#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb 24 13:50:28 2024
# Process ID: 27616
# Current directory: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu50-fsvh2104-2-e"
## variable clock_period
## set clock_period 25
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcu50-fsvh2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27748
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.633 ; gain = 0.000 ; free physical = 695 ; free virtual = 16981
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:41]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.vhd:12' bound to instance 'call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143' of component 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:183]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' (1#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.vhd:31]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:12' bound to instance 'call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:200]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (2#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (3#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_1282_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (4#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (5#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:41]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:199]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (6#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (7#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (8#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (9#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' of component 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' (10#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:497]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' (11#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' (12#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:511]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:525]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:539]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:553]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:567]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:581]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:595]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:609]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:623]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:637]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:651]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U37' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:665]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (13#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U38' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:707]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U39' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:749]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U40' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:791]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U41' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:833]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U42' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:875]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U43' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:917]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U44' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:959]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U45' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1001]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U46' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1043]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U47' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1085]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U48' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U49' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1169]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U50' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U51' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1253]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U52' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1295]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U53' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1337]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U54' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1379]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U55' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U56' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1463]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U57' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1505]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U58' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1547]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U59' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1589]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U60' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U61' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1673]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U62' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1715]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U63' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1757]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U64' of component 'myproject_mux_164_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1799]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (14#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:210]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:60]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283' of component 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:333]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' (15#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.vhd:62]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:12' bound to instance 'call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:381]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:88]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:146]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core' (16#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' (17#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:160]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:174]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:188]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:202]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:216]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:230]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' (18#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' (19#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (20#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' of component 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' (21#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1270]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:323]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' (22#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' (23#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:337]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:351]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:365]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:379]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:393]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:407]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U181' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:435]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (24#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U182' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:453]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U183' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U184' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:489]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U185' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:507]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U186' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:525]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U187' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:543]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U188' of component 'myproject_mux_42_16_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:561]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (25#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-3491] module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:12' bound to instance 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' of component 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1331]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12' bound to instance 'call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497' of component 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:246]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (26#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (27#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-3491] module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:12' bound to instance 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0' of component 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1398]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:84]
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:12' bound to instance 'grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:337]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:103]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:389' bound to instance 'exp_table1_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:543]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:414]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:438]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:36]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' (28#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' (29#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.vhd:414]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:181' bound to instance 'invert_table2_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:567]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:206]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' (30#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' (31#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.vhd:194]
INFO: [Synth 8-3491] module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:12' bound to instance 'p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_833' of component 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:579]
INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:10' bound to instance 'myproject_mux_104_18_1_1_U257' of component 'myproject_mux_104_18_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:141]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_104_18_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_104_18_1_1' (32#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:10' bound to instance 'myproject_mux_104_18_1_1_U258' of component 'myproject_mux_104_18_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:10' bound to instance 'myproject_mux_104_18_1_1_U259' of component 'myproject_mux_104_18_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:201]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_104_18_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_1.vhd:10' bound to instance 'myproject_mux_104_18_1_1_U260' of component 'myproject_mux_104_18_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (33#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:30]
INFO: [Synth 8-3491] module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd:12' bound to instance 'p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_849' of component 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' (34#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:103]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_0_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:426]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' (35#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d676_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d676_A' (36#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (37#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (38#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (39#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (40#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (41#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (42#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (43#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (44#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' (45#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' (46#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_shiftReg' (47#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu' (48#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' (49#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' (50#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' (51#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' (52#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_shiftReg' (53#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE' (54#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (55#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (56#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_shiftReg' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_shiftReg' (57#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0' (58#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (59#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.633 ; gain = 0.000 ; free physical = 535 ; free virtual = 16838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.633 ; gain = 0.000 ; free physical = 580 ; free virtual = 16884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2094.660 ; gain = 6.027 ; free physical = 576 ; free virtual = 16880
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d676_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2094.660 ; gain = 6.027 ; free physical = 499 ; free virtual = 16824
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   26 Bit       Adders := 3     
	   3 Input   25 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 9     
	   2 Input   24 Bit       Adders := 4     
	   2 Input   23 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 10    
	   3 Input   22 Bit       Adders := 14    
	   2 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 9     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 10    
	   9 Input   16 Bit       Adders := 2     
	   8 Input   16 Bit       Adders := 1     
	  10 Input   16 Bit       Adders := 1     
	  28 Input   16 Bit       Adders := 4     
	  27 Input   16 Bit       Adders := 4     
	  30 Input   16 Bit       Adders := 2     
	  29 Input   16 Bit       Adders := 4     
	  31 Input   16 Bit       Adders := 1     
	  26 Input   16 Bit       Adders := 2     
	  25 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 47    
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 29    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 19    
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 32    
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 54    
+---Registers : 
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 10    
	               17 Bit    Registers := 42    
	               16 Bit    Registers := 166   
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 24    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 18    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 196   
+---RAMs : 
	              10K Bit	(676 X 16 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 93    
	   2 Input   17 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 543   
	   2 Input   10 Bit        Muxes := 39    
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 24    
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 35    
	   4 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 302   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_289_fu_233_p2, operation Mode is: A2*(B:0x197).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_289_fu_233_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_289_fu_233_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_289_fu_233_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_304_fu_220_p2, operation Mode is: A*(B:0x11e).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_304_fu_220_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_304_fu_220_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_292_fu_217_p2, operation Mode is: A*(B:0x35a).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_292_fu_217_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_292_fu_217_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_fu_207_p2, operation Mode is: A''*(B:0x45d).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_fu_207_p2.
DSP Report: register kernel_data_V_1283_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_fu_207_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_fu_207_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_fu_207_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_315_fu_227_p2, operation Mode is: A2*(B:0x1ee).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_315_fu_227_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_315_fu_227_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_315_fu_227_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_300_fu_229_p2, operation Mode is: A2*(B:0xa4).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_300_fu_229_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_300_fu_229_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_300_fu_229_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_311_fu_201_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_311_fu_201_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_311_fu_201_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_311_fu_201_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_311_fu_201_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_296_fu_213_p2, operation Mode is: A''*(B:0x3eb).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_296_fu_213_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_296_fu_213_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_296_fu_213_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_296_fu_213_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_308_fu_211_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_308_fu_211_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_308_fu_211_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_308_fu_211_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_308_fu_211_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_293_fu_202_p2, operation Mode is: A*(B:0x3fd55).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_293_fu_202_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_293_fu_202_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_312_fu_199_p2, operation Mode is: A''*(B:0x3fc6a).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_312_fu_199_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_312_fu_199_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_312_fu_199_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_312_fu_199_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_297_fu_200_p2, operation Mode is: A''*(B:0x343).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_297_fu_200_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_297_fu_200_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_297_fu_200_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_297_fu_200_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_286_fu_210_p2, operation Mode is: A''*(B:0x367).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_286_fu_210_p2.
DSP Report: register kernel_data_V_1283_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_286_fu_210_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_286_fu_210_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_286_fu_210_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_301_fu_209_p2, operation Mode is: A2*(B:0xf3).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_301_fu_209_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_301_fu_209_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_301_fu_209_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_316_fu_221_p2, operation Mode is: A2*(B:0x3fd71).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_316_fu_221_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_316_fu_221_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_316_fu_221_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_305_fu_212_p2, operation Mode is: A*(B:0x3fd0c).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_305_fu_212_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_305_fu_212_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_290_fu_198_p2, operation Mode is: A2*(B:0x2e4).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_290_fu_198_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_290_fu_198_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_290_fu_198_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_298_fu_204_p2, operation Mode is: A''*(B:0x3fdab).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_298_fu_204_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_298_fu_204_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_298_fu_204_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_298_fu_204_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_287_fu_214_p2, operation Mode is: A''*(B:0x34a).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_287_fu_214_p2.
DSP Report: register kernel_data_V_1283_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_287_fu_214_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_287_fu_214_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_287_fu_214_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_309_fu_223_p2, operation Mode is: A''*(B:0x3fae2).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_309_fu_223_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_309_fu_223_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_309_fu_223_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_309_fu_223_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_302_fu_226_p2, operation Mode is: A2*(B:0xd0).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_302_fu_226_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_302_fu_226_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_302_fu_226_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_313_fu_216_p2, operation Mode is: A''*(B:0x3fc85).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_313_fu_216_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_313_fu_216_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_313_fu_216_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_313_fu_216_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_306_fu_205_p2, operation Mode is: A*(B:0x23e).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_306_fu_205_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_306_fu_205_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_294_fu_208_p2, operation Mode is: A*(B:0x38f).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_294_fu_208_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_294_fu_208_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_317_fu_219_p2, operation Mode is: A2*(B:0x3faee).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_317_fu_219_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_317_fu_219_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_317_fu_219_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_295_fu_232_p2, operation Mode is: A*(B:0x2d7).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_295_fu_232_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_295_fu_232_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_310_fu_231_p2, operation Mode is: A''*(B:0x1c5).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_310_fu_231_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_310_fu_231_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_310_fu_231_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_310_fu_231_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_299_fu_215_p2, operation Mode is: A''*(B:0x3fc32).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_299_fu_215_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_299_fu_215_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_299_fu_215_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_299_fu_215_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_291_fu_203_p2, operation Mode is: A2*(B:0x38b).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_291_fu_203_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_291_fu_203_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_291_fu_203_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_318_fu_225_p2, operation Mode is: A2*(B:0x536).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_318_fu_225_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_318_fu_225_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_318_fu_225_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_288_fu_222_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register kernel_data_V_2284_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_288_fu_222_p2.
DSP Report: register kernel_data_V_1283_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_288_fu_222_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_288_fu_222_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_288_fu_222_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_314_fu_230_p2, operation Mode is: A''*(B:0x276).
DSP Report: register in_elem_data_V_read_2_reg_474_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_314_fu_230_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_314_fu_230_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_314_fu_230_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_314_fu_230_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_303_fu_224_p2, operation Mode is: A2*(B:0x18b).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_303_fu_224_p2.
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_303_fu_224_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_303_fu_224_p2.
DSP Report: Generating DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_307_fu_206_p2, operation Mode is: A*(B:0x87).
DSP Report: operator call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_307_fu_206_p2 is absorbed into DSP call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143/mul_ln1118_307_fu_206_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_1047_p2, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_ln1118_379_fu_1047_p2 is absorbed into DSP mul_ln1118_379_fu_1047_p2.
DSP Report: Generating DSP mul_ln1118_400_fu_1118_p2, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_ln1118_400_fu_1118_p2 is absorbed into DSP mul_ln1118_400_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_1006_p2, operation Mode is: A*(B:0x15).
DSP Report: operator mul_ln1118_327_fu_1006_p2 is absorbed into DSP mul_ln1118_327_fu_1006_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_1105_p2, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_ln1118_306_fu_1105_p2 is absorbed into DSP mul_ln1118_306_fu_1105_p2.
DSP Report: Generating DSP mul_ln1118_445_fu_901_p2, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_ln1118_445_fu_901_p2 is absorbed into DSP mul_ln1118_445_fu_901_p2.
DSP Report: Generating DSP mul_ln1118_467_fu_927_p2, operation Mode is: A*(B:0x25).
DSP Report: operator mul_ln1118_467_fu_927_p2 is absorbed into DSP mul_ln1118_467_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_453_fu_1153_p2, operation Mode is: A*(B:0x6a).
DSP Report: operator mul_ln1118_453_fu_1153_p2 is absorbed into DSP mul_ln1118_453_fu_1153_p2.
DSP Report: Generating DSP mul_ln1118_473_fu_1133_p2, operation Mode is: A*(B:0x5a).
DSP Report: operator mul_ln1118_473_fu_1133_p2 is absorbed into DSP mul_ln1118_473_fu_1133_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_1097_p2, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_ln1118_387_fu_1097_p2 is absorbed into DSP mul_ln1118_387_fu_1097_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_916_p2, operation Mode is: A*(B:0xd5).
DSP Report: operator mul_ln1118_502_fu_916_p2 is absorbed into DSP mul_ln1118_502_fu_916_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_1017_p2, operation Mode is: A*(B:0xeb).
DSP Report: operator mul_ln1118_459_fu_1017_p2 is absorbed into DSP mul_ln1118_459_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_911_p2, operation Mode is: A*(B:0x4f).
DSP Report: operator mul_ln1118_292_fu_911_p2 is absorbed into DSP mul_ln1118_292_fu_911_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1094_p2, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_ln1118_299_fu_1094_p2 is absorbed into DSP mul_ln1118_299_fu_1094_p2.
DSP Report: Generating DSP mul_ln1118_530_fu_1122_p2, operation Mode is: A*(B:0x3ffb5).
DSP Report: operator mul_ln1118_530_fu_1122_p2 is absorbed into DSP mul_ln1118_530_fu_1122_p2.
DSP Report: Generating DSP mul_ln1118_393_fu_978_p2, operation Mode is: A*(B:0x8b).
DSP Report: operator mul_ln1118_393_fu_978_p2 is absorbed into DSP mul_ln1118_393_fu_978_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_963_p2, operation Mode is: A*(B:0x3ff28).
DSP Report: operator mul_ln1118_422_fu_963_p2 is absorbed into DSP mul_ln1118_422_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_1013_p2, operation Mode is: A*(B:0x511).
DSP Report: operator mul_ln1118_523_fu_1013_p2 is absorbed into DSP mul_ln1118_523_fu_1013_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_1014_p2, operation Mode is: A*(B:0x1de).
DSP Report: operator mul_ln1118_509_fu_1014_p2 is absorbed into DSP mul_ln1118_509_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_983_p2, operation Mode is: A*(B:0x176).
DSP Report: operator mul_ln1118_480_fu_983_p2 is absorbed into DSP mul_ln1118_480_fu_983_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_872_p2, operation Mode is: A*(B:0x3feb2).
DSP Report: operator mul_ln1118_516_fu_872_p2 is absorbed into DSP mul_ln1118_516_fu_872_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_1030_p2, operation Mode is: A*(B:0xdb).
DSP Report: operator mul_ln1118_321_fu_1030_p2 is absorbed into DSP mul_ln1118_321_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_430_fu_918_p2, operation Mode is: A*(B:0x10c).
DSP Report: operator mul_ln1118_430_fu_918_p2 is absorbed into DSP mul_ln1118_430_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_1053_p2, operation Mode is: A*(B:0x198).
DSP Report: operator mul_ln1118_437_fu_1053_p2 is absorbed into DSP mul_ln1118_437_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_1152_p2, operation Mode is: A*(B:0x2c4).
DSP Report: operator mul_ln1118_372_fu_1152_p2 is absorbed into DSP mul_ln1118_372_fu_1152_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_955_p2, operation Mode is: A*(B:0x14a).
DSP Report: operator mul_ln1118_415_fu_955_p2 is absorbed into DSP mul_ln1118_415_fu_955_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_1143_p2, operation Mode is: A*(B:0x24b).
DSP Report: operator mul_ln1118_347_fu_1143_p2 is absorbed into DSP mul_ln1118_347_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_1120_p2, operation Mode is: A*(B:0x3fe55).
DSP Report: operator mul_ln1118_314_fu_1120_p2 is absorbed into DSP mul_ln1118_314_fu_1120_p2.
DSP Report: Generating DSP mul_ln1118_364_fu_1059_p2, operation Mode is: A*(B:0x24e).
DSP Report: operator mul_ln1118_364_fu_1059_p2 is absorbed into DSP mul_ln1118_364_fu_1059_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_1080_p2, operation Mode is: A*(B:0x3fede).
DSP Report: operator mul_ln1118_407_fu_1080_p2 is absorbed into DSP mul_ln1118_407_fu_1080_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_1070_p2, operation Mode is: A*(B:0x1f1).
DSP Report: operator mul_ln1118_495_fu_1070_p2 is absorbed into DSP mul_ln1118_495_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_488_fu_1136_p2, operation Mode is: A*(B:0x3ff26).
DSP Report: operator mul_ln1118_488_fu_1136_p2 is absorbed into DSP mul_ln1118_488_fu_1136_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_1100_p2, operation Mode is: A*(B:0x3feba).
DSP Report: operator mul_ln1118_341_fu_1100_p2 is absorbed into DSP mul_ln1118_341_fu_1100_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_1099_p2, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator mul_ln1118_517_fu_1099_p2 is absorbed into DSP mul_ln1118_517_fu_1099_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_1137_p2, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_ln1118_307_fu_1137_p2 is absorbed into DSP mul_ln1118_307_fu_1137_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_1046_p2, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_ln1118_474_fu_1046_p2 is absorbed into DSP mul_ln1118_474_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_531_fu_1123_p2, operation Mode is: A*(B:0xe5).
DSP Report: operator mul_ln1118_531_fu_1123_p2 is absorbed into DSP mul_ln1118_531_fu_1123_p2.
DSP Report: Generating DSP mul_ln1118_446_fu_902_p2, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_ln1118_446_fu_902_p2 is absorbed into DSP mul_ln1118_446_fu_902_p2.
DSP Report: Generating DSP mul_ln1118_fu_1150_p2, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_ln1118_fu_1150_p2 is absorbed into DSP mul_ln1118_fu_1150_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_1018_p2, operation Mode is: A*(B:0x74).
DSP Report: operator mul_ln1118_460_fu_1018_p2 is absorbed into DSP mul_ln1118_460_fu_1018_p2.
DSP Report: Generating DSP mul_ln1118_431_fu_994_p2, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_ln1118_431_fu_994_p2 is absorbed into DSP mul_ln1118_431_fu_994_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_1061_p2, operation Mode is: A*(B:0x13).
DSP Report: operator mul_ln1118_503_fu_1061_p2 is absorbed into DSP mul_ln1118_503_fu_1061_p2.
DSP Report: Generating DSP mul_ln1118_481_fu_954_p2, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_ln1118_481_fu_954_p2 is absorbed into DSP mul_ln1118_481_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_1146_p2, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_ln1118_335_fu_1146_p2 is absorbed into DSP mul_ln1118_335_fu_1146_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_995_p2, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_ln1118_388_fu_995_p2 is absorbed into DSP mul_ln1118_388_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_365_fu_1135_p2, operation Mode is: A*(B:0xb0).
DSP Report: operator mul_ln1118_365_fu_1135_p2 is absorbed into DSP mul_ln1118_365_fu_1135_p2.
DSP Report: Generating DSP mul_ln1118_416_fu_1069_p2, operation Mode is: A*(B:0x3ff31).
DSP Report: operator mul_ln1118_416_fu_1069_p2 is absorbed into DSP mul_ln1118_416_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_1102_p2, operation Mode is: A*(B:0x3ff75).
DSP Report: operator mul_ln1118_300_fu_1102_p2 is absorbed into DSP mul_ln1118_300_fu_1102_p2.
DSP Report: Generating DSP mul_ln1118_348_fu_1144_p2, operation Mode is: A*(B:0x3ff75).
DSP Report: operator mul_ln1118_348_fu_1144_p2 is absorbed into DSP mul_ln1118_348_fu_1144_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_898_p2, operation Mode is: A*(B:0x3feb1).
DSP Report: operator mul_ln1118_510_fu_898_p2 is absorbed into DSP mul_ln1118_510_fu_898_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_914_p2, operation Mode is: A*(B:0x328).
DSP Report: operator mul_ln1118_438_fu_914_p2 is absorbed into DSP mul_ln1118_438_fu_914_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_1050_p2, operation Mode is: A*(B:0x3fe98).
DSP Report: operator mul_ln1118_524_fu_1050_p2 is absorbed into DSP mul_ln1118_524_fu_1050_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_875_p2, operation Mode is: A*(B:0x3ff3f).
DSP Report: operator mul_ln1118_328_fu_875_p2 is absorbed into DSP mul_ln1118_328_fu_875_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_1019_p2, operation Mode is: A*(B:0x4fa).
DSP Report: operator mul_ln1118_408_fu_1019_p2 is absorbed into DSP mul_ln1118_408_fu_1019_p2.
DSP Report: Generating DSP mul_ln1118_423_fu_964_p2, operation Mode is: A*(B:0x197).
DSP Report: operator mul_ln1118_423_fu_964_p2 is absorbed into DSP mul_ln1118_423_fu_964_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_1098_p2, operation Mode is: A*(B:0x123).
DSP Report: operator mul_ln1118_380_fu_1098_p2 is absorbed into DSP mul_ln1118_380_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_1112_p2, operation Mode is: A*(B:0x3fea4).
DSP Report: operator mul_ln1118_401_fu_1112_p2 is absorbed into DSP mul_ln1118_401_fu_1112_p2.
DSP Report: Generating DSP mul_ln1118_322_fu_1031_p2, operation Mode is: A*(B:0x333).
DSP Report: operator mul_ln1118_322_fu_1031_p2 is absorbed into DSP mul_ln1118_322_fu_1031_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_1056_p2, operation Mode is: A*(B:0x3feee).
DSP Report: operator mul_ln1118_293_fu_1056_p2 is absorbed into DSP mul_ln1118_293_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_912_p2, operation Mode is: A*(B:0x3fead).
DSP Report: operator mul_ln1118_373_fu_912_p2 is absorbed into DSP mul_ln1118_373_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_941_p2, operation Mode is: A*(B:0x178).
DSP Report: operator mul_ln1118_394_fu_941_p2 is absorbed into DSP mul_ln1118_394_fu_941_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_992_p2, operation Mode is: A*(B:0x3fefa).
DSP Report: operator mul_ln1118_489_fu_992_p2 is absorbed into DSP mul_ln1118_489_fu_992_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_1071_p2, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_ln1118_496_fu_1071_p2 is absorbed into DSP mul_ln1118_496_fu_1071_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_1114_p2, operation Mode is: A*(B:0x3fe9a).
DSP Report: operator mul_ln1118_315_fu_1114_p2 is absorbed into DSP mul_ln1118_315_fu_1114_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_1036_p2, operation Mode is: A*(B:0x54).
DSP Report: operator mul_ln1118_475_fu_1036_p2 is absorbed into DSP mul_ln1118_475_fu_1036_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_1003_p2, operation Mode is: A*(B:0x3ff41).
DSP Report: operator mul_ln1118_511_fu_1003_p2 is absorbed into DSP mul_ln1118_511_fu_1003_p2.
DSP Report: Generating DSP mul_ln1118_532_fu_1124_p2, operation Mode is: A*(B:0xce).
DSP Report: operator mul_ln1118_532_fu_1124_p2 is absorbed into DSP mul_ln1118_532_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_1075_p2, operation Mode is: A*(B:0x3ff07).
DSP Report: operator mul_ln1118_402_fu_1075_p2 is absorbed into DSP mul_ln1118_402_fu_1075_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_1072_p2, operation Mode is: A*(B:0x8d).
DSP Report: operator mul_ln1118_482_fu_1072_p2 is absorbed into DSP mul_ln1118_482_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_935_p2, operation Mode is: A*(B:0xef).
DSP Report: operator mul_ln1118_366_fu_935_p2 is absorbed into DSP mul_ln1118_366_fu_935_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_1145_p2, operation Mode is: A*(B:0x3ff5f).
DSP Report: operator mul_ln1118_349_fu_1145_p2 is absorbed into DSP mul_ln1118_349_fu_1145_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_1021_p2, operation Mode is: A*(B:0xd7).
DSP Report: operator mul_ln1118_395_fu_1021_p2 is absorbed into DSP mul_ln1118_395_fu_1021_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_903_p2, operation Mode is: A*(B:0x3ff27).
DSP Report: operator mul_ln1118_447_fu_903_p2 is absorbed into DSP mul_ln1118_447_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_932_p2, operation Mode is: A*(B:0x67).
DSP Report: operator mul_ln1118_329_fu_932_p2 is absorbed into DSP mul_ln1118_329_fu_932_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_1147_p2, operation Mode is: A*(B:0x3ffa8).
DSP Report: operator mul_ln1118_336_fu_1147_p2 is absorbed into DSP mul_ln1118_336_fu_1147_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_874_p2, operation Mode is: A*(B:0xc6).
DSP Report: operator mul_ln1118_308_fu_874_p2 is absorbed into DSP mul_ln1118_308_fu_874_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_1107_p2, operation Mode is: A*(B:0x3ff1d).
DSP Report: operator mul_ln1118_342_fu_1107_p2 is absorbed into DSP mul_ln1118_342_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_1156_p2, operation Mode is: A*(B:0x28f).
DSP Report: operator mul_ln1118_504_fu_1156_p2 is absorbed into DSP mul_ln1118_504_fu_1156_p2.
DSP Report: Generating DSP mul_ln1118_525_fu_1082_p2, operation Mode is: A*(B:0x3fdc2).
DSP Report: operator mul_ln1118_525_fu_1082_p2 is absorbed into DSP mul_ln1118_525_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_886_p2, operation Mode is: A*(B:0x141).
DSP Report: operator mul_ln1118_490_fu_886_p2 is absorbed into DSP mul_ln1118_490_fu_886_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_1020_p2, operation Mode is: A*(B:0x1d8).
DSP Report: operator mul_ln1118_432_fu_1020_p2 is absorbed into DSP mul_ln1118_432_fu_1020_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_1134_p2, operation Mode is: A*(B:0x3fe2f).
DSP Report: operator mul_ln1118_497_fu_1134_p2 is absorbed into DSP mul_ln1118_497_fu_1134_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_926_p2, operation Mode is: A*(B:0x329).
DSP Report: operator mul_ln1118_518_fu_926_p2 is absorbed into DSP mul_ln1118_518_fu_926_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_1101_p2, operation Mode is: A*(B:0x191).
DSP Report: operator mul_ln1118_417_fu_1101_p2 is absorbed into DSP mul_ln1118_417_fu_1101_p2.
DSP Report: Generating DSP mul_ln1118_424_fu_965_p2, operation Mode is: A*(B:0x3fe5a).
DSP Report: operator mul_ln1118_424_fu_965_p2 is absorbed into DSP mul_ln1118_424_fu_965_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_913_p2, operation Mode is: A*(B:0x3fde6).
DSP Report: operator mul_ln1118_374_fu_913_p2 is absorbed into DSP mul_ln1118_374_fu_913_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_910_p2, operation Mode is: A*(B:0x18b).
DSP Report: operator mul_ln1118_409_fu_910_p2 is absorbed into DSP mul_ln1118_409_fu_910_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_1032_p2, operation Mode is: A*(B:0x3fc94).
DSP Report: operator mul_ln1118_323_fu_1032_p2 is absorbed into DSP mul_ln1118_323_fu_1032_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_950_p2, operation Mode is: A*(B:0x3fe4f).
DSP Report: operator mul_ln1118_294_fu_950_p2 is absorbed into DSP mul_ln1118_294_fu_950_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_1148_p2, operation Mode is: A*(B:0x3fecb).
DSP Report: operator mul_ln1118_360_fu_1148_p2 is absorbed into DSP mul_ln1118_360_fu_1148_p2.
DSP Report: Generating DSP mul_ln1118_381_fu_1155_p2, operation Mode is: A*(B:0x236).
DSP Report: operator mul_ln1118_381_fu_1155_p2 is absorbed into DSP mul_ln1118_381_fu_1155_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_949_p2, operation Mode is: A*(B:0x3fb45).
DSP Report: operator mul_ln1118_439_fu_949_p2 is absorbed into DSP mul_ln1118_439_fu_949_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_893_p2, operation Mode is: A*(B:0x3ff43).
DSP Report: operator mul_ln1118_355_fu_893_p2 is absorbed into DSP mul_ln1118_355_fu_893_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_1096_p2, operation Mode is: A*(B:0x3fe89).
DSP Report: operator mul_ln1118_316_fu_1096_p2 is absorbed into DSP mul_ln1118_316_fu_1096_p2.
DSP Report: Generating DSP mul_ln1118_491_fu_987_p2, operation Mode is: A*(B:0x26).
DSP Report: operator mul_ln1118_491_fu_987_p2 is absorbed into DSP mul_ln1118_491_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_882_p2, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_ln1118_526_fu_882_p2 is absorbed into DSP mul_ln1118_526_fu_882_p2.
DSP Report: Generating DSP mul_ln1118_425_fu_1034_p2, operation Mode is: A*(B:0x3ffda).
DSP Report: operator mul_ln1118_425_fu_1034_p2 is absorbed into DSP mul_ln1118_425_fu_1034_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_888_p2, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_ln1118_343_fu_888_p2 is absorbed into DSP mul_ln1118_343_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_1086_p2, operation Mode is: A*(B:0x52).
DSP Report: operator mul_ln1118_367_fu_1086_p2 is absorbed into DSP mul_ln1118_367_fu_1086_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_900_p2, operation Mode is: A*(B:0x3ffa4).
DSP Report: operator mul_ln1118_389_fu_900_p2 is absorbed into DSP mul_ln1118_389_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_1083_p2, operation Mode is: A*(B:0x3ff67).
DSP Report: operator mul_ln1118_448_fu_1083_p2 is absorbed into DSP mul_ln1118_448_fu_1083_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_1026_p2, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_ln1118_418_fu_1026_p2 is absorbed into DSP mul_ln1118_418_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_1139_p2, operation Mode is: A*(B:0x3ff06).
DSP Report: operator mul_ln1118_396_fu_1139_p2 is absorbed into DSP mul_ln1118_396_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_440_fu_878_p2, operation Mode is: A*(B:0xd2).
DSP Report: operator mul_ln1118_440_fu_878_p2 is absorbed into DSP mul_ln1118_440_fu_878_p2.
DSP Report: Generating DSP mul_ln1118_462_fu_1106_p2, operation Mode is: A*(B:0xb4).
DSP Report: operator mul_ln1118_462_fu_1106_p2 is absorbed into DSP mul_ln1118_462_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_1085_p2, operation Mode is: A*(B:0x3ffc3).
DSP Report: operator mul_ln1118_382_fu_1085_p2 is absorbed into DSP mul_ln1118_382_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_1009_p2, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_ln1118_519_fu_1009_p2 is absorbed into DSP mul_ln1118_519_fu_1009_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_881_p2, operation Mode is: A*(B:0xa7).
DSP Report: operator mul_ln1118_356_fu_881_p2 is absorbed into DSP mul_ln1118_356_fu_881_p2.
DSP Report: Generating DSP mul_ln1118_483_fu_1128_p2, operation Mode is: A*(B:0x19b).
DSP Report: operator mul_ln1118_483_fu_1128_p2 is absorbed into DSP mul_ln1118_483_fu_1128_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_1158_p2, operation Mode is: A*(B:0x185).
DSP Report: operator mul_ln1118_512_fu_1158_p2 is absorbed into DSP mul_ln1118_512_fu_1158_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_885_p2, operation Mode is: A*(B:0x20b).
DSP Report: operator mul_ln1118_455_fu_885_p2 is absorbed into DSP mul_ln1118_455_fu_885_p2.
DSP Report: Generating DSP mul_ln1118_403_fu_1038_p2, operation Mode is: A*(B:0x3fbc2).
DSP Report: operator mul_ln1118_403_fu_1038_p2 is absorbed into DSP mul_ln1118_403_fu_1038_p2.
DSP Report: Generating DSP mul_ln1118_468_fu_934_p2, operation Mode is: A*(B:0x1a5).
DSP Report: operator mul_ln1118_468_fu_934_p2 is absorbed into DSP mul_ln1118_468_fu_934_p2.
DSP Report: Generating DSP mul_ln1118_498_fu_1073_p2, operation Mode is: A*(B:0x1a6).
DSP Report: operator mul_ln1118_498_fu_1073_p2 is absorbed into DSP mul_ln1118_498_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_895_p2, operation Mode is: A*(B:0x338).
DSP Report: operator mul_ln1118_330_fu_895_p2 is absorbed into DSP mul_ln1118_330_fu_895_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_977_p2, operation Mode is: A*(B:0x2e6).
DSP Report: operator mul_ln1118_350_fu_977_p2 is absorbed into DSP mul_ln1118_350_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_973_p2, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_ln1118_302_fu_973_p2 is absorbed into DSP mul_ln1118_302_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1035_p2, operation Mode is: A*(B:0x3fde7).
DSP Report: operator mul_ln1118_287_fu_1035_p2 is absorbed into DSP mul_ln1118_287_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_1088_p2, operation Mode is: A*(B:0x3fd4b).
DSP Report: operator mul_ln1118_309_fu_1088_p2 is absorbed into DSP mul_ln1118_309_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_873_p2, operation Mode is: A*(B:0x3fe4e).
DSP Report: operator mul_ln1118_337_fu_873_p2 is absorbed into DSP mul_ln1118_337_fu_873_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_1076_p2, operation Mode is: A*(B:0x3fd39).
DSP Report: operator mul_ln1118_433_fu_1076_p2 is absorbed into DSP mul_ln1118_433_fu_1076_p2.
DSP Report: Generating DSP mul_ln1118_410_fu_1138_p2, operation Mode is: A*(B:0x9a).
DSP Report: operator mul_ln1118_410_fu_1138_p2 is absorbed into DSP mul_ln1118_410_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_1090_p2, operation Mode is: A*(B:0x3fd40).
DSP Report: operator mul_ln1118_295_fu_1090_p2 is absorbed into DSP mul_ln1118_295_fu_1090_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_920_p2, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_ln1118_351_fu_920_p2 is absorbed into DSP mul_ln1118_351_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_1095_p2, operation Mode is: A*(B:0x29).
DSP Report: operator mul_ln1118_357_fu_1095_p2 is absorbed into DSP mul_ln1118_357_fu_1095_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_1010_p2, operation Mode is: A*(B:0x69).
DSP Report: operator mul_ln1118_520_fu_1010_p2 is absorbed into DSP mul_ln1118_520_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_1154_p2, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_ln1118_397_fu_1154_p2 is absorbed into DSP mul_ln1118_397_fu_1154_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_958_p2, operation Mode is: A*(B:0x6a).
DSP Report: operator mul_ln1118_499_fu_958_p2 is absorbed into DSP mul_ln1118_499_fu_958_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_1043_p2, operation Mode is: A*(B:0xc6).
DSP Report: operator mul_ln1118_411_fu_1043_p2 is absorbed into DSP mul_ln1118_411_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_1093_p2, operation Mode is: A*(B:0x3ff9d).
DSP Report: operator mul_ln1118_368_fu_1093_p2 is absorbed into DSP mul_ln1118_368_fu_1093_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_1149_p2, operation Mode is: A*(B:0xb9).
DSP Report: operator mul_ln1118_338_fu_1149_p2 is absorbed into DSP mul_ln1118_338_fu_1149_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_940_p2, operation Mode is: A*(B:0x85).
DSP Report: operator mul_ln1118_317_fu_940_p2 is absorbed into DSP mul_ln1118_317_fu_940_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_907_p2, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_ln1118_383_fu_907_p2 is absorbed into DSP mul_ln1118_383_fu_907_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_884_p2, operation Mode is: A*(B:0x3ff41).
DSP Report: operator mul_ln1118_426_fu_884_p2 is absorbed into DSP mul_ln1118_426_fu_884_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_981_p2, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator mul_ln1118_505_fu_981_p2 is absorbed into DSP mul_ln1118_505_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_905_p2, operation Mode is: A*(B:0x1ce).
DSP Report: operator mul_ln1118_533_fu_905_p2 is absorbed into DSP mul_ln1118_533_fu_905_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_1039_p2, operation Mode is: A*(B:0xa7).
DSP Report: operator mul_ln1118_288_fu_1039_p2 is absorbed into DSP mul_ln1118_288_fu_1039_p2.
DSP Report: Generating DSP mul_ln1118_484_fu_1074_p2, operation Mode is: A*(B:0x3fed1).
DSP Report: operator mul_ln1118_484_fu_1074_p2 is absorbed into DSP mul_ln1118_484_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_939_p2, operation Mode is: A*(B:0x3fe94).
DSP Report: operator mul_ln1118_527_fu_939_p2 is absorbed into DSP mul_ln1118_527_fu_939_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_1129_p2, operation Mode is: A*(B:0x3feeb).
DSP Report: operator mul_ln1118_469_fu_1129_p2 is absorbed into DSP mul_ln1118_469_fu_1129_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_1022_p2, operation Mode is: A*(B:0x3fdc6).
DSP Report: operator mul_ln1118_449_fu_1022_p2 is absorbed into DSP mul_ln1118_449_fu_1022_p2.
DSP Report: Generating DSP mul_ln1118_476_fu_974_p2, operation Mode is: A*(B:0x112).
DSP Report: operator mul_ln1118_476_fu_974_p2 is absorbed into DSP mul_ln1118_476_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_492_fu_1063_p2, operation Mode is: A*(B:0x2fc).
DSP Report: operator mul_ln1118_492_fu_1063_p2 is absorbed into DSP mul_ln1118_492_fu_1063_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_922_p2, operation Mode is: A*(B:0x3fe5e).
DSP Report: operator mul_ln1118_434_fu_922_p2 is absorbed into DSP mul_ln1118_434_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_441_fu_985_p2, operation Mode is: A*(B:0x1c5).
DSP Report: operator mul_ln1118_441_fu_985_p2 is absorbed into DSP mul_ln1118_441_fu_985_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_929_p2, operation Mode is: A*(B:0x3fdeb).
DSP Report: operator mul_ln1118_375_fu_929_p2 is absorbed into DSP mul_ln1118_375_fu_929_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_1077_p2, operation Mode is: A*(B:0x3fe76).
DSP Report: operator mul_ln1118_419_fu_1077_p2 is absorbed into DSP mul_ln1118_419_fu_1077_p2.
DSP Report: Generating DSP mul_ln1118_344_fu_989_p2, operation Mode is: A*(B:0x1a7).
DSP Report: operator mul_ln1118_344_fu_989_p2 is absorbed into DSP mul_ln1118_344_fu_989_p2.
DSP Report: Generating DSP mul_ln1118_303_fu_1103_p2, operation Mode is: A*(B:0x3fdd1).
DSP Report: operator mul_ln1118_303_fu_1103_p2 is absorbed into DSP mul_ln1118_303_fu_1103_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_970_p2, operation Mode is: A*(B:0x12e).
DSP Report: operator mul_ln1118_361_fu_970_p2 is absorbed into DSP mul_ln1118_361_fu_970_p2.
DSP Report: Generating DSP mul_ln1118_404_fu_976_p2, operation Mode is: A*(B:0x3fd0f).
DSP Report: operator mul_ln1118_404_fu_976_p2 is absorbed into DSP mul_ln1118_404_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_937_p2, operation Mode is: A*(B:0x24c).
DSP Report: operator mul_ln1118_463_fu_937_p2 is absorbed into DSP mul_ln1118_463_fu_937_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_1040_p2, operation Mode is: A*(B:0x3ff6c).
DSP Report: operator mul_ln1118_331_fu_1040_p2 is absorbed into DSP mul_ln1118_331_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1089_p2, operation Mode is: A*(B:0x12f).
DSP Report: operator mul_ln1118_310_fu_1089_p2 is absorbed into DSP mul_ln1118_310_fu_1089_p2.
DSP Report: Generating DSP mul_ln1118_384_fu_908_p2, operation Mode is: A*(B:0x3ffcc).
DSP Report: operator mul_ln1118_384_fu_908_p2 is absorbed into DSP mul_ln1118_384_fu_908_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_979_p2, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator mul_ln1118_485_fu_979_p2 is absorbed into DSP mul_ln1118_485_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_956_p2, operation Mode is: A*(B:0x52).
DSP Report: operator mul_ln1118_521_fu_956_p2 is absorbed into DSP mul_ln1118_521_fu_956_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_1066_p2, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator mul_ln1118_318_fu_1066_p2 is absorbed into DSP mul_ln1118_318_fu_1066_p2.
DSP Report: Generating DSP mul_ln1118_369_fu_1125_p2, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator mul_ln1118_369_fu_1125_p2 is absorbed into DSP mul_ln1118_369_fu_1125_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_942_p2, operation Mode is: A*(B:0x3ff74).
DSP Report: operator mul_ln1118_456_fu_942_p2 is absorbed into DSP mul_ln1118_456_fu_942_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_990_p2, operation Mode is: A*(B:0x3ff18).
DSP Report: operator mul_ln1118_500_fu_990_p2 is absorbed into DSP mul_ln1118_500_fu_990_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_1119_p2, operation Mode is: A*(B:0x3ff7b).
DSP Report: operator mul_ln1118_477_fu_1119_p2 is absorbed into DSP mul_ln1118_477_fu_1119_p2.
DSP Report: Generating DSP mul_ln1118_450_fu_1057_p2, operation Mode is: A*(B:0x3ffa8).
DSP Report: operator mul_ln1118_450_fu_1057_p2 is absorbed into DSP mul_ln1118_450_fu_1057_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_969_p2, operation Mode is: A*(B:0x3ff9b).
DSP Report: operator mul_ln1118_464_fu_969_p2 is absorbed into DSP mul_ln1118_464_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_1084_p2, operation Mode is: A*(B:0x3fe37).
DSP Report: operator mul_ln1118_528_fu_1084_p2 is absorbed into DSP mul_ln1118_528_fu_1084_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_1126_p2, operation Mode is: A*(B:0x182).
DSP Report: operator mul_ln1118_534_fu_1126_p2 is absorbed into DSP mul_ln1118_534_fu_1126_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_1130_p2, operation Mode is: A*(B:0x3fcc4).
DSP Report: operator mul_ln1118_470_fu_1130_p2 is absorbed into DSP mul_ln1118_470_fu_1130_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_1052_p2, operation Mode is: A*(B:0x173).
DSP Report: operator mul_ln1118_513_fu_1052_p2 is absorbed into DSP mul_ln1118_513_fu_1052_p2.
DSP Report: Generating DSP mul_ln1118_435_fu_1078_p2, operation Mode is: A*(B:0x3feb6).
DSP Report: operator mul_ln1118_435_fu_1078_p2 is absorbed into DSP mul_ln1118_435_fu_1078_p2.
DSP Report: Generating DSP mul_ln1118_412_fu_1140_p2, operation Mode is: A*(B:0x3fe3d).
DSP Report: operator mul_ln1118_412_fu_1140_p2 is absorbed into DSP mul_ln1118_412_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_904_p2, operation Mode is: A*(B:0x3fcb5).
DSP Report: operator mul_ln1118_442_fu_904_p2 is absorbed into DSP mul_ln1118_442_fu_904_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_1011_p2, operation Mode is: A*(B:0x137).
DSP Report: operator mul_ln1118_506_fu_1011_p2 is absorbed into DSP mul_ln1118_506_fu_1011_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1045_p2, operation Mode is: A*(B:0x13c).
DSP Report: operator mul_ln1118_390_fu_1045_p2 is absorbed into DSP mul_ln1118_390_fu_1045_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_1141_p2, operation Mode is: A*(B:0x3fdcc).
DSP Report: operator mul_ln1118_398_fu_1141_p2 is absorbed into DSP mul_ln1118_398_fu_1141_p2.
DSP Report: Generating DSP mul_ln1118_345_fu_883_p2, operation Mode is: A*(B:0x3fed6).
DSP Report: operator mul_ln1118_345_fu_883_p2 is absorbed into DSP mul_ln1118_345_fu_883_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_967_p2, operation Mode is: A*(B:0x3fd2f).
DSP Report: operator mul_ln1118_358_fu_967_p2 is absorbed into DSP mul_ln1118_358_fu_967_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_923_p2, operation Mode is: A*(B:0x179).
DSP Report: operator mul_ln1118_324_fu_923_p2 is absorbed into DSP mul_ln1118_324_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_1110_p2, operation Mode is: A*(B:0x26a).
DSP Report: operator mul_ln1118_289_fu_1110_p2 is absorbed into DSP mul_ln1118_289_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_890_p2, operation Mode is: A*(B:0x3fe1c).
DSP Report: operator mul_ln1118_332_fu_890_p2 is absorbed into DSP mul_ln1118_332_fu_890_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_1029_p2, operation Mode is: A*(B:0x371).
DSP Report: operator mul_ln1118_352_fu_1029_p2 is absorbed into DSP mul_ln1118_352_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_427_fu_1004_p2, operation Mode is: A*(B:0x3fed4).
DSP Report: operator mul_ln1118_427_fu_1004_p2 is absorbed into DSP mul_ln1118_427_fu_1004_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_1064_p2, operation Mode is: A*(B:0xf6).
DSP Report: operator mul_ln1118_376_fu_1064_p2 is absorbed into DSP mul_ln1118_376_fu_1064_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_915_p2, operation Mode is: A*(B:0x25f).
DSP Report: operator mul_ln1118_311_fu_915_p2 is absorbed into DSP mul_ln1118_311_fu_915_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_917_p2, operation Mode is: A*(B:0x3d).
DSP Report: operator mul_ln1118_325_fu_917_p2 is absorbed into DSP mul_ln1118_325_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_451_fu_1108_p2, operation Mode is: A*(B:0x3a).
DSP Report: operator mul_ln1118_451_fu_1108_p2 is absorbed into DSP mul_ln1118_451_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_1091_p2, operation Mode is: A*(B:0x3ffd4).
DSP Report: operator mul_ln1118_312_fu_1091_p2 is absorbed into DSP mul_ln1118_312_fu_1091_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_1157_p2, operation Mode is: A*(B:0x17).
DSP Report: operator mul_ln1118_362_fu_1157_p2 is absorbed into DSP mul_ln1118_362_fu_1157_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_1131_p2, operation Mode is: A*(B:0x35).
DSP Report: operator mul_ln1118_471_fu_1131_p2 is absorbed into DSP mul_ln1118_471_fu_1131_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_959_p2, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_ln1118_486_fu_959_p2 is absorbed into DSP mul_ln1118_486_fu_959_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_997_p2, operation Mode is: A*(B:0x3ff96).
DSP Report: operator mul_ln1118_304_fu_997_p2 is absorbed into DSP mul_ln1118_304_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_1142_p2, operation Mode is: A*(B:0x4b).
DSP Report: operator mul_ln1118_346_fu_1142_p2 is absorbed into DSP mul_ln1118_346_fu_1142_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_897_p2, operation Mode is: A*(B:0x3ff19).
DSP Report: operator mul_ln1118_319_fu_897_p2 is absorbed into DSP mul_ln1118_319_fu_897_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_891_p2, operation Mode is: A*(B:0x3ff66).
DSP Report: operator mul_ln1118_290_fu_891_p2 is absorbed into DSP mul_ln1118_290_fu_891_p2.
DSP Report: Generating DSP mul_ln1118_339_fu_986_p2, operation Mode is: A*(B:0xd7).
DSP Report: operator mul_ln1118_339_fu_986_p2 is absorbed into DSP mul_ln1118_339_fu_986_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_1068_p2, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator mul_ln1118_493_fu_1068_p2 is absorbed into DSP mul_ln1118_493_fu_1068_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_906_p2, operation Mode is: A*(B:0x3ff86).
DSP Report: operator mul_ln1118_370_fu_906_p2 is absorbed into DSP mul_ln1118_370_fu_906_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_925_p2, operation Mode is: A*(B:0x3ff86).
DSP Report: operator mul_ln1118_478_fu_925_p2 is absorbed into DSP mul_ln1118_478_fu_925_p2.
DSP Report: Generating DSP mul_ln1118_514_fu_946_p2, operation Mode is: A*(B:0x3fef3).
DSP Report: operator mul_ln1118_514_fu_946_p2 is absorbed into DSP mul_ln1118_514_fu_946_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_1127_p2, operation Mode is: A*(B:0x3fe65).
DSP Report: operator mul_ln1118_535_fu_1127_p2 is absorbed into DSP mul_ln1118_535_fu_1127_p2.
DSP Report: Generating DSP mul_ln1118_465_fu_951_p2, operation Mode is: A*(B:0x3fe82).
DSP Report: operator mul_ln1118_465_fu_951_p2 is absorbed into DSP mul_ln1118_465_fu_951_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_957_p2, operation Mode is: A*(B:0x346).
DSP Report: operator mul_ln1118_507_fu_957_p2 is absorbed into DSP mul_ln1118_507_fu_957_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_980_p2, operation Mode is: A*(B:0x3fedd).
DSP Report: operator mul_ln1118_443_fu_980_p2 is absorbed into DSP mul_ln1118_443_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_879_p2, operation Mode is: A*(B:0x10e).
DSP Report: operator mul_ln1118_428_fu_879_p2 is absorbed into DSP mul_ln1118_428_fu_879_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_1132_p2, operation Mode is: A*(B:0x3feba).
DSP Report: operator mul_ln1118_457_fu_1132_p2 is absorbed into DSP mul_ln1118_457_fu_1132_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_1117_p2, operation Mode is: A*(B:0x3fc98).
DSP Report: operator mul_ln1118_413_fu_1117_p2 is absorbed into DSP mul_ln1118_413_fu_1117_p2.
DSP Report: Generating DSP mul_ln1118_420_fu_1023_p2, operation Mode is: A*(B:0x222).
DSP Report: operator mul_ln1118_420_fu_1023_p2 is absorbed into DSP mul_ln1118_420_fu_1023_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_971_p2, operation Mode is: A*(B:0x173).
DSP Report: operator mul_ln1118_385_fu_971_p2 is absorbed into DSP mul_ln1118_385_fu_971_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_1033_p2, operation Mode is: A*(B:0x16c).
DSP Report: operator mul_ln1118_405_fu_1033_p2 is absorbed into DSP mul_ln1118_405_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_968_p2, operation Mode is: A*(B:0x3fda7).
DSP Report: operator mul_ln1118_359_fu_968_p2 is absorbed into DSP mul_ln1118_359_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_966_p2, operation Mode is: A*(B:0x3fd51).
DSP Report: operator mul_ln1118_333_fu_966_p2 is absorbed into DSP mul_ln1118_333_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_377_fu_933_p2, operation Mode is: A*(B:0x142).
DSP Report: operator mul_ln1118_377_fu_933_p2 is absorbed into DSP mul_ln1118_377_fu_933_p2.
DSP Report: Generating DSP mul_ln1118_391_fu_889_p2, operation Mode is: A*(B:0x3fef2).
DSP Report: operator mul_ln1118_391_fu_889_p2 is absorbed into DSP mul_ln1118_391_fu_889_p2.
DSP Report: Generating DSP mul_ln1118_436_fu_1079_p2, operation Mode is: A*(B:0x367).
DSP Report: operator mul_ln1118_436_fu_1079_p2 is absorbed into DSP mul_ln1118_436_fu_1079_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_975_p2, operation Mode is: A*(B:0xa3).
DSP Report: operator mul_ln1118_297_fu_975_p2 is absorbed into DSP mul_ln1118_297_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_1055_p2, operation Mode is: A*(B:0x1a3).
DSP Report: operator mul_ln1118_353_fu_1055_p2 is absorbed into DSP mul_ln1118_353_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_444_fu_928_p2, operation Mode is: A*(B:0x6d).
DSP Report: operator mul_ln1118_444_fu_928_p2 is absorbed into DSP mul_ln1118_444_fu_928_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_961_p2, operation Mode is: A*(B:0x3ff94).
DSP Report: operator mul_ln1118_458_fu_961_p2 is absorbed into DSP mul_ln1118_458_fu_961_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_1109_p2, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator mul_ln1118_406_fu_1109_p2 is absorbed into DSP mul_ln1118_406_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_953_p2, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator mul_ln1118_501_fu_953_p2 is absorbed into DSP mul_ln1118_501_fu_953_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_1042_p2, operation Mode is: A*(B:0x3b).
DSP Report: operator mul_ln1118_326_fu_1042_p2 is absorbed into DSP mul_ln1118_326_fu_1042_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_952_p2, operation Mode is: A*(B:0xa2).
DSP Report: operator mul_ln1118_494_fu_952_p2 is absorbed into DSP mul_ln1118_494_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_896_p2, operation Mode is: A*(B:0xa9).
DSP Report: operator mul_ln1118_508_fu_896_p2 is absorbed into DSP mul_ln1118_508_fu_896_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_1008_p2, operation Mode is: A*(B:0x3ff1c).
DSP Report: operator mul_ln1118_466_fu_1008_p2 is absorbed into DSP mul_ln1118_466_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_1001_p2, operation Mode is: A*(B:0x3ff18).
DSP Report: operator mul_ln1118_479_fu_1001_p2 is absorbed into DSP mul_ln1118_479_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_386_fu_1027_p2, operation Mode is: A*(B:0xed).
DSP Report: operator mul_ln1118_386_fu_1027_p2 is absorbed into DSP mul_ln1118_386_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_930_p2, operation Mode is: A*(B:0xe7).
DSP Report: operator mul_ln1118_340_fu_930_p2 is absorbed into DSP mul_ln1118_340_fu_930_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_880_p2, operation Mode is: A*(B:0xbe).
DSP Report: operator mul_ln1118_429_fu_880_p2 is absorbed into DSP mul_ln1118_429_fu_880_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_960_p2, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator mul_ln1118_472_fu_960_p2 is absorbed into DSP mul_ln1118_472_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_948_p2, operation Mode is: A*(B:0x6c).
DSP Report: operator mul_ln1118_291_fu_948_p2 is absorbed into DSP mul_ln1118_291_fu_948_p2.
DSP Report: Generating DSP mul_ln1118_529_fu_1041_p2, operation Mode is: A*(B:0x3fdb7).
DSP Report: operator mul_ln1118_529_fu_1041_p2 is absorbed into DSP mul_ln1118_529_fu_1041_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_1028_p2, operation Mode is: A*(B:0xbf).
DSP Report: operator mul_ln1118_334_fu_1028_p2 is absorbed into DSP mul_ln1118_334_fu_1028_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_1060_p2, operation Mode is: A*(B:0x3fed7).
DSP Report: operator mul_ln1118_487_fu_1060_p2 is absorbed into DSP mul_ln1118_487_fu_1060_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_1012_p2, operation Mode is: A*(B:0x1d1).
DSP Report: operator mul_ln1118_522_fu_1012_p2 is absorbed into DSP mul_ln1118_522_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_962_p2, operation Mode is: A*(B:0x3fdc6).
DSP Report: operator mul_ln1118_421_fu_962_p2 is absorbed into DSP mul_ln1118_421_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_1025_p2, operation Mode is: A*(B:0x3feaf).
DSP Report: operator mul_ln1118_399_fu_1025_p2 is absorbed into DSP mul_ln1118_399_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_452_fu_1121_p2, operation Mode is: A*(B:0x18a).
DSP Report: operator mul_ln1118_452_fu_1121_p2 is absorbed into DSP mul_ln1118_452_fu_1121_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_909_p2, operation Mode is: A*(B:0x1e5).
DSP Report: operator mul_ln1118_515_fu_909_p2 is absorbed into DSP mul_ln1118_515_fu_909_p2.
DSP Report: Generating DSP mul_ln1118_371_fu_1087_p2, operation Mode is: A*(B:0x3fed4).
DSP Report: operator mul_ln1118_371_fu_1087_p2 is absorbed into DSP mul_ln1118_371_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_877_p2, operation Mode is: A*(B:0x3fdbe).
DSP Report: operator mul_ln1118_392_fu_877_p2 is absorbed into DSP mul_ln1118_392_fu_877_p2.
DSP Report: Generating DSP mul_ln1118_363_fu_972_p2, operation Mode is: A*(B:0x1b5).
DSP Report: operator mul_ln1118_363_fu_972_p2 is absorbed into DSP mul_ln1118_363_fu_972_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_1092_p2, operation Mode is: A*(B:0x159).
DSP Report: operator mul_ln1118_313_fu_1092_p2 is absorbed into DSP mul_ln1118_313_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_921_p2, operation Mode is: A*(B:0x1b4).
DSP Report: operator mul_ln1118_298_fu_921_p2 is absorbed into DSP mul_ln1118_298_fu_921_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_1111_p2, operation Mode is: A*(B:0x151).
DSP Report: operator mul_ln1118_320_fu_1111_p2 is absorbed into DSP mul_ln1118_320_fu_1111_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_1024_p2, operation Mode is: A*(B:0x3fd8f).
DSP Report: operator mul_ln1118_354_fu_1024_p2 is absorbed into DSP mul_ln1118_354_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_414_fu_943_p2, operation Mode is: A*(B:0x27c).
DSP Report: operator mul_ln1118_414_fu_943_p2 is absorbed into DSP mul_ln1118_414_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_378_fu_1015_p2, operation Mode is: A*(B:0xf1).
DSP Report: operator mul_ln1118_378_fu_1015_p2 is absorbed into DSP mul_ln1118_378_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_1054_p2, operation Mode is: A*(B:0x3fe0c).
DSP Report: operator mul_ln1118_305_fu_1054_p2 is absorbed into DSP mul_ln1118_305_fu_1054_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1038_p2, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_ln1118_49_fu_1038_p2 is absorbed into DSP mul_ln1118_49_fu_1038_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_1191_p2, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_ln1118_85_fu_1191_p2 is absorbed into DSP mul_ln1118_85_fu_1191_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_1136_p2, operation Mode is: A*(B:0xd0).
DSP Report: operator mul_ln1118_94_fu_1136_p2 is absorbed into DSP mul_ln1118_94_fu_1136_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1077_p2, operation Mode is: A*(B:0x3ffb4).
DSP Report: operator mul_ln1118_77_fu_1077_p2 is absorbed into DSP mul_ln1118_77_fu_1077_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_1040_p2, operation Mode is: A*(B:0x77).
DSP Report: operator mul_ln1118_137_fu_1040_p2 is absorbed into DSP mul_ln1118_137_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_1057_p2, operation Mode is: A*(B:0x153).
DSP Report: operator mul_ln1118_268_fu_1057_p2 is absorbed into DSP mul_ln1118_268_fu_1057_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_915_p2, operation Mode is: A*(B:0x22a).
DSP Report: operator mul_ln1118_241_fu_915_p2 is absorbed into DSP mul_ln1118_241_fu_915_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_1124_p2, operation Mode is: A*(B:0x13e).
DSP Report: operator mul_ln1118_277_fu_1124_p2 is absorbed into DSP mul_ln1118_277_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_fu_1062_p2, operation Mode is: A*(B:0x3ffad).
DSP Report: operator mul_ln1118_fu_1062_p2 is absorbed into DSP mul_ln1118_fu_1062_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_930_p2, operation Mode is: A*(B:0x66).
DSP Report: operator mul_ln1118_197_fu_930_p2 is absorbed into DSP mul_ln1118_197_fu_930_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_944_p2, operation Mode is: A*(B:0x241).
DSP Report: operator mul_ln1118_215_fu_944_p2 is absorbed into DSP mul_ln1118_215_fu_944_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_1058_p2, operation Mode is: A*(B:0x3fddf).
DSP Report: operator mul_ln1118_187_fu_1058_p2 is absorbed into DSP mul_ln1118_187_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_948_p2, operation Mode is: A*(B:0x3fc49).
DSP Report: operator mul_ln1118_232_fu_948_p2 is absorbed into DSP mul_ln1118_232_fu_948_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_935_p2, operation Mode is: A*(B:0x3fa40).
DSP Report: operator mul_ln1118_170_fu_935_p2 is absorbed into DSP mul_ln1118_170_fu_935_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_956_p2, operation Mode is: A*(B:0x11d).
DSP Report: operator mul_ln1118_144_fu_956_p2 is absorbed into DSP mul_ln1118_144_fu_956_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_997_p2, operation Mode is: A*(B:0x3fe79).
DSP Report: operator mul_ln1118_179_fu_997_p2 is absorbed into DSP mul_ln1118_179_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1021_p2, operation Mode is: A*(B:0x3fd3c).
DSP Report: operator mul_ln1118_206_fu_1021_p2 is absorbed into DSP mul_ln1118_206_fu_1021_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1016_p2, operation Mode is: A*(B:0x1e4).
DSP Report: operator mul_ln1118_110_fu_1016_p2 is absorbed into DSP mul_ln1118_110_fu_1016_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1148_p2, operation Mode is: A*(B:0x3feb1).
DSP Report: operator mul_ln1118_68_fu_1148_p2 is absorbed into DSP mul_ln1118_68_fu_1148_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_1195_p2, operation Mode is: A*(B:0x3fe28).
DSP Report: operator mul_ln1118_128_fu_1195_p2 is absorbed into DSP mul_ln1118_128_fu_1195_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1018_p2, operation Mode is: A*(B:0x3fe1b).
DSP Report: operator mul_ln1118_39_fu_1018_p2 is absorbed into DSP mul_ln1118_39_fu_1018_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_1146_p2, operation Mode is: A*(B:0x3fee9).
DSP Report: operator mul_ln1118_15_fu_1146_p2 is absorbed into DSP mul_ln1118_15_fu_1146_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_1100_p2, operation Mode is: A*(B:0x106).
DSP Report: operator mul_ln1118_58_fu_1100_p2 is absorbed into DSP mul_ln1118_58_fu_1100_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1012_p2, operation Mode is: A*(B:0x1aa).
DSP Report: operator mul_ln1118_102_fu_1012_p2 is absorbed into DSP mul_ln1118_102_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_1223_p2, operation Mode is: A*(B:0x3fc2d).
DSP Report: operator mul_ln1118_153_fu_1223_p2 is absorbed into DSP mul_ln1118_153_fu_1223_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_992_p2, operation Mode is: A*(B:0x3fe88).
DSP Report: operator mul_ln1118_251_fu_992_p2 is absorbed into DSP mul_ln1118_251_fu_992_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_1069_p2, operation Mode is: A*(B:0x3fef4).
DSP Report: operator mul_ln1118_24_fu_1069_p2 is absorbed into DSP mul_ln1118_24_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_1112_p2, operation Mode is: A*(B:0x13).
DSP Report: operator mul_ln1118_207_fu_1112_p2 is absorbed into DSP mul_ln1118_207_fu_1112_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1135_p2, operation Mode is: A*(B:0x17).
DSP Report: operator mul_ln1118_50_fu_1135_p2 is absorbed into DSP mul_ln1118_50_fu_1135_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_1104_p2, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator mul_ln1118_269_fu_1104_p2 is absorbed into DSP mul_ln1118_269_fu_1104_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_912_p2, operation Mode is: A*(B:0x3ff5c).
DSP Report: operator mul_ln1118_145_fu_912_p2 is absorbed into DSP mul_ln1118_145_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_1134_p2, operation Mode is: A*(B:0x3ff71).
DSP Report: operator mul_ln1118_30_fu_1134_p2 is absorbed into DSP mul_ln1118_30_fu_1134_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_938_p2, operation Mode is: A*(B:0x3ff0a).
DSP Report: operator mul_ln1118_233_fu_938_p2 is absorbed into DSP mul_ln1118_233_fu_938_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_970_p2, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_ln1118_103_fu_970_p2 is absorbed into DSP mul_ln1118_103_fu_970_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1083_p2, operation Mode is: A*(B:0x3ffd7).
DSP Report: operator mul_ln1118_180_fu_1083_p2 is absorbed into DSP mul_ln1118_180_fu_1083_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_1147_p2, operation Mode is: A*(B:0x3ffd5).
DSP Report: operator mul_ln1118_59_fu_1147_p2 is absorbed into DSP mul_ln1118_59_fu_1147_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1166_p2, operation Mode is: A*(B:0x3fe96).
DSP Report: operator mul_ln1118_278_fu_1166_p2 is absorbed into DSP mul_ln1118_278_fu_1166_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_919_p2, operation Mode is: A*(B:0x15c).
DSP Report: operator mul_ln1118_252_fu_919_p2 is absorbed into DSP mul_ln1118_252_fu_919_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_965_p2, operation Mode is: A*(B:0x89).
DSP Report: operator mul_ln1118_16_fu_965_p2 is absorbed into DSP mul_ln1118_16_fu_965_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_1180_p2, operation Mode is: A*(B:0x3fdd2).
DSP Report: operator mul_ln1118_216_fu_1180_p2 is absorbed into DSP mul_ln1118_216_fu_1180_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_924_p2, operation Mode is: A*(B:0x28d).
DSP Report: operator mul_ln1118_188_fu_924_p2 is absorbed into DSP mul_ln1118_188_fu_924_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1005_p2, operation Mode is: A*(B:0x1b1).
DSP Report: operator mul_ln1118_242_fu_1005_p2 is absorbed into DSP mul_ln1118_242_fu_1005_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_995_p2, operation Mode is: A*(B:0x312).
DSP Report: operator mul_ln1118_259_fu_995_p2 is absorbed into DSP mul_ln1118_259_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_1071_p2, operation Mode is: A*(B:0x1da).
DSP Report: operator mul_ln1118_129_fu_1071_p2 is absorbed into DSP mul_ln1118_129_fu_1071_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_1171_p2, operation Mode is: A*(B:0x260).
DSP Report: operator mul_ln1118_111_fu_1171_p2 is absorbed into DSP mul_ln1118_111_fu_1171_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_1151_p2, operation Mode is: A*(B:0x3fecc).
DSP Report: operator mul_ln1118_154_fu_1151_p2 is absorbed into DSP mul_ln1118_154_fu_1151_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_976_p2, operation Mode is: A*(B:0x14f).
DSP Report: operator mul_ln1118_40_fu_976_p2 is absorbed into DSP mul_ln1118_40_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_1063_p2, operation Mode is: A*(B:0x3fe53).
DSP Report: operator mul_ln1118_10_fu_1063_p2 is absorbed into DSP mul_ln1118_10_fu_1063_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_982_p2, operation Mode is: A*(B:0x3fccc).
DSP Report: operator mul_ln1118_86_fu_982_p2 is absorbed into DSP mul_ln1118_86_fu_982_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_1121_p2, operation Mode is: A*(B:0x2a7).
DSP Report: operator mul_ln1118_120_fu_1121_p2 is absorbed into DSP mul_ln1118_120_fu_1121_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1106_p2, operation Mode is: A*(B:0x3feca).
DSP Report: operator mul_ln1118_198_fu_1106_p2 is absorbed into DSP mul_ln1118_198_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_988_p2, operation Mode is: A*(B:0x3ff1e).
DSP Report: operator mul_ln1118_78_fu_988_p2 is absorbed into DSP mul_ln1118_78_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_1027_p2, operation Mode is: A*(B:0x11c).
DSP Report: operator mul_ln1118_25_fu_1027_p2 is absorbed into DSP mul_ln1118_25_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1092_p2, operation Mode is: A*(B:0x3ff25).
DSP Report: operator mul_ln1118_260_fu_1092_p2 is absorbed into DSP mul_ln1118_260_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_940_p2, operation Mode is: A*(B:0x3ffba).
DSP Report: operator mul_ln1118_243_fu_940_p2 is absorbed into DSP mul_ln1118_243_fu_940_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_1145_p2, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_ln1118_224_fu_1145_p2 is absorbed into DSP mul_ln1118_224_fu_1145_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_1094_p2, operation Mode is: A*(B:0x3ff12).
DSP Report: operator mul_ln1118_155_fu_1094_p2 is absorbed into DSP mul_ln1118_155_fu_1094_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_1183_p2, operation Mode is: A*(B:0x3ff5b).
DSP Report: operator mul_ln1118_130_fu_1183_p2 is absorbed into DSP mul_ln1118_130_fu_1183_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_998_p2, operation Mode is: A*(B:0xbf).
DSP Report: operator mul_ln1118_199_fu_998_p2 is absorbed into DSP mul_ln1118_199_fu_998_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_1206_p2, operation Mode is: A*(B:0xa2).
DSP Report: operator mul_ln1118_41_fu_1206_p2 is absorbed into DSP mul_ln1118_41_fu_1206_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1201_p2, operation Mode is: A*(B:0x3fe6e).
DSP Report: operator mul_ln1118_270_fu_1201_p2 is absorbed into DSP mul_ln1118_270_fu_1201_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_1117_p2, operation Mode is: A*(B:0xbf).
DSP Report: operator mul_ln1118_69_fu_1117_p2 is absorbed into DSP mul_ln1118_69_fu_1117_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1098_p2, operation Mode is: A*(B:0xe1).
DSP Report: operator mul_ln1118_138_fu_1098_p2 is absorbed into DSP mul_ln1118_138_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_968_p2, operation Mode is: A*(B:0x52).
DSP Report: operator mul_ln1118_121_fu_968_p2 is absorbed into DSP mul_ln1118_121_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1115_p2, operation Mode is: A*(B:0x3fd94).
DSP Report: operator mul_ln1118_234_fu_1115_p2 is absorbed into DSP mul_ln1118_234_fu_1115_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1076_p2, operation Mode is: A*(B:0x3fd59).
DSP Report: operator mul_ln1118_208_fu_1076_p2 is absorbed into DSP mul_ln1118_208_fu_1076_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1089_p2, operation Mode is: A*(B:0x3fe5f).
DSP Report: operator mul_ln1118_253_fu_1089_p2 is absorbed into DSP mul_ln1118_253_fu_1089_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1052_p2, operation Mode is: A*(B:0x3fe5a).
DSP Report: operator mul_ln1118_181_fu_1052_p2 is absorbed into DSP mul_ln1118_181_fu_1052_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1163_p2, operation Mode is: A*(B:0x3fd5b).
DSP Report: operator mul_ln1118_162_fu_1163_p2 is absorbed into DSP mul_ln1118_162_fu_1163_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_957_p2, operation Mode is: A*(B:0x10c).
DSP Report: operator mul_ln1118_189_fu_957_p2 is absorbed into DSP mul_ln1118_189_fu_957_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1152_p2, operation Mode is: A*(B:0x37f).
DSP Report: operator mul_ln1118_217_fu_1152_p2 is absorbed into DSP mul_ln1118_217_fu_1152_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_1200_p2, operation Mode is: A*(B:0x1c2).
DSP Report: operator mul_ln1118_95_fu_1200_p2 is absorbed into DSP mul_ln1118_95_fu_1200_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_959_p2, operation Mode is: A*(B:0x3feaa).
DSP Report: operator mul_ln1118_79_fu_959_p2 is absorbed into DSP mul_ln1118_79_fu_959_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_1127_p2, operation Mode is: A*(B:0x3fe24).
DSP Report: operator mul_ln1118_112_fu_1127_p2 is absorbed into DSP mul_ln1118_112_fu_1127_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_1073_p2, operation Mode is: A*(B:0x3fef2).
DSP Report: operator mul_ln1118_51_fu_1073_p2 is absorbed into DSP mul_ln1118_51_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_1190_p2, operation Mode is: A*(B:0x164).
DSP Report: operator mul_ln1118_17_fu_1190_p2 is absorbed into DSP mul_ln1118_17_fu_1190_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_1155_p2, operation Mode is: A*(B:0x3fde2).
DSP Report: operator mul_ln1118_60_fu_1155_p2 is absorbed into DSP mul_ln1118_60_fu_1155_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_1169_p2, operation Mode is: A*(B:0x3fdb5).
DSP Report: operator mul_ln1118_87_fu_1169_p2 is absorbed into DSP mul_ln1118_87_fu_1169_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_932_p2, operation Mode is: A*(B:0x151).
DSP Report: operator mul_ln1118_171_fu_932_p2 is absorbed into DSP mul_ln1118_171_fu_932_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1035_p2, operation Mode is: A*(B:0x3fdfb).
DSP Report: operator mul_ln1118_279_fu_1035_p2 is absorbed into DSP mul_ln1118_279_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_1072_p2, operation Mode is: A*(B:0x1c2).
DSP Report: operator mul_ln1118_31_fu_1072_p2 is absorbed into DSP mul_ln1118_31_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_941_p2, operation Mode is: A*(B:0x3ff8a).
DSP Report: operator mul_ln1118_244_fu_941_p2 is absorbed into DSP mul_ln1118_244_fu_941_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_1192_p2, operation Mode is: A*(B:0x3ffce).
DSP Report: operator mul_ln1118_225_fu_1192_p2 is absorbed into DSP mul_ln1118_225_fu_1192_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_993_p2, operation Mode is: A*(B:0x3ff59).
DSP Report: operator mul_ln1118_280_fu_993_p2 is absorbed into DSP mul_ln1118_280_fu_993_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_1202_p2, operation Mode is: A*(B:0xc9).
DSP Report: operator mul_ln1118_146_fu_1202_p2 is absorbed into DSP mul_ln1118_146_fu_1202_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1179_p2, operation Mode is: A*(B:0x3ff4e).
DSP Report: operator mul_ln1118_52_fu_1179_p2 is absorbed into DSP mul_ln1118_52_fu_1179_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_986_p2, operation Mode is: A*(B:0xdc).
DSP Report: operator mul_ln1118_32_fu_986_p2 is absorbed into DSP mul_ln1118_32_fu_986_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_917_p2, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_ln1118_139_fu_917_p2 is absorbed into DSP mul_ln1118_139_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_1203_p2, operation Mode is: A*(B:0xbe).
DSP Report: operator mul_ln1118_190_fu_1203_p2 is absorbed into DSP mul_ln1118_190_fu_1203_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_916_p2, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_ln1118_131_fu_916_p2 is absorbed into DSP mul_ln1118_131_fu_916_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_1222_p2, operation Mode is: A*(B:0x4d).
DSP Report: operator mul_ln1118_156_fu_1222_p2 is absorbed into DSP mul_ln1118_156_fu_1222_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_1050_p2, operation Mode is: A*(B:0x3feaa).
DSP Report: operator mul_ln1118_261_fu_1050_p2 is absorbed into DSP mul_ln1118_261_fu_1050_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1011_p2, operation Mode is: A*(B:0x3fdaf).
DSP Report: operator mul_ln1118_218_fu_1011_p2 is absorbed into DSP mul_ln1118_218_fu_1011_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_1209_p2, operation Mode is: A*(B:0x3fe22).
DSP Report: operator mul_ln1118_271_fu_1209_p2 is absorbed into DSP mul_ln1118_271_fu_1209_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1140_p2, operation Mode is: A*(B:0x3fd70).
DSP Report: operator mul_ln1118_200_fu_1140_p2 is absorbed into DSP mul_ln1118_200_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1164_p2, operation Mode is: A*(B:0x3fe8d).
DSP Report: operator mul_ln1118_163_fu_1164_p2 is absorbed into DSP mul_ln1118_163_fu_1164_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_1045_p2, operation Mode is: A*(B:0x3fedd).
DSP Report: operator mul_ln1118_209_fu_1045_p2 is absorbed into DSP mul_ln1118_209_fu_1045_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1212_p2, operation Mode is: A*(B:0x146).
DSP Report: operator mul_ln1118_235_fu_1212_p2 is absorbed into DSP mul_ln1118_235_fu_1212_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_918_p2, operation Mode is: A*(B:0x3fcc9).
DSP Report: operator mul_ln1118_113_fu_918_p2 is absorbed into DSP mul_ln1118_113_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1059_p2, operation Mode is: A*(B:0x182).
DSP Report: operator mul_ln1118_96_fu_1059_p2 is absorbed into DSP mul_ln1118_96_fu_1059_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1033_p2, operation Mode is: A*(B:0x3febf).
DSP Report: operator mul_ln1118_122_fu_1033_p2 is absorbed into DSP mul_ln1118_122_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_1175_p2, operation Mode is: A*(B:0x2e2).
DSP Report: operator mul_ln1118_70_fu_1175_p2 is absorbed into DSP mul_ln1118_70_fu_1175_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_1055_p2, operation Mode is: A*(B:0x162).
DSP Report: operator mul_ln1118_18_fu_1055_p2 is absorbed into DSP mul_ln1118_18_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1170_p2, operation Mode is: A*(B:0x3fe82).
DSP Report: operator mul_ln1118_88_fu_1170_p2 is absorbed into DSP mul_ln1118_88_fu_1170_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_967_p2, operation Mode is: A*(B:0x3fe27).
DSP Report: operator mul_ln1118_104_fu_967_p2 is absorbed into DSP mul_ln1118_104_fu_967_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_1218_p2, operation Mode is: A*(B:0x1b8).
DSP Report: operator mul_ln1118_172_fu_1218_p2 is absorbed into DSP mul_ln1118_172_fu_1218_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_923_p2, operation Mode is: A*(B:0x3ff77).
DSP Report: operator mul_ln1118_42_fu_923_p2 is absorbed into DSP mul_ln1118_42_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_974_p2, operation Mode is: A*(B:0x3fccf).
DSP Report: operator mul_ln1118_61_fu_974_p2 is absorbed into DSP mul_ln1118_61_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_971_p2, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator mul_ln1118_62_fu_971_p2 is absorbed into DSP mul_ln1118_62_fu_971_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1056_p2, operation Mode is: A*(B:0x3ffc5).
DSP Report: operator mul_ln1118_80_fu_1056_p2 is absorbed into DSP mul_ln1118_80_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_1149_p2, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator mul_ln1118_123_fu_1149_p2 is absorbed into DSP mul_ln1118_123_fu_1149_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1160_p2, operation Mode is: A*(B:0x3ff0f).
DSP Report: operator mul_ln1118_147_fu_1160_p2 is absorbed into DSP mul_ln1118_147_fu_1160_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_1137_p2, operation Mode is: A*(B:0x3ff73).
DSP Report: operator mul_ln1118_43_fu_1137_p2 is absorbed into DSP mul_ln1118_43_fu_1137_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1001_p2, operation Mode is: A*(B:0x98).
DSP Report: operator mul_ln1118_210_fu_1001_p2 is absorbed into DSP mul_ln1118_210_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_996_p2, operation Mode is: A*(B:0x3fef9).
DSP Report: operator mul_ln1118_262_fu_996_p2 is absorbed into DSP mul_ln1118_262_fu_996_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_1120_p2, operation Mode is: A*(B:0x3fc3d).
DSP Report: operator mul_ln1118_236_fu_1120_p2 is absorbed into DSP mul_ln1118_236_fu_1120_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1028_p2, operation Mode is: A*(B:0x212).
DSP Report: operator mul_ln1118_272_fu_1028_p2 is absorbed into DSP mul_ln1118_272_fu_1028_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1075_p2, operation Mode is: A*(B:0xc4).
DSP Report: operator mul_ln1118_53_fu_1075_p2 is absorbed into DSP mul_ln1118_53_fu_1075_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_1231_p2, operation Mode is: A*(B:0x3ff93).
DSP Report: operator mul_ln1118_201_fu_1231_p2 is absorbed into DSP mul_ln1118_201_fu_1231_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_1182_p2, operation Mode is: A*(B:0x145).
DSP Report: operator mul_ln1118_219_fu_1182_p2 is absorbed into DSP mul_ln1118_219_fu_1182_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_1099_p2, operation Mode is: A*(B:0x182).
DSP Report: operator mul_ln1118_182_fu_1099_p2 is absorbed into DSP mul_ln1118_182_fu_1099_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_922_p2, operation Mode is: A*(B:0x194).
DSP Report: operator mul_ln1118_226_fu_922_p2 is absorbed into DSP mul_ln1118_226_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1031_p2, operation Mode is: A*(B:0x3fd8c).
DSP Report: operator mul_ln1118_164_fu_1031_p2 is absorbed into DSP mul_ln1118_164_fu_1031_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1177_p2, operation Mode is: A*(B:0x2bb).
DSP Report: operator mul_ln1118_132_fu_1177_p2 is absorbed into DSP mul_ln1118_132_fu_1177_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1167_p2, operation Mode is: A*(B:0x3fca3).
DSP Report: operator mul_ln1118_173_fu_1167_p2 is absorbed into DSP mul_ln1118_173_fu_1167_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1022_p2, operation Mode is: A*(B:0x3fda0).
DSP Report: operator mul_ln1118_191_fu_1022_p2 is absorbed into DSP mul_ln1118_191_fu_1022_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1114_p2, operation Mode is: A*(B:0x3fed5).
DSP Report: operator mul_ln1118_105_fu_1114_p2 is absorbed into DSP mul_ln1118_105_fu_1114_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1049_p2, operation Mode is: A*(B:0x3fc6b).
DSP Report: operator mul_ln1118_89_fu_1049_p2 is absorbed into DSP mul_ln1118_89_fu_1049_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1165_p2, operation Mode is: A*(B:0x3fc5d).
DSP Report: operator mul_ln1118_114_fu_1165_p2 is absorbed into DSP mul_ln1118_114_fu_1165_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1186_p2, operation Mode is: A*(B:0x3fe19).
DSP Report: operator mul_ln1118_33_fu_1186_p2 is absorbed into DSP mul_ln1118_33_fu_1186_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_914_p2, operation Mode is: A*(B:0x3fe5e).
DSP Report: operator mul_ln1118_19_fu_914_p2 is absorbed into DSP mul_ln1118_19_fu_914_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_994_p2, operation Mode is: A*(B:0x3fd24).
DSP Report: operator mul_ln1118_71_fu_994_p2 is absorbed into DSP mul_ln1118_71_fu_994_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1060_p2, operation Mode is: A*(B:0x3fddf).
DSP Report: operator mul_ln1118_97_fu_1060_p2 is absorbed into DSP mul_ln1118_97_fu_1060_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_1041_p2, operation Mode is: A*(B:0x27b).
DSP Report: operator mul_ln1118_157_fu_1041_p2 is absorbed into DSP mul_ln1118_157_fu_1041_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_954_p2, operation Mode is: A*(B:0x3fe37).
DSP Report: operator mul_ln1118_245_fu_954_p2 is absorbed into DSP mul_ln1118_245_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_1024_p2, operation Mode is: A*(B:0x2bd).
DSP Report: operator mul_ln1118_26_fu_1024_p2 is absorbed into DSP mul_ln1118_26_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_1168_p2, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_ln1118_174_fu_1168_p2 is absorbed into DSP mul_ln1118_174_fu_1168_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1030_p2, operation Mode is: A*(B:0x3ff99).
DSP Report: operator mul_ln1118_192_fu_1030_p2 is absorbed into DSP mul_ln1118_192_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1122_p2, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_ln1118_106_fu_1122_p2 is absorbed into DSP mul_ln1118_106_fu_1122_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_960_p2, operation Mode is: A*(B:0x37).
DSP Report: operator mul_ln1118_54_fu_960_p2 is absorbed into DSP mul_ln1118_54_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_1074_p2, operation Mode is: A*(B:0x3ff43).
DSP Report: operator mul_ln1118_273_fu_1074_p2 is absorbed into DSP mul_ln1118_273_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_1015_p2, operation Mode is: A*(B:0x3ff18).
DSP Report: operator mul_ln1118_211_fu_1015_p2 is absorbed into DSP mul_ln1118_211_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_942_p2, operation Mode is: A*(B:0x75).
DSP Report: operator mul_ln1118_11_fu_942_p2 is absorbed into DSP mul_ln1118_11_fu_942_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_952_p2, operation Mode is: A*(B:0xb1).
DSP Report: operator mul_ln1118_72_fu_952_p2 is absorbed into DSP mul_ln1118_72_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_1125_p2, operation Mode is: A*(B:0x3ff25).
DSP Report: operator mul_ln1118_44_fu_1125_p2 is absorbed into DSP mul_ln1118_44_fu_1125_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_1053_p2, operation Mode is: A*(B:0xe7).
DSP Report: operator mul_ln1118_81_fu_1053_p2 is absorbed into DSP mul_ln1118_81_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_1181_p2, operation Mode is: A*(B:0xba).
DSP Report: operator mul_ln1118_254_fu_1181_p2 is absorbed into DSP mul_ln1118_254_fu_1181_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_979_p2, operation Mode is: A*(B:0x3ff92).
DSP Report: operator mul_ln1118_148_fu_979_p2 is absorbed into DSP mul_ln1118_148_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1101_p2, operation Mode is: A*(B:0x1bb).
DSP Report: operator mul_ln1118_246_fu_1101_p2 is absorbed into DSP mul_ln1118_246_fu_1101_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_969_p2, operation Mode is: A*(B:0x3fe7e).
DSP Report: operator mul_ln1118_227_fu_969_p2 is absorbed into DSP mul_ln1118_227_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1189_p2, operation Mode is: A*(B:0x3fe14).
DSP Report: operator mul_ln1118_202_fu_1189_p2 is absorbed into DSP mul_ln1118_202_fu_1189_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1039_p2, operation Mode is: A*(B:0x25f).
DSP Report: operator mul_ln1118_237_fu_1039_p2 is absorbed into DSP mul_ln1118_237_fu_1039_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1176_p2, operation Mode is: A*(B:0x3fe68).
DSP Report: operator mul_ln1118_263_fu_1176_p2 is absorbed into DSP mul_ln1118_263_fu_1176_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1138_p2, operation Mode is: A*(B:0x113).
DSP Report: operator mul_ln1118_158_fu_1138_p2 is absorbed into DSP mul_ln1118_158_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_972_p2, operation Mode is: A*(B:0x3fe72).
DSP Report: operator mul_ln1118_133_fu_972_p2 is absorbed into DSP mul_ln1118_133_fu_972_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1154_p2, operation Mode is: A*(B:0x17a).
DSP Report: operator mul_ln1118_165_fu_1154_p2 is absorbed into DSP mul_ln1118_165_fu_1154_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1108_p2, operation Mode is: A*(B:0x3fd08).
DSP Report: operator mul_ln1118_98_fu_1108_p2 is absorbed into DSP mul_ln1118_98_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_1178_p2, operation Mode is: A*(B:0x3fe55).
DSP Report: operator mul_ln1118_34_fu_1178_p2 is absorbed into DSP mul_ln1118_34_fu_1178_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1184_p2, operation Mode is: A*(B:0x2f2).
DSP Report: operator mul_ln1118_115_fu_1184_p2 is absorbed into DSP mul_ln1118_115_fu_1184_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1081_p2, operation Mode is: A*(B:0x3fcf5).
DSP Report: operator mul_ln1118_140_fu_1081_p2 is absorbed into DSP mul_ln1118_140_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_939_p2, operation Mode is: A*(B:0x3fe86).
DSP Report: operator mul_ln1118_220_fu_939_p2 is absorbed into DSP mul_ln1118_220_fu_939_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1078_p2, operation Mode is: A*(B:0x8a).
DSP Report: operator mul_ln1118_63_fu_1078_p2 is absorbed into DSP mul_ln1118_63_fu_1078_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_928_p2, operation Mode is: A*(B:0x3a0).
DSP Report: operator mul_ln1118_90_fu_928_p2 is absorbed into DSP mul_ln1118_90_fu_928_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_1086_p2, operation Mode is: A*(B:0x73).
DSP Report: operator mul_ln1118_238_fu_1086_p2 is absorbed into DSP mul_ln1118_238_fu_1086_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_1070_p2, operation Mode is: A*(B:0x3ff65).
DSP Report: operator mul_ln1118_212_fu_1070_p2 is absorbed into DSP mul_ln1118_212_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_920_p2, operation Mode is: A*(B:0x3ff2b).
DSP Report: operator mul_ln1118_247_fu_920_p2 is absorbed into DSP mul_ln1118_247_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_1111_p2, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_ln1118_82_fu_1111_p2 is absorbed into DSP mul_ln1118_82_fu_1111_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_1088_p2, operation Mode is: A*(B:0x57).
DSP Report: operator mul_ln1118_228_fu_1088_p2 is absorbed into DSP mul_ln1118_228_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_1123_p2, operation Mode is: A*(B:0xa7).
DSP Report: operator mul_ln1118_91_fu_1123_p2 is absorbed into DSP mul_ln1118_91_fu_1123_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_1133_p2, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_ln1118_12_fu_1133_p2 is absorbed into DSP mul_ln1118_12_fu_1133_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_953_p2, operation Mode is: A*(B:0xcf).
DSP Report: operator mul_ln1118_116_fu_953_p2 is absorbed into DSP mul_ln1118_116_fu_953_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1143_p2, operation Mode is: A*(B:0x3feec).
DSP Report: operator mul_ln1118_274_fu_1143_p2 is absorbed into DSP mul_ln1118_274_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1002_p2, operation Mode is: A*(B:0x3fef2).
DSP Report: operator mul_ln1118_255_fu_1002_p2 is absorbed into DSP mul_ln1118_255_fu_1002_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1087_p2, operation Mode is: A*(B:0x3fe6b).
DSP Report: operator mul_ln1118_282_fu_1087_p2 is absorbed into DSP mul_ln1118_282_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_1126_p2, operation Mode is: A*(B:0x3ff05).
DSP Report: operator mul_ln1118_45_fu_1126_p2 is absorbed into DSP mul_ln1118_45_fu_1126_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_937_p2, operation Mode is: A*(B:0xf6).
DSP Report: operator mul_ln1118_149_fu_937_p2 is absorbed into DSP mul_ln1118_149_fu_937_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1008_p2, operation Mode is: A*(B:0x105).
DSP Report: operator mul_ln1118_203_fu_1008_p2 is absorbed into DSP mul_ln1118_203_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_1107_p2, operation Mode is: A*(B:0x3fa2d).
DSP Report: operator mul_ln1118_183_fu_1107_p2 is absorbed into DSP mul_ln1118_183_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_1172_p2, operation Mode is: A*(B:0x274).
DSP Report: operator mul_ln1118_221_fu_1172_p2 is absorbed into DSP mul_ln1118_221_fu_1172_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_1014_p2, operation Mode is: A*(B:0x3fdba).
DSP Report: operator mul_ln1118_166_fu_1014_p2 is absorbed into DSP mul_ln1118_166_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1082_p2, operation Mode is: A*(B:0x3fd17).
DSP Report: operator mul_ln1118_141_fu_1082_p2 is absorbed into DSP mul_ln1118_141_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_990_p2, operation Mode is: A*(B:0x3f8bb).
DSP Report: operator mul_ln1118_175_fu_990_p2 is absorbed into DSP mul_ln1118_175_fu_990_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1216_p2, operation Mode is: A*(B:0x27f).
DSP Report: operator mul_ln1118_193_fu_1216_p2 is absorbed into DSP mul_ln1118_193_fu_1216_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1109_p2, operation Mode is: A*(B:0x3fc0c).
DSP Report: operator mul_ln1118_99_fu_1109_p2 is absorbed into DSP mul_ln1118_99_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1042_p2, operation Mode is: A*(B:0x197).
DSP Report: operator mul_ln1118_64_fu_1042_p2 is absorbed into DSP mul_ln1118_64_fu_1042_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1196_p2, operation Mode is: A*(B:0x2c5).
DSP Report: operator mul_ln1118_124_fu_1196_p2 is absorbed into DSP mul_ln1118_124_fu_1196_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_1047_p2, operation Mode is: A*(B:0x3fcab).
DSP Report: operator mul_ln1118_35_fu_1047_p2 is absorbed into DSP mul_ln1118_35_fu_1047_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_1213_p2, operation Mode is: A*(B:0x3fdd1).
DSP Report: operator mul_ln1118_20_fu_1213_p2 is absorbed into DSP mul_ln1118_20_fu_1213_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1064_p2, operation Mode is: A*(B:0x3a2).
DSP Report: operator mul_ln1118_55_fu_1064_p2 is absorbed into DSP mul_ln1118_55_fu_1064_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_1118_p2, operation Mode is: A*(B:0x3fe93).
DSP Report: operator mul_ln1118_73_fu_1118_p2 is absorbed into DSP mul_ln1118_73_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1185_p2, operation Mode is: A*(B:0x3fe5f).
DSP Report: operator mul_ln1118_159_fu_1185_p2 is absorbed into DSP mul_ln1118_159_fu_1185_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_1061_p2, operation Mode is: A*(B:0x3fbaf).
DSP Report: operator mul_ln1118_264_fu_1061_p2 is absorbed into DSP mul_ln1118_264_fu_1061_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_943_p2, operation Mode is: A*(B:0x3fd9a).
DSP Report: operator mul_ln1118_27_fu_943_p2 is absorbed into DSP mul_ln1118_27_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_1219_p2, operation Mode is: A*(B:0x3ff9f).
DSP Report: operator mul_ln1118_283_fu_1219_p2 is absorbed into DSP mul_ln1118_283_fu_1219_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1229_p2, operation Mode is: A*(B:0x3ffcd).
DSP Report: operator mul_ln1118_222_fu_1229_p2 is absorbed into DSP mul_ln1118_222_fu_1229_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_1119_p2, operation Mode is: A*(B:0x43).
DSP Report: operator mul_ln1118_74_fu_1119_p2 is absorbed into DSP mul_ln1118_74_fu_1119_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_1029_p2, operation Mode is: A*(B:0x49).
DSP Report: operator mul_ln1118_184_fu_1029_p2 is absorbed into DSP mul_ln1118_184_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_1208_p2, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator mul_ln1118_83_fu_1208_p2 is absorbed into DSP mul_ln1118_83_fu_1208_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1215_p2, operation Mode is: A*(B:0xec).
DSP Report: operator mul_ln1118_176_fu_1215_p2 is absorbed into DSP mul_ln1118_176_fu_1215_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1210_p2, operation Mode is: A*(B:0x8e).
DSP Report: operator mul_ln1118_256_fu_1210_p2 is absorbed into DSP mul_ln1118_256_fu_1210_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_1157_p2, operation Mode is: A*(B:0x3ff8e).
DSP Report: operator mul_ln1118_229_fu_1157_p2 is absorbed into DSP mul_ln1118_229_fu_1157_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_1017_p2, operation Mode is: A*(B:0x74).
DSP Report: operator mul_ln1118_248_fu_1017_p2 is absorbed into DSP mul_ln1118_248_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_980_p2, operation Mode is: A*(B:0x256).
DSP Report: operator mul_ln1118_275_fu_980_p2 is absorbed into DSP mul_ln1118_275_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_955_p2, operation Mode is: A*(B:0x3fac0).
DSP Report: operator mul_ln1118_239_fu_955_p2 is absorbed into DSP mul_ln1118_239_fu_955_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_1214_p2, operation Mode is: A*(B:0xa5).
DSP Report: operator mul_ln1118_21_fu_1214_p2 is absorbed into DSP mul_ln1118_21_fu_1214_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_1150_p2, operation Mode is: A*(B:0x3fe14).
DSP Report: operator mul_ln1118_167_fu_1150_p2 is absorbed into DSP mul_ln1118_167_fu_1150_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_973_p2, operation Mode is: A*(B:0x133).
DSP Report: operator mul_ln1118_134_fu_973_p2 is absorbed into DSP mul_ln1118_134_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_946_p2, operation Mode is: A*(B:0x12e).
DSP Report: operator mul_ln1118_194_fu_946_p2 is absorbed into DSP mul_ln1118_194_fu_946_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_985_p2, operation Mode is: A*(B:0x3fdeb).
DSP Report: operator mul_ln1118_265_fu_985_p2 is absorbed into DSP mul_ln1118_265_fu_985_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_1000_p2, operation Mode is: A*(B:0x3fe67).
DSP Report: operator mul_ln1118_117_fu_1000_p2 is absorbed into DSP mul_ln1118_117_fu_1000_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_1204_p2, operation Mode is: A*(B:0x3fcf3).
DSP Report: operator mul_ln1118_65_fu_1204_p2 is absorbed into DSP mul_ln1118_65_fu_1204_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_1065_p2, operation Mode is: A*(B:0x156).
DSP Report: operator mul_ln1118_125_fu_1065_p2 is absorbed into DSP mul_ln1118_125_fu_1065_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_1025_p2, operation Mode is: A*(B:0x3ca).
DSP Report: operator mul_ln1118_46_fu_1025_p2 is absorbed into DSP mul_ln1118_46_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_1129_p2, operation Mode is: A*(B:0x195).
DSP Report: operator mul_ln1118_28_fu_1129_p2 is absorbed into DSP mul_ln1118_28_fu_1129_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_1187_p2, operation Mode is: A*(B:0x3fe5b).
DSP Report: operator mul_ln1118_56_fu_1187_p2 is absorbed into DSP mul_ln1118_56_fu_1187_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_1026_p2, operation Mode is: A*(B:0x2b9).
DSP Report: operator mul_ln1118_107_fu_1026_p2 is absorbed into DSP mul_ln1118_107_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_984_p2, operation Mode is: A*(B:0x3fc86).
DSP Report: operator mul_ln1118_150_fu_984_p2 is absorbed into DSP mul_ln1118_150_fu_984_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1110_p2, operation Mode is: A*(B:0xab).
DSP Report: operator mul_ln1118_100_fu_1110_p2 is absorbed into DSP mul_ln1118_100_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1144_p2, operation Mode is: A*(B:0x11d).
DSP Report: operator mul_ln1118_36_fu_1144_p2 is absorbed into DSP mul_ln1118_36_fu_1144_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_1158_p2, operation Mode is: A*(B:0x75).
DSP Report: operator mul_ln1118_168_fu_1158_p2 is absorbed into DSP mul_ln1118_168_fu_1158_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_966_p2, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator mul_ln1118_204_fu_966_p2 is absorbed into DSP mul_ln1118_204_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_1198_p2, operation Mode is: A*(B:0x6b).
DSP Report: operator mul_ln1118_230_fu_1198_p2 is absorbed into DSP mul_ln1118_230_fu_1198_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_926_p2, operation Mode is: A*(B:0x31).
DSP Report: operator mul_ln1118_66_fu_926_p2 is absorbed into DSP mul_ln1118_66_fu_926_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1156_p2, operation Mode is: A*(B:0x9a).
DSP Report: operator mul_ln1118_213_fu_1156_p2 is absorbed into DSP mul_ln1118_213_fu_1156_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_1003_p2, operation Mode is: A*(B:0x5b).
DSP Report: operator mul_ln1118_22_fu_1003_p2 is absorbed into DSP mul_ln1118_22_fu_1003_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_1085_p2, operation Mode is: A*(B:0xcb).
DSP Report: operator mul_ln1118_151_fu_1085_p2 is absorbed into DSP mul_ln1118_151_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_950_p2, operation Mode is: A*(B:0xcd).
DSP Report: operator mul_ln1118_93_fu_950_p2 is absorbed into DSP mul_ln1118_93_fu_950_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_1067_p2, operation Mode is: A*(B:0x3ff2a).
DSP Report: operator mul_ln1118_185_fu_1067_p2 is absorbed into DSP mul_ln1118_185_fu_1067_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_1226_p2, operation Mode is: A*(B:0x3ff79).
DSP Report: operator mul_ln1118_223_fu_1226_p2 is absorbed into DSP mul_ln1118_223_fu_1226_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_1102_p2, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator mul_ln1118_37_fu_1102_p2 is absorbed into DSP mul_ln1118_37_fu_1102_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1230_p2, operation Mode is: A*(B:0x3ff89).
DSP Report: operator mul_ln1118_142_fu_1230_p2 is absorbed into DSP mul_ln1118_142_fu_1230_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_936_p2, operation Mode is: A*(B:0x3fc74).
DSP Report: operator mul_ln1118_284_fu_936_p2 is absorbed into DSP mul_ln1118_284_fu_936_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_978_p2, operation Mode is: A*(B:0xed).
DSP Report: operator mul_ln1118_75_fu_978_p2 is absorbed into DSP mul_ln1118_75_fu_978_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_1079_p2, operation Mode is: A*(B:0x106).
DSP Report: operator mul_ln1118_257_fu_1079_p2 is absorbed into DSP mul_ln1118_257_fu_1079_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_921_p2, operation Mode is: A*(B:0x3feb1).
DSP Report: operator mul_ln1118_195_fu_921_p2 is absorbed into DSP mul_ln1118_195_fu_921_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_999_p2, operation Mode is: A*(B:0x3fe97).
DSP Report: operator mul_ln1118_266_fu_999_p2 is absorbed into DSP mul_ln1118_266_fu_999_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_1091_p2, operation Mode is: A*(B:0x83).
DSP Report: operator mul_ln1118_13_fu_1091_p2 is absorbed into DSP mul_ln1118_13_fu_1091_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_1054_p2, operation Mode is: A*(B:0x3fed9).
DSP Report: operator mul_ln1118_160_fu_1054_p2 is absorbed into DSP mul_ln1118_160_fu_1054_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_962_p2, operation Mode is: A*(B:0x3fd2d).
DSP Report: operator mul_ln1118_118_fu_962_p2 is absorbed into DSP mul_ln1118_118_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_1197_p2, operation Mode is: A*(B:0x3fc25).
DSP Report: operator mul_ln1118_177_fu_1197_p2 is absorbed into DSP mul_ln1118_177_fu_1197_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_1159_p2, operation Mode is: A*(B:0x1e1).
DSP Report: operator mul_ln1118_84_fu_1159_p2 is absorbed into DSP mul_ln1118_84_fu_1159_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1211_p2, operation Mode is: A*(B:0x3fd89).
DSP Report: operator mul_ln1118_47_fu_1211_p2 is absorbed into DSP mul_ln1118_47_fu_1211_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1095_p2, operation Mode is: A*(B:0x3fd7f).
DSP Report: operator mul_ln1118_108_fu_1095_p2 is absorbed into DSP mul_ln1118_108_fu_1095_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_1023_p2, operation Mode is: A*(B:0x3fd53).
DSP Report: operator mul_ln1118_126_fu_1023_p2 is absorbed into DSP mul_ln1118_126_fu_1023_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_925_p2, operation Mode is: A*(B:0x3fc1d).
DSP Report: operator mul_ln1118_249_fu_925_p2 is absorbed into DSP mul_ln1118_249_fu_925_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1224_p2, operation Mode is: A*(B:0x3ff68).
DSP Report: operator mul_ln1118_135_fu_1224_p2 is absorbed into DSP mul_ln1118_135_fu_1224_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_1142_p2, operation Mode is: A*(B:0x3fe6d).
DSP Report: operator mul_ln1118_57_fu_1142_p2 is absorbed into DSP mul_ln1118_57_fu_1142_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_933_p2, operation Mode is: A*(B:0x86).
DSP Report: operator mul_ln1118_250_fu_933_p2 is absorbed into DSP mul_ln1118_250_fu_933_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1228_p2, operation Mode is: A*(B:0x3ff9a).
DSP Report: operator mul_ln1118_152_fu_1228_p2 is absorbed into DSP mul_ln1118_152_fu_1228_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_1221_p2, operation Mode is: A*(B:0x4a).
DSP Report: operator mul_ln1118_285_fu_1221_p2 is absorbed into DSP mul_ln1118_285_fu_1221_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_981_p2, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_ln1118_127_fu_981_p2 is absorbed into DSP mul_ln1118_127_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_1010_p2, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator mul_ln1118_38_fu_1010_p2 is absorbed into DSP mul_ln1118_38_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_975_p2, operation Mode is: A*(B:0xe2).
DSP Report: operator mul_ln1118_214_fu_975_p2 is absorbed into DSP mul_ln1118_214_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_1080_p2, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator mul_ln1118_48_fu_1080_p2 is absorbed into DSP mul_ln1118_48_fu_1080_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_1199_p2, operation Mode is: A*(B:0x3ff15).
DSP Report: operator mul_ln1118_231_fu_1199_p2 is absorbed into DSP mul_ln1118_231_fu_1199_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_1188_p2, operation Mode is: A*(B:0x1d0).
DSP Report: operator mul_ln1118_267_fu_1188_p2 is absorbed into DSP mul_ln1118_267_fu_1188_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1046_p2, operation Mode is: A*(B:0x26d).
DSP Report: operator mul_ln1118_276_fu_1046_p2 is absorbed into DSP mul_ln1118_276_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1037_p2, operation Mode is: A*(B:0x8d).
DSP Report: operator mul_ln1118_258_fu_1037_p2 is absorbed into DSP mul_ln1118_258_fu_1037_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_929_p2, operation Mode is: A*(B:0x3fcc6).
DSP Report: operator mul_ln1118_196_fu_929_p2 is absorbed into DSP mul_ln1118_196_fu_929_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1217_p2, operation Mode is: A*(B:0x3fcbf).
DSP Report: operator mul_ln1118_178_fu_1217_p2 is absorbed into DSP mul_ln1118_178_fu_1217_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1013_p2, operation Mode is: A*(B:0x3fe8b).
DSP Report: operator mul_ln1118_205_fu_1013_p2 is absorbed into DSP mul_ln1118_205_fu_1013_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_1090_p2, operation Mode is: A*(B:0x33e).
DSP Report: operator mul_ln1118_161_fu_1090_p2 is absorbed into DSP mul_ln1118_161_fu_1090_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1043_p2, operation Mode is: A*(B:0x3fdae).
DSP Report: operator mul_ln1118_136_fu_1043_p2 is absorbed into DSP mul_ln1118_136_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_1116_p2, operation Mode is: A*(B:0x3fec4).
DSP Report: operator mul_ln1118_169_fu_1116_p2 is absorbed into DSP mul_ln1118_169_fu_1116_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_1153_p2, operation Mode is: A*(B:0x138).
DSP Report: operator mul_ln1118_186_fu_1153_p2 is absorbed into DSP mul_ln1118_186_fu_1153_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_947_p2, operation Mode is: A*(B:0x187).
DSP Report: operator mul_ln1118_109_fu_947_p2 is absorbed into DSP mul_ln1118_109_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_1044_p2, operation Mode is: A*(B:0x3fe3b).
DSP Report: operator mul_ln1118_76_fu_1044_p2 is absorbed into DSP mul_ln1118_76_fu_1044_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_963_p2, operation Mode is: A*(B:0x3fed9).
DSP Report: operator mul_ln1118_119_fu_963_p2 is absorbed into DSP mul_ln1118_119_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_987_p2, operation Mode is: A*(B:0x3fd42).
DSP Report: operator mul_ln1118_29_fu_987_p2 is absorbed into DSP mul_ln1118_29_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_1227_p2, operation Mode is: A*(B:0x3fe85).
DSP Report: operator mul_ln1118_14_fu_1227_p2 is absorbed into DSP mul_ln1118_14_fu_1227_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_1139_p2, operation Mode is: A*(B:0x219).
DSP Report: operator mul_ln1118_67_fu_1139_p2 is absorbed into DSP mul_ln1118_67_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_1132_p2, operation Mode is: A*(B:0x1d5).
DSP Report: operator mul_ln1118_101_fu_1132_p2 is absorbed into DSP mul_ln1118_101_fu_1132_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_1032_p2, operation Mode is: A*(B:0x17e).
DSP Report: operator mul_ln1118_143_fu_1032_p2 is absorbed into DSP mul_ln1118_143_fu_1032_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1093_p2, operation Mode is: A*(B:0x3fda4).
DSP Report: operator mul_ln1118_240_fu_1093_p2 is absorbed into DSP mul_ln1118_240_fu_1093_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_1004_p2, operation Mode is: A*(B:0x3fecf).
DSP Report: operator mul_ln1118_23_fu_1004_p2 is absorbed into DSP mul_ln1118_23_fu_1004_p2.
DSP Report: Generating DSP mul_ln1118_fu_462_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_fu_462_p2 is absorbed into DSP mul_ln1118_fu_462_p2.
DSP Report: register mul_ln1118_fu_462_p2 is absorbed into DSP mul_ln1118_fu_462_p2.
DSP Report: operator mul_ln1118_fu_462_p2 is absorbed into DSP mul_ln1118_fu_462_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_469_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_1_fu_469_p2 is absorbed into DSP mul_ln1118_1_fu_469_p2.
DSP Report: register mul_ln1118_1_fu_469_p2 is absorbed into DSP mul_ln1118_1_fu_469_p2.
DSP Report: operator mul_ln1118_1_fu_469_p2 is absorbed into DSP mul_ln1118_1_fu_469_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_463_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_2_fu_463_p2 is absorbed into DSP mul_ln1118_2_fu_463_p2.
DSP Report: register mul_ln1118_2_fu_463_p2 is absorbed into DSP mul_ln1118_2_fu_463_p2.
DSP Report: operator mul_ln1118_2_fu_463_p2 is absorbed into DSP mul_ln1118_2_fu_463_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_466_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_3_fu_466_p2 is absorbed into DSP mul_ln1118_3_fu_466_p2.
DSP Report: register mul_ln1118_3_fu_466_p2 is absorbed into DSP mul_ln1118_3_fu_466_p2.
DSP Report: operator mul_ln1118_3_fu_466_p2 is absorbed into DSP mul_ln1118_3_fu_466_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_464_p2, operation Mode is: A''*B.
DSP Report: register mul_ln1118_4_fu_464_p2 is absorbed into DSP mul_ln1118_4_fu_464_p2.
DSP Report: register mul_ln1118_4_fu_464_p2 is absorbed into DSP mul_ln1118_4_fu_464_p2.
DSP Report: operator mul_ln1118_4_fu_464_p2 is absorbed into DSP mul_ln1118_4_fu_464_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_468_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1118_5_fu_468_p2 is absorbed into DSP mul_ln1118_5_fu_468_p2.
DSP Report: operator mul_ln1118_5_fu_468_p2 is absorbed into DSP mul_ln1118_5_fu_468_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_465_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1118_6_fu_465_p2 is absorbed into DSP mul_ln1118_6_fu_465_p2.
DSP Report: operator mul_ln1118_6_fu_465_p2 is absorbed into DSP mul_ln1118_6_fu_465_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_467_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1118_7_fu_467_p2 is absorbed into DSP mul_ln1118_7_fu_467_p2.
DSP Report: operator mul_ln1118_7_fu_467_p2 is absorbed into DSP mul_ln1118_7_fu_467_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_470_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1118_8_fu_470_p2 is absorbed into DSP mul_ln1118_8_fu_470_p2.
DSP Report: operator mul_ln1118_8_fu_470_p2 is absorbed into DSP mul_ln1118_8_fu_470_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_471_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1118_9_fu_471_p2 is absorbed into DSP mul_ln1118_9_fu_471_p2.
DSP Report: operator mul_ln1118_9_fu_471_p2 is absorbed into DSP mul_ln1118_9_fu_471_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_3_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:08 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 680 ; free virtual = 16728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                           | RTL Object                                                                                                    | Depth x Width | Implemented As | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom_U/q0_reg | 1024x15       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | q0_reg                                                                                                        | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | q1_reg                                                                                                        | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | q2_reg                                                                                                        | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | q3_reg                                                                                                        | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | q4_reg                                                                                                        | 1024x17       | Block RAM      | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom_U/q0_reg | 1024x15       | Block RAM      | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myproject   | layer2_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x197)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x11e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x35a)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x45d)   | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x1ee)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0xa4)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3feed) | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3eb)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3a)    | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x3fd55)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fc6a) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x343)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x367)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0xf3)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x3fd71)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x3fd0c)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x2e4)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fdab) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x34a)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fae2) | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0xd0)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fc85) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x23e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x38f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x3faee)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x2d7)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x1c5)   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fc32) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x38b)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x536)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3ff22) | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x276)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x18b)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0     | A*(B:0x87)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffda)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffcd)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x15)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffe3)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3d)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x25)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x6a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x5a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x6b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xd5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xeb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x4f)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff8c)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffb5)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x8b)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff28)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x511)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1de)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x176)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feb2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xdb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x10c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x198)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x2c4)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x14a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x24b)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe55)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x24e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fede)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1f1)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff26)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feba)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa2)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd3)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffb6)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xe5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff4a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff96)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x74)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffe9)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x13)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd6)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd5)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffcd)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xb0)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff31)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff75)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff75)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feb1)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x328)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe98)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff3f)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x4fa)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x197)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x123)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fea4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x333)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feee)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fead)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x178)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fefa)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x8a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe9a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x54)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff41)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xce)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff07)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x8d)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xef)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff5f)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xd7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff27)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x67)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa8)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xc6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff1d)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x28f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdc2)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x141)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1d8)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe2f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x329)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x191)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe5a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fde6)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x18b)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fc94)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe4f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fecb)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x236)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fb45)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff43)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe89)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x26)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd3)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffda)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1a)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x52)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa4)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff67)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff68)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff06)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xd2)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xb4)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffc3)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed5)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xa7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x19b)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x185)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x20b)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fbc2)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1a5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1a6)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x338)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x2e6)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x11e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fde7)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd4b)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe4e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd39)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x9a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd40)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffcd)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x29)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x69)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd6)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x6a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xc6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff9d)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xb9)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x85)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff2b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff41)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa3)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1ce)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xa7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed1)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe94)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feeb)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdc6)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x112)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x2fc)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe5e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1c5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdeb)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe76)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1a7)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdd1)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x12e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd0f)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x24c)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff6c)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x12f)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffcc)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd3)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x52)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa6)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffaf)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff74)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff18)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff7b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffa8)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff9b)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe37)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x182)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fcc4)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x173)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feb6)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe3d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fcb5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x137)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x13c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdcc)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed6)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd2f)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x179)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x26a)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe1c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x371)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xf6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x25f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3d)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3a)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd4)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x17)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x35)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ffd9)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff96)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x4b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff19)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff66)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xd7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff6e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff86)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff86)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fef3)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe65)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe82)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x346)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fedd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x10e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feba)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fc98)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x222)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x173)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x16c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fda7)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd51)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x142)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fef2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x367)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xa3)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1a3)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x6d)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff94)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff9e)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff8c)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3b)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xa2)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xa9)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff1c)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff18)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xed)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xe7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xbe)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3ff3e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x6c)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdb7)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xbf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed7)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1d1)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdc6)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3feaf)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x18a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1e5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fed4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fdbe)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1b5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x159)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x1b4)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x151)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fd8f)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x27c)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0xf1)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0        | A*(B:0x3fe0c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffed)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffe3)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xd0)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffb4)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x77)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x153)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x22a)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x13e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffad)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x66)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x241)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fddf)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc49)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fa40)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x11d)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe79)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd3c)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1e4)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feb1)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe28)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe1b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fee9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x106)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1aa)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc2d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe88)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fef4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x13)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x17)      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff4b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff5c)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff71)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff0a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x4d)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffd7)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffd5)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe96)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x15c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x89)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdd2)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x28d)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1b1)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x312)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1da)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x260)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fecc)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x14f)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe53)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fccc)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2a7)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feca)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff1e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x11c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff25)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffba)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffd9)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff12)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff5b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xbf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xa2)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe6e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xbf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xe1)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x52)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd94)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd59)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe5f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe5a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd5b)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x10c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x37f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1c2)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feaa)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe24)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fef2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x164)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fde2)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdb5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x151)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdfb)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1c2)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff8a)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffce)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff59)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xc9)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff4e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xdc)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff4a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xbe)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x4d)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x4d)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feaa)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdaf)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe22)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd70)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe8d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fedd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x146)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcc9)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x182)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3febf)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2e2)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x162)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe82)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe27)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1b8)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff77)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fccf)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffc7)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffc5)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffd2)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff0f)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff73)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x98)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fef9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc3d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x212)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xc4)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff93)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x145)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x182)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x194)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd8c)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2bb)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fca3)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fda0)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fed5)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc6b)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc5d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe19)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe5e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd24)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fddf)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x27b)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe37)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2bd)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x5b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff99)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffe6)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x37)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff43)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff18)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x75)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xb1)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff25)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xe7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xba)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff92)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1bb)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe7e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe14)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x25f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe68)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x113)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe72)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x17a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd08)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe55)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2f2)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcf5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe86)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x8a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3a0)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x73)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff65)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff2b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x6b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x57)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xa7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xcb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xcf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feec)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fef2)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe6b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff05)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xf6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x105)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fa2d)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x274)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdba)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd17)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3f8bb)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x27f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc0c)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x197)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2c5)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcab)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdd1)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3a2)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe93)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe5f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fbaf)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd9a)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff9f)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffcd)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x43)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x49)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff4a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xec)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x8e)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff8e)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x74)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x256)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fac0)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xa5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe14)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x133)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x12e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdeb)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe67)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcf3)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x156)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ca)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x195)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe5b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x2b9)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc86)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xab)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x11d)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x75)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffa5)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x6b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x31)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x9a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x5b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xcb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xcd)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff2a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff79)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffb6)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff89)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc74)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xed)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x106)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3feb1)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe97)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x83)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fed9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd2d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc25)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1e1)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd89)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd7f)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd53)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fc1d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff68)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe6d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x86)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff9a)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x4a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffe7)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ffd9)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0xe2)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff6e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3ff15)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1d0)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x26d)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x8d)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcc6)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fcbf)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe8b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x33e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fdae)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fec4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x138)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x187)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe3b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fed9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fd42)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fe85)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x219)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x1d5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x17e)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fda4)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       | A*(B:0x3fecf)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A''*B           | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A''*B           | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A''*B           | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A''*B           | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A''*B           | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A2*B            | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A2*B            | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A2*B            | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A2*B            | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A2*B            | 18     | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 660 ; free virtual = 16716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myproject   | layer2_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 675 ; free virtual = 16732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:25 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 414 ; free virtual = 16577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:26 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 409 ; free virtual = 16586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:30 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 501 ; free virtual = 16595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:30 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 494 ; free virtual = 16595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 487 ; free virtual = 16589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 480 ; free virtual = 16582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[25] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1204|
|3     |DSP48E2         |    89|
|4     |DSP_ALU         |   476|
|5     |DSP_A_B_DATA    |   476|
|6     |DSP_C_DATA      |   476|
|7     |DSP_MULTIPLIER  |   476|
|8     |DSP_M_DATA      |   476|
|9     |DSP_OUTPUT      |   476|
|10    |DSP_PREADD      |   476|
|11    |DSP_PREADD_DATA |   476|
|12    |LUT1            |   332|
|13    |LUT2            |  3801|
|14    |LUT3            |  5026|
|15    |LUT4            |  5475|
|16    |LUT5            |  1413|
|17    |LUT6            |  2515|
|18    |MUXF7           |   320|
|19    |MUXF8           |    64|
|20    |RAMB18E2        |    12|
|21    |SRL16E          |   640|
|22    |SRLC32E         |   352|
|23    |FDRE            |  4101|
|24    |FDSE            |   228|
|25    |IBUF            |    30|
|26    |OBUF            |   174|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                          |Module                                                                                                                                                                                                                                                                      |Cells |
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                               |                                                                                                                                                                                                                                                                            | 29585|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                            |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s                                                                                                                                                                                                         |  1349|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145              |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s                                                                                                                                                                                                       |  1236|
|4     |      call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_156                   |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                                                                                                                                                                                                                    |    65|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                                                                                                            |    32|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core__1                                                                                                                                                                                    |    32|
|7     |        line_buffer_Array_V_1282_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_158                                                                                                                                                                                        |    33|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                                                                                                                       |    32|
|9     |      call_ret_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_fu_143           |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0                                                                                                                                                                                                           |   634|
|10    |        mul_ln1118_315_fu_227_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__71   |     8|
|11    |        mul_ln1118_316_fu_221_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__55   |     8|
|12    |        mul_ln1118_317_fu_219_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__78   |     8|
|13    |        mul_ln1118_318_fu_225_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__101  |     8|
|14    |    regslice_both_data_V_data_V_U                                                                 |regslice_both_155                                                                                                                                                                                                                                                           |    60|
|15    |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_156                                                                                                                                                                                                                                                     |    35|
|16    |      obuf_inst                                                                                   |xil_defaultlib_obuf_157                                                                                                                                                                                                                                                     |    25|
|17    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                            |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s                                                                                                                                                                                                         |  6784|
|18    |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305              |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s                                                                                                                                                                                                       |  6756|
|19    |      call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323                   |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s                                                                                                                                                                                                                    |   460|
|20    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA                                                                                                                                                                                            |    32|
|21    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__1                                                                                                                                                                                    |    32|
|22    |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_148                                                                                                                                                                                        |    66|
|23    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__3                                                                                                                                                                                    |    32|
|24    |        line_buffer_Array_V_1_0_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_149                                                                                                                                                                                        |    32|
|25    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__5                                                                                                                                                                                    |    32|
|26    |        line_buffer_Array_V_1_0_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_150                                                                                                                                                                                        |    32|
|27    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__7                                                                                                                                                                                    |    32|
|28    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_151                                                                                                                                                                                        |    56|
|29    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__2                                                                                                                                                                                    |    32|
|30    |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_152                                                                                                                                                                                        |    32|
|31    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__4                                                                                                                                                                                    |    32|
|32    |        line_buffer_Array_V_1_1_2_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_153                                                                                                                                                                                        |    77|
|33    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core__6                                                                                                                                                                                    |    32|
|34    |        line_buffer_Array_V_1_1_3_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_154                                                                                                                                                                                        |   133|
|35    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA_core                                                                                                                                                                                       |    32|
|36    |      call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283              |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0                                                                                                                                                                                                              |  4578|
|37    |        mul_ln1118_379_fu_1047_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__17   |     8|
|38    |        mul_ln1118_400_fu_1118_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__107                                                                                       |     8|
|39    |        mul_ln1118_327_fu_1006_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__278                                                                                       |     8|
|40    |        mul_ln1118_306_fu_1105_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__2    |     8|
|41    |        mul_ln1118_467_fu_927_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__51   |     8|
|42    |        mul_ln1118_453_fu_1153_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__25   |     8|
|43    |        mul_ln1118_473_fu_1133_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__117  |     8|
|44    |        mul_ln1118_387_fu_1097_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__77   |     8|
|45    |        mul_ln1118_502_fu_916_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__22   |     8|
|46    |        mul_ln1118_459_fu_1017_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__93   |     8|
|47    |        mul_ln1118_292_fu_911_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__66   |     8|
|48    |        mul_ln1118_299_fu_1094_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__67   |     8|
|49    |        mul_ln1118_530_fu_1122_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__222                                                                                       |     8|
|50    |        mul_ln1118_393_fu_978_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__313                                                                                       |     8|
|51    |        mul_ln1118_523_fu_1013_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__275                                                                                       |     8|
|52    |        mul_ln1118_509_fu_1014_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__121                                                                                       |     8|
|53    |        mul_ln1118_480_fu_983_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__26   |     8|
|54    |        mul_ln1118_516_fu_872_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__150                                                                                       |     8|
|55    |        mul_ln1118_321_fu_1030_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__170                                                                                       |     8|
|56    |        mul_ln1118_372_fu_1152_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__87   |     8|
|57    |        mul_ln1118_415_fu_955_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__118                                                                                       |     8|
|58    |        mul_ln1118_314_fu_1120_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__187                                                                                       |     8|
|59    |        mul_ln1118_364_fu_1059_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__19   |     8|
|60    |        mul_ln1118_407_fu_1080_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__164                                                                                       |     8|
|61    |        mul_ln1118_495_fu_1070_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__107  |     8|
|62    |        mul_ln1118_488_fu_1136_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__52   |     8|
|63    |        mul_ln1118_517_fu_1099_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__357                                                                                       |     8|
|64    |        mul_ln1118_307_fu_1137_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__18   |     8|
|65    |        mul_ln1118_474_fu_1046_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__81   |     8|
|66    |        mul_ln1118_531_fu_1123_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__260                                                                                       |     8|
|67    |        mul_ln1118_fu_1150_p2                                                                     |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__31   |     8|
|68    |        mul_ln1118_460_fu_1018_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__35   |     8|
|69    |        mul_ln1118_503_fu_1061_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__11   |     8|
|70    |        mul_ln1118_481_fu_954_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__32   |     8|
|71    |        mul_ln1118_335_fu_1146_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__355                                                                                       |     8|
|72    |        mul_ln1118_388_fu_995_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__65   |     8|
|73    |        mul_ln1118_365_fu_1135_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__103  |     8|
|74    |        mul_ln1118_416_fu_1069_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__254                                                                                       |     8|
|75    |        mul_ln1118_300_fu_1102_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__16   |     8|
|76    |        mul_ln1118_510_fu_898_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__317                                                                                       |     8|
|77    |        mul_ln1118_524_fu_1050_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__83                                                                                        |     8|
|78    |        mul_ln1118_328_fu_875_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__110                                                                                       |     8|
|79    |        mul_ln1118_408_fu_1019_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__325                                                                                       |     8|
|80    |        mul_ln1118_380_fu_1098_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__34   |     8|
|81    |        mul_ln1118_401_fu_1112_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__350                                                                                       |     8|
|82    |        mul_ln1118_322_fu_1031_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__287                                                                                       |     8|
|83    |        mul_ln1118_293_fu_1056_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__60   |     8|
|84    |        mul_ln1118_373_fu_912_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__38   |     8|
|85    |        mul_ln1118_394_fu_941_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__211                                                                                       |     8|
|86    |        mul_ln1118_489_fu_992_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__85   |     8|
|87    |        mul_ln1118_496_fu_1071_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__110  |     8|
|88    |        mul_ln1118_315_fu_1114_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__172                                                                                       |     8|
|89    |        mul_ln1118_475_fu_1036_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__23   |     8|
|90    |        mul_ln1118_511_fu_1003_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__13                                                                                        |     8|
|91    |        mul_ln1118_532_fu_1124_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__274                                                                                       |     8|
|92    |        mul_ln1118_402_fu_1075_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__155                                                                                       |     8|
|93    |        mul_ln1118_482_fu_1072_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__82   |     8|
|94    |        mul_ln1118_366_fu_935_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__108  |     8|
|95    |        mul_ln1118_395_fu_1021_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__77                                                                                        |     8|
|96    |        mul_ln1118_329_fu_932_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__205                                                                                       |     8|
|97    |        mul_ln1118_336_fu_1147_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__92                                                                                        |     8|
|98    |        mul_ln1118_308_fu_874_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__46   |     8|
|99    |        mul_ln1118_504_fu_1156_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__56   |     8|
|100   |        mul_ln1118_525_fu_1082_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__341                                                                                       |     8|
|101   |        mul_ln1118_490_fu_886_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__113  |     8|
|102   |        mul_ln1118_497_fu_1134_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__115  |     8|
|103   |        mul_ln1118_518_fu_926_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__111                                                                                       |     8|
|104   |        mul_ln1118_417_fu_1101_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__16                                                                                        |     8|
|105   |        mul_ln1118_374_fu_913_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__86   |     8|
|106   |        mul_ln1118_409_fu_910_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__218                                                                                       |     8|
|107   |        mul_ln1118_323_fu_1032_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__248                                                                                       |     8|
|108   |        mul_ln1118_294_fu_950_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__61   |     8|
|109   |        mul_ln1118_381_fu_1155_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__39   |     8|
|110   |        mul_ln1118_316_fu_1096_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__3                                                                                         |     8|
|111   |        mul_ln1118_491_fu_987_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__1    |     8|
|112   |        mul_ln1118_526_fu_882_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__221                                                                                       |     8|
|113   |        mul_ln1118_367_fu_1086_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__20   |     8|
|114   |        mul_ln1118_389_fu_900_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__102  |     8|
|115   |        mul_ln1118_418_fu_1026_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__234                                                                                       |     8|
|116   |        mul_ln1118_396_fu_1139_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__332                                                                                       |     8|
|117   |        mul_ln1118_462_fu_1106_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__14   |     8|
|118   |        mul_ln1118_382_fu_1085_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__58   |     8|
|119   |        mul_ln1118_519_fu_1009_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__134                                                                                       |     8|
|120   |        mul_ln1118_483_fu_1128_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__63   |     8|
|121   |        mul_ln1118_512_fu_1158_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__94                                                                                        |     8|
|122   |        mul_ln1118_455_fu_885_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__24   |     8|
|123   |        mul_ln1118_403_fu_1038_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__330                                                                                       |     8|
|124   |        mul_ln1118_468_fu_934_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__43   |     8|
|125   |        mul_ln1118_498_fu_1073_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__74   |     8|
|126   |        mul_ln1118_330_fu_895_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__202                                                                                       |     8|
|127   |        mul_ln1118_302_fu_973_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__116  |     8|
|128   |        mul_ln1118_287_fu_1035_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__59   |     8|
|129   |        mul_ln1118_309_fu_1088_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__50   |     8|
|130   |        mul_ln1118_337_fu_873_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__166                                                                                       |     8|
|131   |        mul_ln1118_410_fu_1138_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__282                                                                                       |     8|
|132   |        mul_ln1118_295_fu_1090_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__6    |     8|
|133   |        mul_ln1118_520_fu_1010_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__351                                                                                       |     8|
|134   |        mul_ln1118_397_fu_1154_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__81                                                                                        |     8|
|135   |        mul_ln1118_499_fu_958_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel       |     8|
|136   |        mul_ln1118_411_fu_1043_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__312                                                                                       |     8|
|137   |        mul_ln1118_368_fu_1093_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__37   |     8|
|138   |        mul_ln1118_338_fu_1149_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__348                                                                                       |     8|
|139   |        mul_ln1118_317_fu_940_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__143                                                                                       |     8|
|140   |        mul_ln1118_383_fu_907_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__69   |     8|
|141   |        mul_ln1118_505_fu_981_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__111  |     8|
|142   |        mul_ln1118_533_fu_905_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__62                                                                                        |     8|
|143   |        mul_ln1118_288_fu_1039_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__89   |     8|
|144   |        mul_ln1118_484_fu_1074_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__53   |     8|
|145   |        mul_ln1118_527_fu_939_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__321                                                                                       |     8|
|146   |        mul_ln1118_469_fu_1129_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__80   |     8|
|147   |        mul_ln1118_476_fu_974_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__99   |     8|
|148   |        mul_ln1118_492_fu_1063_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__28   |     8|
|149   |        mul_ln1118_375_fu_929_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__70   |     8|
|150   |        mul_ln1118_419_fu_1077_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__130                                                                                       |     8|
|151   |        mul_ln1118_303_fu_1103_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__13   |     8|
|152   |        mul_ln1118_404_fu_976_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__309                                                                                       |     8|
|153   |        mul_ln1118_463_fu_937_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__91   |     8|
|154   |        mul_ln1118_331_fu_1040_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__285                                                                                       |     8|
|155   |        mul_ln1118_310_fu_1089_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__3    |     8|
|156   |        mul_ln1118_384_fu_908_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__42   |     8|
|157   |        mul_ln1118_485_fu_979_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__92   |     8|
|158   |        mul_ln1118_521_fu_956_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__147                                                                                       |     8|
|159   |        mul_ln1118_318_fu_1066_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__270                                                                                       |     8|
|160   |        mul_ln1118_369_fu_1125_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__112  |     8|
|161   |        mul_ln1118_456_fu_942_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__48   |     8|
|162   |        mul_ln1118_500_fu_990_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__114  |     8|
|163   |        mul_ln1118_477_fu_1119_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__88   |     8|
|164   |        mul_ln1118_464_fu_969_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__7    |     8|
|165   |        mul_ln1118_528_fu_1084_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__251                                                                                       |     8|
|166   |        mul_ln1118_534_fu_1126_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__181                                                                                       |     8|
|167   |        mul_ln1118_470_fu_1130_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__33   |     8|
|168   |        mul_ln1118_513_fu_1052_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__146                                                                                       |     8|
|169   |        mul_ln1118_412_fu_1140_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__103                                                                                       |     8|
|170   |        mul_ln1118_506_fu_1011_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__104  |     8|
|171   |        mul_ln1118_390_fu_1045_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__73   |     8|
|172   |        mul_ln1118_398_fu_1141_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__91                                                                                        |     8|
|173   |        mul_ln1118_324_fu_923_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__302                                                                                       |     8|
|174   |        mul_ln1118_289_fu_1110_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__98   |     8|
|175   |        mul_ln1118_332_fu_890_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__108                                                                                       |     8|
|176   |        mul_ln1118_376_fu_1064_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__49   |     8|
|177   |        mul_ln1118_311_fu_915_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__41   |     8|
|178   |        mul_ln1118_325_fu_917_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__231                                                                                       |     8|
|179   |        mul_ln1118_312_fu_1091_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__83   |     8|
|180   |        mul_ln1118_471_fu_1131_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__96   |     8|
|181   |        mul_ln1118_486_fu_959_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__75   |     8|
|182   |        mul_ln1118_304_fu_997_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__100  |     8|
|183   |        mul_ln1118_319_fu_897_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__138                                                                                       |     8|
|184   |        mul_ln1118_290_fu_891_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__29   |     8|
|185   |        mul_ln1118_339_fu_986_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__272                                                                                       |     8|
|186   |        mul_ln1118_493_fu_1068_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__54   |     8|
|187   |        mul_ln1118_370_fu_906_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__10   |     8|
|188   |        mul_ln1118_478_fu_925_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__95   |     8|
|189   |        mul_ln1118_514_fu_946_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__216                                                                                       |     8|
|190   |        mul_ln1118_535_fu_1127_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__44                                                                                        |     8|
|191   |        mul_ln1118_465_fu_951_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__44   |     8|
|192   |        mul_ln1118_507_fu_957_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__79   |     8|
|193   |        mul_ln1118_457_fu_1132_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__5    |     8|
|194   |        mul_ln1118_413_fu_1117_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__300                                                                                       |     8|
|195   |        mul_ln1118_420_fu_1023_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__97                                                                                        |     8|
|196   |        mul_ln1118_385_fu_971_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__47   |     8|
|197   |        mul_ln1118_405_fu_1033_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__299                                                                                       |     8|
|198   |        mul_ln1118_333_fu_966_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__52                                                                                        |     8|
|199   |        mul_ln1118_377_fu_933_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__62   |     8|
|200   |        mul_ln1118_391_fu_889_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__72   |     8|
|201   |        mul_ln1118_297_fu_975_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__21   |     8|
|202   |        mul_ln1118_458_fu_961_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__57   |     8|
|203   |        mul_ln1118_406_fu_1109_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__5                                                                                         |     8|
|204   |        mul_ln1118_501_fu_953_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__4    |     8|
|205   |        mul_ln1118_326_fu_1042_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__175                                                                                       |     8|
|206   |        mul_ln1118_494_fu_952_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__97   |     8|
|207   |        mul_ln1118_508_fu_896_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__76   |     8|
|208   |        mul_ln1118_466_fu_1008_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__12   |     8|
|209   |        mul_ln1118_479_fu_1001_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__64   |     8|
|210   |        mul_ln1118_386_fu_1027_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__106  |     8|
|211   |        mul_ln1118_340_fu_930_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__168                                                                                       |     8|
|212   |        mul_ln1118_472_fu_960_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__27   |     8|
|213   |        mul_ln1118_291_fu_948_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__40   |     8|
|214   |        mul_ln1118_529_fu_1041_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__127                                                                                       |     8|
|215   |        mul_ln1118_334_fu_1028_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__37                                                                                        |     8|
|216   |        mul_ln1118_487_fu_1060_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__90   |     8|
|217   |        mul_ln1118_522_fu_1012_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__356                                                                                       |     8|
|218   |        mul_ln1118_421_fu_962_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__230                                                                                       |     8|
|219   |        mul_ln1118_399_fu_1025_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__132                                                                                       |     8|
|220   |        mul_ln1118_515_fu_909_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__65                                                                                        |     8|
|221   |        mul_ln1118_371_fu_1087_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__105  |     8|
|222   |        mul_ln1118_392_fu_877_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__68   |     8|
|223   |        mul_ln1118_313_fu_1092_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__15   |     8|
|224   |        mul_ln1118_298_fu_921_p2                                                                  |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__94   |     8|
|225   |        mul_ln1118_320_fu_1111_p2                                                                 |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__183                                                                                       |     8|
|226   |        mul_ln1118_414_fu_943_p2                                                                  |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__113                                                                                       |     8|
|227   |        mul_ln1118_378_fu_1015_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__30   |     8|
|228   |        mul_ln1118_305_fu_1054_p2                                                                 |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__9    |     8|
|229   |  dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                                |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s                                                                                                                                                                                                             |  7376|
|230   |    call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497               |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                                                                                                                                                                                                             |  5631|
|231   |      mul_ln1118_49_fu_1038_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__56                                                                                        |     8|
|232   |      mul_ln1118_85_fu_1191_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__66                                                                                        |     8|
|233   |      mul_ln1118_94_fu_1136_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__105                                                                                       |     8|
|234   |      mul_ln1118_77_fu_1077_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__11                                                                                        |     8|
|235   |      mul_ln1118_137_fu_1040_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__90                                                                                        |     8|
|236   |      mul_ln1118_268_fu_1057_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__18                                                                                        |     8|
|237   |      mul_ln1118_241_fu_915_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__200                                                                                       |     8|
|238   |      mul_ln1118_277_fu_1124_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__139                                                                                       |     8|
|239   |      mul_ln1118_fu_1062_p2                                                                       |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__76                                                                                        |     8|
|240   |      mul_ln1118_197_fu_930_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__63                                                                                        |     8|
|241   |      mul_ln1118_215_fu_944_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__335                                                                                       |     8|
|242   |      mul_ln1118_187_fu_1058_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__17                                                                                        |     8|
|243   |      mul_ln1118_232_fu_948_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__219                                                                                       |     8|
|244   |      mul_ln1118_170_fu_935_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__250                                                                                       |     8|
|245   |      mul_ln1118_144_fu_956_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__294                                                                                       |     8|
|246   |      mul_ln1118_179_fu_997_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__2                                                                                         |     8|
|247   |      mul_ln1118_206_fu_1021_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__328                                                                                       |     8|
|248   |      mul_ln1118_110_fu_1016_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__347                                                                                       |     8|
|249   |      mul_ln1118_68_fu_1148_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__117                                                                                       |     8|
|250   |      mul_ln1118_128_fu_1195_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__47                                                                                        |     8|
|251   |      mul_ln1118_39_fu_1018_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__247                                                                                       |     8|
|252   |      mul_ln1118_15_fu_1146_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__240                                                                                       |     8|
|253   |      mul_ln1118_58_fu_1100_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__255                                                                                       |     8|
|254   |      mul_ln1118_102_fu_1012_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__297                                                                                       |     8|
|255   |      mul_ln1118_153_fu_1223_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__36                                                                                        |     8|
|256   |      mul_ln1118_251_fu_992_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__12                                                                                        |     8|
|257   |      mul_ln1118_24_fu_1069_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__198                                                                                       |     8|
|258   |      mul_ln1118_207_fu_1112_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__286                                                                                       |     8|
|259   |      mul_ln1118_50_fu_1135_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__26                                                                                        |     8|
|260   |      mul_ln1118_269_fu_1104_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__326                                                                                       |     8|
|261   |      mul_ln1118_145_fu_912_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__50                                                                                        |     8|
|262   |      mul_ln1118_30_fu_1134_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__323                                                                                       |     8|
|263   |      mul_ln1118_233_fu_938_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__162                                                                                       |     8|
|264   |      mul_ln1118_103_fu_970_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__114                                                                                       |     8|
|265   |      mul_ln1118_180_fu_1083_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__194                                                                                       |     8|
|266   |      mul_ln1118_59_fu_1147_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__22                                                                                        |     8|
|267   |      mul_ln1118_278_fu_1166_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__123                                                                                       |     8|
|268   |      mul_ln1118_252_fu_919_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__306                                                                                       |     8|
|269   |      mul_ln1118_16_fu_965_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__236                                                                                       |     8|
|270   |      mul_ln1118_216_fu_1180_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__329                                                                                       |     8|
|271   |      mul_ln1118_188_fu_924_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__233                                                                                       |     8|
|272   |      mul_ln1118_242_fu_1005_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__67                                                                                        |     8|
|273   |      mul_ln1118_259_fu_995_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__192                                                                                       |     8|
|274   |      mul_ln1118_129_fu_1071_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__74                                                                                        |     8|
|275   |      mul_ln1118_111_fu_1171_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__244                                                                                       |     8|
|276   |      mul_ln1118_154_fu_1151_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__24                                                                                        |     8|
|277   |      mul_ln1118_40_fu_976_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__104                                                                                       |     8|
|278   |      mul_ln1118_10_fu_1063_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__215                                                                                       |     8|
|279   |      mul_ln1118_86_fu_982_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__307                                                                                       |     8|
|280   |      mul_ln1118_120_fu_1121_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__262                                                                                       |     8|
|281   |      mul_ln1118_198_fu_1106_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__343                                                                                       |     8|
|282   |      mul_ln1118_78_fu_988_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__304                                                                                       |     8|
|283   |      mul_ln1118_25_fu_1027_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__59                                                                                        |     8|
|284   |      mul_ln1118_260_fu_1092_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__298                                                                                       |     8|
|285   |      mul_ln1118_243_fu_940_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__153                                                                                       |     8|
|286   |      mul_ln1118_224_fu_1145_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__257                                                                                       |     8|
|287   |      mul_ln1118_155_fu_1094_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__342                                                                                       |     8|
|288   |      mul_ln1118_130_fu_1183_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__15                                                                                        |     8|
|289   |      mul_ln1118_199_fu_998_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__266                                                                                       |     8|
|290   |      mul_ln1118_41_fu_1206_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__310                                                                                       |     8|
|291   |      mul_ln1118_270_fu_1201_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__214                                                                                       |     8|
|292   |      mul_ln1118_69_fu_1117_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__128                                                                                       |     8|
|293   |      mul_ln1118_138_fu_1098_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__246                                                                                       |     8|
|294   |      mul_ln1118_121_fu_968_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__333                                                                                       |     8|
|295   |      mul_ln1118_234_fu_1115_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__204                                                                                       |     8|
|296   |      mul_ln1118_208_fu_1076_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__64                                                                                        |     8|
|297   |      mul_ln1118_253_fu_1089_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__80                                                                                        |     8|
|298   |      mul_ln1118_181_fu_1052_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__174                                                                                       |     8|
|299   |      mul_ln1118_162_fu_1163_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__96                                                                                        |     8|
|300   |      mul_ln1118_189_fu_957_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__157                                                                                       |     8|
|301   |      mul_ln1118_217_fu_1152_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__131                                                                                       |     8|
|302   |      mul_ln1118_95_fu_1200_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__228                                                                                       |     8|
|303   |      mul_ln1118_79_fu_959_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__140                                                                                       |     8|
|304   |      mul_ln1118_112_fu_1127_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__252                                                                                       |     8|
|305   |      mul_ln1118_51_fu_1073_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__120                                                                                       |     8|
|306   |      mul_ln1118_17_fu_1190_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__75                                                                                        |     8|
|307   |      mul_ln1118_60_fu_1155_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__160                                                                                       |     8|
|308   |      mul_ln1118_87_fu_1169_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__84                                                                                        |     8|
|309   |      mul_ln1118_171_fu_932_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__320                                                                                       |     8|
|310   |      mul_ln1118_279_fu_1035_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__41                                                                                        |     8|
|311   |      mul_ln1118_31_fu_1072_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__158                                                                                       |     8|
|312   |      mul_ln1118_244_fu_941_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__31                                                                                        |     8|
|313   |      mul_ln1118_225_fu_1192_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__116                                                                                       |     8|
|314   |      mul_ln1118_280_fu_993_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__352                                                                                       |     8|
|315   |      mul_ln1118_146_fu_1202_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__165                                                                                       |     8|
|316   |      mul_ln1118_52_fu_1179_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__339                                                                                       |     8|
|317   |      mul_ln1118_32_fu_986_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__78                                                                                        |     8|
|318   |      mul_ln1118_139_fu_917_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__30                                                                                        |     8|
|319   |      mul_ln1118_190_fu_1203_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__173                                                                                       |     8|
|320   |      mul_ln1118_131_fu_916_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__72                                                                                        |     8|
|321   |      mul_ln1118_156_fu_1222_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__311                                                                                       |     8|
|322   |      mul_ln1118_261_fu_1050_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__161                                                                                       |     8|
|323   |      mul_ln1118_218_fu_1011_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__268                                                                                       |     8|
|324   |      mul_ln1118_271_fu_1209_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__27                                                                                        |     8|
|325   |      mul_ln1118_200_fu_1140_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__277                                                                                       |     8|
|326   |      mul_ln1118_163_fu_1164_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__245                                                                                       |     8|
|327   |      mul_ln1118_209_fu_1045_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__346                                                                                       |     8|
|328   |      mul_ln1118_235_fu_1212_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__291                                                                                       |     8|
|329   |      mul_ln1118_113_fu_918_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__265                                                                                       |     8|
|330   |      mul_ln1118_96_fu_1059_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__220                                                                                       |     8|
|331   |      mul_ln1118_122_fu_1033_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__305                                                                                       |     8|
|332   |      mul_ln1118_70_fu_1175_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__184                                                                                       |     8|
|333   |      mul_ln1118_18_fu_1055_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__345                                                                                       |     8|
|334   |      mul_ln1118_88_fu_1170_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__243                                                                                       |     8|
|335   |      mul_ln1118_104_fu_967_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__263                                                                                       |     8|
|336   |      mul_ln1118_172_fu_1218_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__137                                                                                       |     8|
|337   |      mul_ln1118_42_fu_923_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__86                                                                                        |     8|
|338   |      mul_ln1118_61_fu_974_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__141                                                                                       |     8|
|339   |      mul_ln1118_62_fu_971_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__93                                                                                        |     8|
|340   |      mul_ln1118_80_fu_1056_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__149                                                                                       |     8|
|341   |      mul_ln1118_123_fu_1149_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__126                                                                                       |     8|
|342   |      mul_ln1118_147_fu_1160_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__58                                                                                        |     8|
|343   |      mul_ln1118_43_fu_1137_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__176                                                                                       |     8|
|344   |      mul_ln1118_210_fu_1001_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__171                                                                                       |     8|
|345   |      mul_ln1118_262_fu_996_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__46                                                                                        |     8|
|346   |      mul_ln1118_236_fu_1120_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__264                                                                                       |     8|
|347   |      mul_ln1118_272_fu_1028_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__4                                                                                         |     8|
|348   |      mul_ln1118_53_fu_1075_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__322                                                                                       |     8|
|349   |      mul_ln1118_201_fu_1231_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__71                                                                                        |     8|
|350   |      mul_ln1118_219_fu_1182_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__280                                                                                       |     8|
|351   |      mul_ln1118_182_fu_1099_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__203                                                                                       |     8|
|352   |      mul_ln1118_226_fu_922_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__43                                                                                        |     8|
|353   |      mul_ln1118_164_fu_1031_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__289                                                                                       |     8|
|354   |      mul_ln1118_132_fu_1177_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__85                                                                                        |     8|
|355   |      mul_ln1118_173_fu_1167_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__242                                                                                       |     8|
|356   |      mul_ln1118_191_fu_1022_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__354                                                                                       |     8|
|357   |      mul_ln1118_105_fu_1114_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__32                                                                                        |     8|
|358   |      mul_ln1118_89_fu_1049_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__232                                                                                       |     8|
|359   |      mul_ln1118_114_fu_1165_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__340                                                                                       |     8|
|360   |      mul_ln1118_33_fu_1186_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__82                                                                                        |     8|
|361   |      mul_ln1118_19_fu_914_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__235                                                                                       |     8|
|362   |      mul_ln1118_71_fu_994_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__195                                                                                       |     8|
|363   |      mul_ln1118_97_fu_1060_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__292                                                                                       |     8|
|364   |      mul_ln1118_157_fu_1041_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__279                                                                                       |     8|
|365   |      mul_ln1118_245_fu_954_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__159                                                                                       |     8|
|366   |      mul_ln1118_26_fu_1024_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__273                                                                                       |     8|
|367   |      mul_ln1118_174_fu_1168_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__148                                                                                       |     8|
|368   |      mul_ln1118_192_fu_1030_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__261                                                                                       |     8|
|369   |      mul_ln1118_106_fu_1122_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__269                                                                                       |     8|
|370   |      mul_ln1118_54_fu_960_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__98                                                                                        |     8|
|371   |      mul_ln1118_273_fu_1074_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__106                                                                                       |     8|
|372   |      mul_ln1118_211_fu_1015_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__256                                                                                       |     8|
|373   |      mul_ln1118_11_fu_942_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__180                                                                                       |     8|
|374   |      mul_ln1118_72_fu_952_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__57                                                                                        |     8|
|375   |      mul_ln1118_44_fu_1125_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__169                                                                                       |     8|
|376   |      mul_ln1118_81_fu_1053_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__178                                                                                       |     8|
|377   |      mul_ln1118_254_fu_1181_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__19                                                                                        |     8|
|378   |      mul_ln1118_148_fu_979_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__69                                                                                        |     8|
|379   |      mul_ln1118_246_fu_1101_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__327                                                                                       |     8|
|380   |      mul_ln1118_227_fu_969_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__42                                                                                        |     8|
|381   |      mul_ln1118_202_fu_1189_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__89                                                                                        |     8|
|382   |      mul_ln1118_237_fu_1039_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__331                                                                                       |     8|
|383   |      mul_ln1118_263_fu_1176_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__79                                                                                        |     8|
|384   |      mul_ln1118_158_fu_1138_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__182                                                                                       |     8|
|385   |      mul_ln1118_133_fu_972_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__87                                                                                        |     8|
|386   |      mul_ln1118_165_fu_1154_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__109                                                                                       |     8|
|387   |      mul_ln1118_98_fu_1108_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__54                                                                                        |     8|
|388   |      mul_ln1118_34_fu_1178_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__301                                                                                       |     8|
|389   |      mul_ln1118_115_fu_1184_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__33                                                                                        |     8|
|390   |      mul_ln1118_140_fu_1081_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__338                                                                                       |     8|
|391   |      mul_ln1118_220_fu_939_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__249                                                                                       |     8|
|392   |      mul_ln1118_63_fu_1078_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__349                                                                                       |     8|
|393   |      mul_ln1118_90_fu_928_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel                                                                                            |     8|
|394   |      mul_ln1118_238_fu_1086_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__21                                                                                        |     8|
|395   |      mul_ln1118_212_fu_1070_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__136                                                                                       |     8|
|396   |      mul_ln1118_247_fu_920_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__208                                                                                       |     8|
|397   |      mul_ln1118_82_fu_1111_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__152                                                                                       |     8|
|398   |      mul_ln1118_228_fu_1088_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__319                                                                                       |     8|
|399   |      mul_ln1118_91_fu_1123_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__344                                                                                       |     8|
|400   |      mul_ln1118_12_fu_1133_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__284                                                                                       |     8|
|401   |      mul_ln1118_116_fu_953_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__156                                                                                       |     8|
|402   |      mul_ln1118_274_fu_1143_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__271                                                                                       |     8|
|403   |      mul_ln1118_255_fu_1002_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__281                                                                                       |     8|
|404   |      mul_ln1118_282_fu_1087_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__100                                                                                       |     8|
|405   |      mul_ln1118_45_fu_1126_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__241                                                                                       |     8|
|406   |      mul_ln1118_149_fu_937_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__124                                                                                       |     8|
|407   |      mul_ln1118_203_fu_1008_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__61                                                                                        |     8|
|408   |      mul_ln1118_183_fu_1107_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__229                                                                                       |     8|
|409   |      mul_ln1118_221_fu_1172_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__267                                                                                       |     8|
|410   |      mul_ln1118_166_fu_1014_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__193                                                                                       |     8|
|411   |      mul_ln1118_141_fu_1082_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__68                                                                                        |     8|
|412   |      mul_ln1118_175_fu_990_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__179                                                                                       |     8|
|413   |      mul_ln1118_193_fu_1216_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__288                                                                                       |     8|
|414   |      mul_ln1118_99_fu_1109_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__189                                                                                       |     8|
|415   |      mul_ln1118_64_fu_1042_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__20                                                                                        |     8|
|416   |      mul_ln1118_124_fu_1196_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__70                                                                                        |     8|
|417   |      mul_ln1118_35_fu_1047_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__210                                                                                       |     8|
|418   |      mul_ln1118_20_fu_1213_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__34                                                                                        |     8|
|419   |      mul_ln1118_55_fu_1064_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__163                                                                                       |     8|
|420   |      mul_ln1118_73_fu_1118_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__145                                                                                       |     8|
|421   |      mul_ln1118_159_fu_1185_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__102                                                                                       |     8|
|422   |      mul_ln1118_264_fu_1061_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__337                                                                                       |     8|
|423   |      mul_ln1118_27_fu_943_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__88                                                                                        |     8|
|424   |      mul_ln1118_283_fu_1219_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__99                                                                                        |     8|
|425   |      mul_ln1118_222_fu_1229_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__125                                                                                       |     8|
|426   |      mul_ln1118_74_fu_1119_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__314                                                                                       |     8|
|427   |      mul_ln1118_184_fu_1029_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__40                                                                                        |     8|
|428   |      mul_ln1118_83_fu_1208_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__188                                                                                       |     8|
|429   |      mul_ln1118_176_fu_1215_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__253                                                                                       |     8|
|430   |      mul_ln1118_256_fu_1210_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__53                                                                                        |     8|
|431   |      mul_ln1118_229_fu_1157_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__185                                                                                       |     8|
|432   |      mul_ln1118_248_fu_1017_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__258                                                                                       |     8|
|433   |      mul_ln1118_275_fu_980_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__1                                                                                         |     8|
|434   |      mul_ln1118_239_fu_955_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__10                                                                                        |     8|
|435   |      mul_ln1118_21_fu_1214_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__35                                                                                        |     8|
|436   |      mul_ln1118_167_fu_1150_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__226                                                                                       |     8|
|437   |      mul_ln1118_134_fu_973_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__238                                                                                       |     8|
|438   |      mul_ln1118_194_fu_946_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__318                                                                                       |     8|
|439   |      mul_ln1118_265_fu_985_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__167                                                                                       |     8|
|440   |      mul_ln1118_117_fu_1000_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__7                                                                                         |     8|
|441   |      mul_ln1118_65_fu_1204_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__296                                                                                       |     8|
|442   |      mul_ln1118_125_fu_1065_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__283                                                                                       |     8|
|443   |      mul_ln1118_46_fu_1025_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__315                                                                                       |     8|
|444   |      mul_ln1118_28_fu_1129_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__142                                                                                       |     8|
|445   |      mul_ln1118_56_fu_1187_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__224                                                                                       |     8|
|446   |      mul_ln1118_107_fu_1026_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__177                                                                                       |     8|
|447   |      mul_ln1118_150_fu_984_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__151                                                                                       |     8|
|448   |      mul_ln1118_100_fu_1110_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__9                                                                                         |     8|
|449   |      mul_ln1118_36_fu_1144_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__73                                                                                        |     8|
|450   |      mul_ln1118_168_fu_1158_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__225                                                                                       |     8|
|451   |      mul_ln1118_204_fu_966_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__201                                                                                       |     8|
|452   |      mul_ln1118_230_fu_1198_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__191                                                                                       |     8|
|453   |      mul_ln1118_66_fu_926_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__237                                                                                       |     8|
|454   |      mul_ln1118_213_fu_1156_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__197                                                                                       |     8|
|455   |      mul_ln1118_22_fu_1003_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__227                                                                                       |     8|
|456   |      mul_ln1118_151_fu_1085_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__48                                                                                        |     8|
|457   |      mul_ln1118_93_fu_950_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__209                                                                                       |     8|
|458   |      mul_ln1118_185_fu_1067_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__144                                                                                       |     8|
|459   |      mul_ln1118_223_fu_1226_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__259                                                                                       |     8|
|460   |      mul_ln1118_37_fu_1102_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__119                                                                                       |     8|
|461   |      mul_ln1118_142_fu_1230_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__101                                                                                       |     8|
|462   |      mul_ln1118_284_fu_936_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__207                                                                                       |     8|
|463   |      mul_ln1118_75_fu_978_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__112                                                                                       |     8|
|464   |      mul_ln1118_257_fu_1079_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__324                                                                                       |     8|
|465   |      mul_ln1118_195_fu_921_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__51                                                                                        |     8|
|466   |      mul_ln1118_266_fu_999_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__29                                                                                        |     8|
|467   |      mul_ln1118_13_fu_1091_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__14                                                                                        |     8|
|468   |      mul_ln1118_160_fu_1054_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__23                                                                                        |     8|
|469   |      mul_ln1118_118_fu_962_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__213                                                                                       |     8|
|470   |      mul_ln1118_177_fu_1197_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__186                                                                                       |     8|
|471   |      mul_ln1118_84_fu_1159_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__336                                                                                       |     8|
|472   |      mul_ln1118_47_fu_1211_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__308                                                                                       |     8|
|473   |      mul_ln1118_108_fu_1095_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__295                                                                                       |     8|
|474   |      mul_ln1118_126_fu_1023_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__303                                                                                       |     8|
|475   |      mul_ln1118_249_fu_925_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__55                                                                                        |     8|
|476   |      mul_ln1118_135_fu_1224_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__95                                                                                        |     8|
|477   |      mul_ln1118_57_fu_1142_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__239                                                                                       |     8|
|478   |      mul_ln1118_250_fu_933_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__217                                                                                       |     8|
|479   |      mul_ln1118_152_fu_1228_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__199                                                                                       |     8|
|480   |      mul_ln1118_285_fu_1221_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__212                                                                                       |     8|
|481   |      mul_ln1118_127_fu_981_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__39                                                                                        |     8|
|482   |      mul_ln1118_38_fu_1010_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__135                                                                                       |     8|
|483   |      mul_ln1118_214_fu_975_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__8                                                                                         |     8|
|484   |      mul_ln1118_48_fu_1080_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__154                                                                                       |     8|
|485   |      mul_ln1118_231_fu_1199_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__6                                                                                         |     8|
|486   |      mul_ln1118_267_fu_1188_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__133                                                                                       |     8|
|487   |      mul_ln1118_276_fu_1046_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__115                                                                                       |     8|
|488   |      mul_ln1118_258_fu_1037_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__223                                                                                       |     8|
|489   |      mul_ln1118_196_fu_929_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__129                                                                                       |     8|
|490   |      mul_ln1118_178_fu_1217_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__316                                                                                       |     8|
|491   |      mul_ln1118_205_fu_1013_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__206                                                                                       |     8|
|492   |      mul_ln1118_161_fu_1090_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__276                                                                                       |     8|
|493   |      mul_ln1118_136_fu_1043_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__290                                                                                       |     8|
|494   |      mul_ln1118_169_fu_1116_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__293                                                                                       |     8|
|495   |      mul_ln1118_186_fu_1153_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__45                                                                                        |     8|
|496   |      mul_ln1118_109_fu_947_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__25                                                                                        |     8|
|497   |      mul_ln1118_76_fu_1044_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__38                                                                                        |     8|
|498   |      mul_ln1118_119_fu_963_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__60                                                                                        |     8|
|499   |      mul_ln1118_29_fu_987_p2                                                                     |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__122                                                                                       |     8|
|500   |      mul_ln1118_14_fu_1227_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__353                                                                                       |     8|
|501   |      mul_ln1118_67_fu_1139_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__49                                                                                        |     8|
|502   |      mul_ln1118_101_fu_1132_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__196                                                                                       |     8|
|503   |      mul_ln1118_143_fu_1032_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__334                                                                                       |     8|
|504   |      mul_ln1118_240_fu_1093_p2                                                                   |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__190                                                                                       |     8|
|505   |      mul_ln1118_23_fu_1004_p2                                                                    |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_497/mul_ln1118_90_fu_928_p2_funnel__28                                                                                        |     8|
|506   |  layer2_out_V_data_0_V_U                                                                         |fifo_w16_d676_A                                                                                                                                                                                                                                                             |   170|
|507   |  layer2_out_V_data_1_V_U                                                                         |fifo_w16_d676_A_0                                                                                                                                                                                                                                                           |   169|
|508   |  layer2_out_V_data_2_V_U                                                                         |fifo_w16_d676_A_1                                                                                                                                                                                                                                                           |   169|
|509   |  layer2_out_V_data_3_V_U                                                                         |fifo_w16_d676_A_2                                                                                                                                                                                                                                                           |   170|
|510   |  layer3_out_V_data_0_V_U                                                                         |fifo_w16_d676_A_3                                                                                                                                                                                                                                                           |   162|
|511   |  layer3_out_V_data_1_V_U                                                                         |fifo_w16_d676_A_4                                                                                                                                                                                                                                                           |   162|
|512   |  layer3_out_V_data_2_V_U                                                                         |fifo_w16_d676_A_5                                                                                                                                                                                                                                                           |   162|
|513   |  layer3_out_V_data_3_V_U                                                                         |fifo_w16_d676_A_6                                                                                                                                                                                                                                                           |   164|
|514   |  layer4_out_V_data_0_V_U                                                                         |fifo_w16_d36_A                                                                                                                                                                                                                                                              |    77|
|515   |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_147                                                                                                                                                                                                                                                 |    53|
|516   |  layer4_out_V_data_1_V_U                                                                         |fifo_w16_d36_A_7                                                                                                                                                                                                                                                            |    78|
|517   |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_146                                                                                                                                                                                                                                                 |    53|
|518   |  layer4_out_V_data_2_V_U                                                                         |fifo_w16_d36_A_8                                                                                                                                                                                                                                                            |    78|
|519   |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg_145                                                                                                                                                                                                                                                 |    53|
|520   |  layer4_out_V_data_3_V_U                                                                         |fifo_w16_d36_A_9                                                                                                                                                                                                                                                            |    78|
|521   |    U_fifo_w16_d36_A_shiftReg                                                                     |fifo_w16_d36_A_shiftReg                                                                                                                                                                                                                                                     |    53|
|522   |  layer5_out_V_data_0_V_U                                                                         |fifo_w16_d16_A                                                                                                                                                                                                                                                              |   150|
|523   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_144                                                                                                                                                                                                                                                 |   131|
|524   |  layer5_out_V_data_1_V_U                                                                         |fifo_w16_d16_A_10                                                                                                                                                                                                                                                           |   102|
|525   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_143                                                                                                                                                                                                                                                 |    84|
|526   |  layer5_out_V_data_2_V_U                                                                         |fifo_w16_d16_A_11                                                                                                                                                                                                                                                           |   150|
|527   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_142                                                                                                                                                                                                                                                 |   131|
|528   |  layer5_out_V_data_3_V_U                                                                         |fifo_w16_d16_A_12                                                                                                                                                                                                                                                           |   103|
|529   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_141                                                                                                                                                                                                                                                 |    84|
|530   |  layer5_out_V_data_4_V_U                                                                         |fifo_w16_d16_A_13                                                                                                                                                                                                                                                           |   105|
|531   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_140                                                                                                                                                                                                                                                 |    85|
|532   |  layer5_out_V_data_5_V_U                                                                         |fifo_w16_d16_A_14                                                                                                                                                                                                                                                           |   102|
|533   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_139                                                                                                                                                                                                                                                 |    84|
|534   |  layer5_out_V_data_6_V_U                                                                         |fifo_w16_d16_A_15                                                                                                                                                                                                                                                           |   102|
|535   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_138                                                                                                                                                                                                                                                 |    84|
|536   |  layer5_out_V_data_7_V_U                                                                         |fifo_w16_d16_A_16                                                                                                                                                                                                                                                           |   104|
|537   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_137                                                                                                                                                                                                                                                 |    85|
|538   |  layer6_out_V_data_0_V_U                                                                         |fifo_w16_d16_A_17                                                                                                                                                                                                                                                           |    65|
|539   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_136                                                                                                                                                                                                                                                 |    46|
|540   |  layer6_out_V_data_1_V_U                                                                         |fifo_w16_d16_A_18                                                                                                                                                                                                                                                           |    66|
|541   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_135                                                                                                                                                                                                                                                 |    46|
|542   |  layer6_out_V_data_2_V_U                                                                         |fifo_w16_d16_A_19                                                                                                                                                                                                                                                           |    65|
|543   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_134                                                                                                                                                                                                                                                 |    46|
|544   |  layer6_out_V_data_3_V_U                                                                         |fifo_w16_d16_A_20                                                                                                                                                                                                                                                           |    65|
|545   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_133                                                                                                                                                                                                                                                 |    46|
|546   |  layer6_out_V_data_4_V_U                                                                         |fifo_w16_d16_A_21                                                                                                                                                                                                                                                           |    65|
|547   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_132                                                                                                                                                                                                                                                 |    46|
|548   |  layer6_out_V_data_5_V_U                                                                         |fifo_w16_d16_A_22                                                                                                                                                                                                                                                           |    66|
|549   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_131                                                                                                                                                                                                                                                 |    46|
|550   |  layer6_out_V_data_6_V_U                                                                         |fifo_w16_d16_A_23                                                                                                                                                                                                                                                           |    65|
|551   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg_130                                                                                                                                                                                                                                                 |    46|
|552   |  layer6_out_V_data_7_V_U                                                                         |fifo_w16_d16_A_24                                                                                                                                                                                                                                                           |    65|
|553   |    U_fifo_w16_d16_A_shiftReg                                                                     |fifo_w16_d16_A_shiftReg                                                                                                                                                                                                                                                     |    46|
|554   |  layer7_out_V_data_0_V_U                                                                         |fifo_w16_d4_A                                                                                                                                                                                                                                                               |    29|
|555   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_129                                                                                                                                                                                                                                                  |    18|
|556   |  layer7_out_V_data_1_V_U                                                                         |fifo_w16_d4_A_25                                                                                                                                                                                                                                                            |    29|
|557   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_128                                                                                                                                                                                                                                                  |    18|
|558   |  layer7_out_V_data_2_V_U                                                                         |fifo_w16_d4_A_26                                                                                                                                                                                                                                                            |    29|
|559   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_127                                                                                                                                                                                                                                                  |    18|
|560   |  layer7_out_V_data_3_V_U                                                                         |fifo_w16_d4_A_27                                                                                                                                                                                                                                                            |    29|
|561   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_126                                                                                                                                                                                                                                                  |    18|
|562   |  layer7_out_V_data_4_V_U                                                                         |fifo_w16_d4_A_28                                                                                                                                                                                                                                                            |    29|
|563   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_125                                                                                                                                                                                                                                                  |    18|
|564   |  layer7_out_V_data_5_V_U                                                                         |fifo_w16_d4_A_29                                                                                                                                                                                                                                                            |    30|
|565   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_124                                                                                                                                                                                                                                                  |    18|
|566   |  layer7_out_V_data_6_V_U                                                                         |fifo_w16_d4_A_30                                                                                                                                                                                                                                                            |    29|
|567   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg_123                                                                                                                                                                                                                                                  |    18|
|568   |  layer7_out_V_data_7_V_U                                                                         |fifo_w16_d4_A_31                                                                                                                                                                                                                                                            |    29|
|569   |    U_fifo_w16_d4_A_shiftReg                                                                      |fifo_w16_d4_A_shiftReg                                                                                                                                                                                                                                                      |    18|
|570   |  layer9_out_V_data_0_V_U                                                                         |fifo_w16_d1_A                                                                                                                                                                                                                                                               |    98|
|571   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_122                                                                                                                                                                                                                                                  |    86|
|572   |  layer9_out_V_data_1_V_U                                                                         |fifo_w16_d1_A_32                                                                                                                                                                                                                                                            |   128|
|573   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_121                                                                                                                                                                                                                                                  |   115|
|574   |  layer9_out_V_data_2_V_U                                                                         |fifo_w16_d1_A_33                                                                                                                                                                                                                                                            |    87|
|575   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_120                                                                                                                                                                                                                                                  |    75|
|576   |  layer9_out_V_data_3_V_U                                                                         |fifo_w16_d1_A_34                                                                                                                                                                                                                                                            |   140|
|577   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_119                                                                                                                                                                                                                                                  |   128|
|578   |  layer9_out_V_data_4_V_U                                                                         |fifo_w16_d1_A_35                                                                                                                                                                                                                                                            |    65|
|579   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_118                                                                                                                                                                                                                                                  |    53|
|580   |  layer9_out_V_data_5_V_U                                                                         |fifo_w16_d1_A_36                                                                                                                                                                                                                                                            |   112|
|581   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_117                                                                                                                                                                                                                                                  |    99|
|582   |  layer9_out_V_data_6_V_U                                                                         |fifo_w16_d1_A_37                                                                                                                                                                                                                                                            |   111|
|583   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_116                                                                                                                                                                                                                                                  |    99|
|584   |  layer9_out_V_data_7_V_U                                                                         |fifo_w16_d1_A_38                                                                                                                                                                                                                                                            |   272|
|585   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_115                                                                                                                                                                                                                                                  |   259|
|586   |  layer9_out_V_data_8_V_U                                                                         |fifo_w16_d1_A_39                                                                                                                                                                                                                                                            |   143|
|587   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg_114                                                                                                                                                                                                                                                  |   131|
|588   |  layer9_out_V_data_9_V_U                                                                         |fifo_w16_d1_A_40                                                                                                                                                                                                                                                            |   289|
|589   |    U_fifo_w16_d1_A_shiftReg                                                                      |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                                                      |   277|
|590   |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                          |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s                                                                                                                                                                                                       |  4245|
|591   |    line_buffer_Array_V_2_0_0_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe                                                                                                                                                                                            |   131|
|592   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__1                                                                                                                                                                                    |    32|
|593   |    line_buffer_Array_V_2_0_1_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_76                                                                                                                                                                                         |   131|
|594   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__4                                                                                                                                                                                    |    32|
|595   |    line_buffer_Array_V_2_0_2_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_77                                                                                                                                                                                         |   131|
|596   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__7                                                                                                                                                                                    |    32|
|597   |    line_buffer_Array_V_2_0_3_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_78                                                                                                                                                                                         |   131|
|598   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__10                                                                                                                                                                                   |    32|
|599   |    line_buffer_Array_V_2_1_0_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_79                                                                                                                                                                                         |   104|
|600   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__2                                                                                                                                                                                    |    32|
|601   |    line_buffer_Array_V_2_1_1_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_80                                                                                                                                                                                         |   104|
|602   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__5                                                                                                                                                                                    |    32|
|603   |    line_buffer_Array_V_2_1_2_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_81                                                                                                                                                                                         |   104|
|604   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__8                                                                                                                                                                                    |    32|
|605   |    line_buffer_Array_V_2_1_3_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_82                                                                                                                                                                                         |   108|
|606   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__11                                                                                                                                                                                   |    32|
|607   |    line_buffer_Array_V_2_2_0_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_83                                                                                                                                                                                         |    99|
|608   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__3                                                                                                                                                                                    |    32|
|609   |    line_buffer_Array_V_2_2_1_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_84                                                                                                                                                                                         |    99|
|610   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__6                                                                                                                                                                                    |    32|
|611   |    line_buffer_Array_V_2_2_2_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_85                                                                                                                                                                                         |    99|
|612   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__9                                                                                                                                                                                    |    32|
|613   |    line_buffer_Array_V_2_2_3_U                                                                   |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_86                                                                                                                                                                                         |    99|
|614   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U     |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core                                                                                                                                                                                       |    32|
|615   |    myproject_mux_164_16_1_1_U37                                                                  |myproject_mux_164_16_1_1                                                                                                                                                                                                                                                    |    16|
|616   |    myproject_mux_164_16_1_1_U38                                                                  |myproject_mux_164_16_1_1_87                                                                                                                                                                                                                                                 |    16|
|617   |    myproject_mux_164_16_1_1_U39                                                                  |myproject_mux_164_16_1_1_88                                                                                                                                                                                                                                                 |    48|
|618   |    myproject_mux_164_16_1_1_U40                                                                  |myproject_mux_164_16_1_1_89                                                                                                                                                                                                                                                 |    16|
|619   |    myproject_mux_164_16_1_1_U41                                                                  |myproject_mux_164_16_1_1_90                                                                                                                                                                                                                                                 |    16|
|620   |    myproject_mux_164_16_1_1_U42                                                                  |myproject_mux_164_16_1_1_91                                                                                                                                                                                                                                                 |    48|
|621   |    myproject_mux_164_16_1_1_U43                                                                  |myproject_mux_164_16_1_1_92                                                                                                                                                                                                                                                 |   112|
|622   |    myproject_mux_164_16_1_1_U44                                                                  |myproject_mux_164_16_1_1_93                                                                                                                                                                                                                                                 |    16|
|623   |    myproject_mux_164_16_1_1_U45                                                                  |myproject_mux_164_16_1_1_94                                                                                                                                                                                                                                                 |    16|
|624   |    myproject_mux_164_16_1_1_U46                                                                  |myproject_mux_164_16_1_1_95                                                                                                                                                                                                                                                 |    48|
|625   |    myproject_mux_164_16_1_1_U47                                                                  |myproject_mux_164_16_1_1_96                                                                                                                                                                                                                                                 |    16|
|626   |    myproject_mux_164_16_1_1_U48                                                                  |myproject_mux_164_16_1_1_97                                                                                                                                                                                                                                                 |    16|
|627   |    myproject_mux_164_16_1_1_U49                                                                  |myproject_mux_164_16_1_1_98                                                                                                                                                                                                                                                 |    48|
|628   |    myproject_mux_164_16_1_1_U50                                                                  |myproject_mux_164_16_1_1_99                                                                                                                                                                                                                                                 |   112|
|629   |    myproject_mux_164_16_1_1_U51                                                                  |myproject_mux_164_16_1_1_100                                                                                                                                                                                                                                                |    16|
|630   |    myproject_mux_164_16_1_1_U52                                                                  |myproject_mux_164_16_1_1_101                                                                                                                                                                                                                                                |    16|
|631   |    myproject_mux_164_16_1_1_U53                                                                  |myproject_mux_164_16_1_1_102                                                                                                                                                                                                                                                |    48|
|632   |    myproject_mux_164_16_1_1_U54                                                                  |myproject_mux_164_16_1_1_103                                                                                                                                                                                                                                                |    16|
|633   |    myproject_mux_164_16_1_1_U55                                                                  |myproject_mux_164_16_1_1_104                                                                                                                                                                                                                                                |    16|
|634   |    myproject_mux_164_16_1_1_U56                                                                  |myproject_mux_164_16_1_1_105                                                                                                                                                                                                                                                |    48|
|635   |    myproject_mux_164_16_1_1_U57                                                                  |myproject_mux_164_16_1_1_106                                                                                                                                                                                                                                                |   112|
|636   |    myproject_mux_164_16_1_1_U58                                                                  |myproject_mux_164_16_1_1_107                                                                                                                                                                                                                                                |    16|
|637   |    myproject_mux_164_16_1_1_U59                                                                  |myproject_mux_164_16_1_1_108                                                                                                                                                                                                                                                |    16|
|638   |    myproject_mux_164_16_1_1_U60                                                                  |myproject_mux_164_16_1_1_109                                                                                                                                                                                                                                                |    48|
|639   |    myproject_mux_164_16_1_1_U61                                                                  |myproject_mux_164_16_1_1_110                                                                                                                                                                                                                                                |    16|
|640   |    myproject_mux_164_16_1_1_U62                                                                  |myproject_mux_164_16_1_1_111                                                                                                                                                                                                                                                |    16|
|641   |    myproject_mux_164_16_1_1_U63                                                                  |myproject_mux_164_16_1_1_112                                                                                                                                                                                                                                                |    48|
|642   |    myproject_mux_164_16_1_1_U64                                                                  |myproject_mux_164_16_1_1_113                                                                                                                                                                                                                                                |   112|
|643   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                          |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s                                                                                                                                                                                                       |  1486|
|644   |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS                                                                                                                                                                                            |    90|
|645   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__1                                                                                                                                                                                    |    16|
|646   |    line_buffer_Array_V_3_0_1_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_69                                                                                                                                                                                         |    90|
|647   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__2                                                                                                                                                                                    |    16|
|648   |    line_buffer_Array_V_3_0_2_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_70                                                                                                                                                                                         |    90|
|649   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__3                                                                                                                                                                                    |    16|
|650   |    line_buffer_Array_V_3_0_3_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_71                                                                                                                                                                                         |    90|
|651   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__4                                                                                                                                                                                    |    16|
|652   |    line_buffer_Array_V_3_0_4_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_72                                                                                                                                                                                         |    90|
|653   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__5                                                                                                                                                                                    |    16|
|654   |    line_buffer_Array_V_3_0_5_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_73                                                                                                                                                                                         |    90|
|655   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__6                                                                                                                                                                                    |    16|
|656   |    line_buffer_Array_V_3_0_6_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_74                                                                                                                                                                                         |    96|
|657   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__7                                                                                                                                                                                    |    16|
|658   |    line_buffer_Array_V_3_0_7_U                                                                   |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_75                                                                                                                                                                                         |    90|
|659   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U     |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core                                                                                                                                                                                       |    16|
|660   |  relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                             |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s                                                                                                                                                                                                          |    57|
|661   |  relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                             |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s                                                                                                                                                                                                          |    50|
|662   |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0                                 |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s                                                                                                                                                                                                              |  1264|
|663   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184              |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s                                                                                                                                                                                                       |   654|
|664   |      mul_ln1118_fu_462_p2                                                                        |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__45   |     8|
|665   |      mul_ln1118_1_fu_469_p2                                                                      |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__36   |     8|
|666   |      mul_ln1118_2_fu_463_p2                                                                      |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__8    |     8|
|667   |      mul_ln1118_3_fu_466_p2                                                                      |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__109  |     8|
|668   |      mul_ln1118_4_fu_464_p2                                                                      |\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_305/call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283/mul_ln1118_499_fu_958_p2_funnel__84   |     8|
|669   |      invert_table2_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk                                                                                                                                                                                            |    11|
|670   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom                                                                                                                                                                                        |    11|
|671   |      p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_833                  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s                                                                                                                                                                                                                   |    40|
|672   |      p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_849                   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_68                                                                                                                                                                                                                |    40|
|673   |    regslice_both_res_V_data_0_V_U                                                                |regslice_both                                                                                                                                                                                                                                                               |    60|
|674   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_66                                                                                                                                                                                                                                                      |    35|
|675   |      obuf_inst                                                                                   |xil_defaultlib_obuf_67                                                                                                                                                                                                                                                      |    20|
|676   |    regslice_both_res_V_data_1_V_U                                                                |regslice_both_41                                                                                                                                                                                                                                                            |    60|
|677   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_64                                                                                                                                                                                                                                                      |    35|
|678   |      obuf_inst                                                                                   |xil_defaultlib_obuf_65                                                                                                                                                                                                                                                      |    20|
|679   |    regslice_both_res_V_data_2_V_U                                                                |regslice_both_42                                                                                                                                                                                                                                                            |    60|
|680   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_62                                                                                                                                                                                                                                                      |    35|
|681   |      obuf_inst                                                                                   |xil_defaultlib_obuf_63                                                                                                                                                                                                                                                      |    20|
|682   |    regslice_both_res_V_data_3_V_U                                                                |regslice_both_43                                                                                                                                                                                                                                                            |    60|
|683   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_60                                                                                                                                                                                                                                                      |    36|
|684   |      obuf_inst                                                                                   |xil_defaultlib_obuf_61                                                                                                                                                                                                                                                      |    20|
|685   |    regslice_both_res_V_data_4_V_U                                                                |regslice_both_44                                                                                                                                                                                                                                                            |    60|
|686   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_58                                                                                                                                                                                                                                                      |    35|
|687   |      obuf_inst                                                                                   |xil_defaultlib_obuf_59                                                                                                                                                                                                                                                      |    21|
|688   |    regslice_both_res_V_data_5_V_U                                                                |regslice_both_45                                                                                                                                                                                                                                                            |    60|
|689   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_56                                                                                                                                                                                                                                                      |    35|
|690   |      obuf_inst                                                                                   |xil_defaultlib_obuf_57                                                                                                                                                                                                                                                      |    20|
|691   |    regslice_both_res_V_data_6_V_U                                                                |regslice_both_46                                                                                                                                                                                                                                                            |    59|
|692   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_54                                                                                                                                                                                                                                                      |    35|
|693   |      obuf_inst                                                                                   |xil_defaultlib_obuf_55                                                                                                                                                                                                                                                      |    20|
|694   |    regslice_both_res_V_data_7_V_U                                                                |regslice_both_47                                                                                                                                                                                                                                                            |    65|
|695   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_52                                                                                                                                                                                                                                                      |    36|
|696   |      obuf_inst                                                                                   |xil_defaultlib_obuf_53                                                                                                                                                                                                                                                      |    20|
|697   |    regslice_both_res_V_data_8_V_U                                                                |regslice_both_48                                                                                                                                                                                                                                                            |    59|
|698   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf_50                                                                                                                                                                                                                                                      |    35|
|699   |      obuf_inst                                                                                   |xil_defaultlib_obuf_51                                                                                                                                                                                                                                                      |    20|
|700   |    regslice_both_res_V_data_9_V_U                                                                |regslice_both_49                                                                                                                                                                                                                                                            |    59|
|701   |      ibuf_inst                                                                                   |xil_defaultlib_ibuf                                                                                                                                                                                                                                                         |    35|
|702   |      obuf_inst                                                                                   |xil_defaultlib_obuf                                                                                                                                                                                                                                                         |    20|
|703   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U                |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                                                                                                                                                                                              |    11|
|704   |  start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                    |start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                                                                                                                                                                                                  |    13|
|705   |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_U              |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu                                                                                                                                                                                            |    12|
|706   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_U              |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE                                                                                                                                                                                            |    12|
|707   |  start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U                 |start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                                                                                                                                                                                               |    14|
|708   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U                 |start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                                                                                                                                                                                               |    11|
|709   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_U                     |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0                                                                                                                                                                                                   |    11|
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 474 ; free virtual = 16563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3169.348 ; gain = 1080.715 ; free physical = 482 ; free virtual = 16572
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 3169.355 ; gain = 1080.715 ; free physical = 482 ; free virtual = 16572
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3169.355 ; gain = 0.000 ; free physical = 560 ; free virtual = 16660
INFO: [Netlist 29-17] Analyzing 2184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3287.109 ; gain = 0.000 ; free physical = 467 ; free virtual = 16512
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 596 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 565 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:02 . Memory (MB): peak = 3287.109 ; gain = 1198.477 ; free physical = 658 ; free virtual = 16705
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 13:53:40 2024...
