$date
	Sat Oct 22 21:59:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1039784
b110 !
1"
#1039786
b110 &
b110 %
1$
#1039787
0"
#1039790
b11 &
b11 %
#1039794
b1010 &
b1010 %
#1039798
b101 &
b101 %
#1039802
b10000 &
b10000 %
#1039806
b1000 &
b1000 %
#1039810
b100 &
b100 %
#1039814
b10 &
b10 %
#1039818
b1 &
b1 %
1#
#1039822
b0 &
0#
b0 %
0$
#1993723
b10101 !
1"
#1993726
b10101 &
b10101 %
1$
#1993727
0"
#1993730
b1000000 &
b1000000 %
#1993734
b100000 &
b100000 %
#1993738
b10000 &
b10000 %
#1993742
b1000 &
b1000 %
#1993746
b100 &
b100 %
#1993750
b10 &
b10 %
#1993754
b1 &
b1 %
1#
#1993758
b0 &
0#
b0 %
0$
#2997072
b10110 !
1"
#2997074
b10110 &
b10110 %
1$
#2997075
0"
#2997078
b1011 &
b1011 %
#2997082
b100010 &
b100010 %
#2997086
b10001 &
b10001 %
#2997090
b110100 &
b110100 %
#2997094
b11010 &
b11010 %
#2997098
b1101 &
b1101 %
#2997102
b101000 &
b101000 %
#2997106
b10100 &
b10100 %
#2997110
b1010 &
b1010 %
#2997114
b101 &
b101 %
#2997118
b10000 &
b10000 %
#2997122
b1000 &
b1000 %
#2997126
b100 &
b100 %
#2997130
b10 &
b10 %
#2997134
b1 &
1#
b1 %
#2997138
b0 &
b0 %
0#
0$
#4500012
