#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 14 17:02:15 2018
# Process ID: 4027
# Current directory: /afs/athena.mit.edu/user/j/o/joannas/6111
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/j/o/joannas/6111/vivado.log
# Journal file: /afs/athena.mit.edu/user/j/o/joannas/6111/vivado.jou
#-----------------------------------------------------------
start_gui
create_project final_project /afs/athena.mit.edu/user/j/o/joannas/6111/final_project -part xc7a100tcsg324-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
add_files -norecurse -scan_for_includes {/afs/athena.mit.edu/user/j/o/joannas/6111/joannalab3.v /afs/athena.mit.edu/user/j/o/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/display_8hex.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /afs/athena.mit.edu/user/j/o/joannas/Documents/6.111/Labs/lab4/lab4.srcs/constrs_1/imports/Labs/Nexys4DDR_Master_lab4.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /afs/athena.mit.edu/user/j/o/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/labkit_lab4.v
import_files -norecurse /afs/athena.mit.edu/user/j/o/joannas/Documents/6.111/Labs/lab4/lab4.srcs/sources_1/imports/Labs/labkit_lab4.v
update_compile_order -fileset sources_1
remove_files /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/joannas/6111/joannalab3.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Wed Nov 14 17:24:32 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v" into library work [/afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.srcs/sources_1/imports/Labs/labkit_lab4.v:1]
[Wed Nov 14 17:25:26 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/synth_1/runme.log
launch_runs impl_1
[Wed Nov 14 17:25:59 2018] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/j/o/joannas/6111/final_project/final_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:54:00
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
