\hypertarget{struct_l_p_t_m_r___type}{}\section{L\+P\+T\+M\+R\+\_\+\+Type Struct Reference}
\label{struct_l_p_t_m_r___type}\index{LPTMR\_Type@{LPTMR\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}{C\+SR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}{P\+SR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}{C\+MR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}{C\+NR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+MR -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}\label{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CMR@{CMR}}
\index{CMR@{CMR}!LPTMR\_Type@{LPTMR\_Type}}
\subsubsection{\texorpdfstring{CMR}{CMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+MR}

Low Power Timer Compare Register, offset\+: 0x8 \mbox{\Hypertarget{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}\label{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CNR@{CNR}}
\index{CNR@{CNR}!LPTMR\_Type@{LPTMR\_Type}}
\subsubsection{\texorpdfstring{CNR}{CNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+NR}

Low Power Timer Counter Register, offset\+: 0xC \mbox{\Hypertarget{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}\label{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CSR@{CSR}}
\index{CSR@{CSR}!LPTMR\_Type@{LPTMR\_Type}}
\subsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+SR}

Low Power Timer Control Status Register, offset\+: 0x0 \mbox{\Hypertarget{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}\label{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}} 
\index{LPTMR\_Type@{LPTMR\_Type}!PSR@{PSR}}
\index{PSR@{PSR}!LPTMR\_Type@{LPTMR\_Type}}
\subsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+SR}

Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
