<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>BL, BLX (immediate) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">BL, BLX (immediate)</h2><p id="desc">
      <p class="aml">Branch with Link calls a subroutine at a PC-relative address, and setting LR to the return address.</p>
      <p class="aml">Branch with Link and Exchange Instruction Sets (immediate) calls a subroutine at a PC-relative address, setting LR to the return address, and changes the instruction set from A32 to T32, or from T32 to A32.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
       and 
      <a href="#a2">A2</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
       and 
      <a href="#t2">T2</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td colspan="24" class="lr">imm24</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td colspan="24"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="BL_i_A1" id="BL_i_A1"></a>BL{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_2" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm24:'00', 32);  targetInstrSet = <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a>;</p>
    <h3 class="classheading"><a name="a2" id="a2"></a>A2</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">H</td><td colspan="24" class="lr">imm24</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td colspan="24"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A2</h4><p class="asm-code"><a name="BL_i_A2" id="BL_i_A2"></a>BLX{<a href="#c_1" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_3" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm24:H:'0', 32);  targetInstrSet = <a href="shared_pseudocode.html#InstrSet_T32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_T32</a>;</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td colspan="10" class="lr">imm10</td><td class="l">1</td><td class="r">1</td><td class="lr">J1</td><td class="lr">1</td><td class="lr">J2</td><td colspan="11" class="lr">imm11</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="BL_i_T1" id="BL_i_T1"></a>BL{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(S:I1:I2:imm10:imm11:'0', 32);
targetInstrSet = <a href="shared_pseudocode.html#InstrSet_T32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_T32</a>;
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td colspan="10" class="lr">imm10H</td><td class="l">1</td><td class="r">1</td><td class="lr">J1</td><td class="lr">0</td><td class="lr">J2</td><td colspan="10" class="lr">imm10L</td><td class="lr">H</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="BL_i_T2" id="BL_i_T2"></a>BLX{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#label_1" title="The label of instruction that is to be branched to">&lt;label&gt;</a></p></div><p class="pseudocode">if H == '1' then UNDEFINED;
I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(S:I1:I2:imm10H:imm10L:'00', 32);
targetInstrSet = <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a>;
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">For encoding A1, T1 and T2: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr><tr><td></td><td><a name="c_1" id="c_1"></a>
        
          
          
          
        
        
          <p class="aml">For encoding A2: see <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>. &lt;c&gt; must be AL or omitted.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;label&gt;</td><td><a name="label_2" id="label_2"></a>
        
          
          
          
        
        
          <p class="aml">For encoding A1: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">BL</span> instruction to this label, then selects an encoding that sets imm32 to that offset.</p>
          <p class="aml">Permitted offsets are multiples of 4 in the range –33554432 to 33554428.</p>
        
      </td></tr><tr><td></td><td><a name="label_3" id="label_3"></a>
        
          
          
          
        
        
          <p class="aml">For encoding A2: the label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">BLX</span> instruction to this label, then selects an encoding with imm32 set to that offset.</p>
          <p class="aml">Permitted offsets are even numbers in the range –33554432 to 33554430.</p>
        
      </td></tr><tr><td></td><td><a name="label" id="label"></a>
        
          
          
          
        
        
          <p class="aml">For encoding T1: the label of the instruction that is to be branched to.</p>
          <p class="aml">The assembler calculates the required value of the offset from the PC value of the <span class="asm-code">BL</span> instruction to this label, then selects an encoding with imm32 set to that offset.</p>
          <p class="aml">Permitted offsets are even numbers in the range –16777216 to 16777214.</p>
        
      </td></tr><tr><td></td><td><a name="label_1" id="label_1"></a>
        
          
          
          
        
        
          <p class="aml">For encoding T2: the label of the instruction that is to be branched to.</p>
          <p class="aml">The assembler calculates the required value of the offset from the Align(PC, 4) value of the <span class="asm-code">BLX</span> instruction to this label, then selects an encoding with imm32 set to that offset.</p>
          <p class="aml">Permitted offsets are multiples of 4 in the range –16777216 to 16777212.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    if <a href="shared_pseudocode.html#impl-shared.CurrentInstrSet.0" title="function: InstrSet CurrentInstrSet()">CurrentInstrSet</a>() == <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a> then
        <a href="shared_pseudocode.html#impl-aarch32.LR.write.none" title="accessor: LR = bits(32) value">LR</a> = PC - 4;
    else
        <a href="shared_pseudocode.html#impl-aarch32.LR.write.none" title="accessor: LR = bits(32) value">LR</a> = PC&lt;31:1&gt; : '1';
    if targetInstrSet == <a href="shared_pseudocode.html#InstrSet_A32" title="enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32}">InstrSet_A32</a> then
        targetAddress = <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(PC,4) + imm32;
    else
        targetAddress = PC + imm32;
    <a href="shared_pseudocode.html#impl-aarch32.SelectInstrSet.1" title="function: SelectInstrSet(InstrSet iset)">SelectInstrSet</a>(targetInstrSet);
    <a href="shared_pseudocode.html#impl-aarch32.BranchWritePC.2" title="function: BranchWritePC(bits(32) address, BranchType branch_type)">BranchWritePC</a>(targetAddress, <a href="shared_pseudocode.html#BranchType_DIRCALL" title="enumeration BranchType {&#13; BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIRCALL</a>);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
