// Seed: 3104498264
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(posedge id_1 or posedge 1) begin
    id_2 <= 1'd0;
    assign id_2 = 1'b0;
  end
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  id_2(
      .id_0(1), .id_1(id_3), .id_2(1 * id_4), .id_3(1)
  );
  wire id_5;
  wire id_6;
  reg  id_7;
  always @(posedge id_3) begin
    id_7 <= 1;
    $display(1'b0);
  end
  module_0(
      id_6, id_7
  );
  wire id_8;
  tri1 id_9 = 1;
  supply1 id_10 = 1'b0;
endmodule
