#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 21 19:31:17 2021
# Process ID: 12844
# Current directory: F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1
# Command line: vivado.exe -log design_1_MLP_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MLP_0.tcl
# Log file: F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/design_1_MLP_0.vds
# Journal file: F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MLP_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung_Vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_MLP_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1304.766 ; gain = 76.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_MLP_0' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MLP_0/synth/design_1_MLP_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mlp' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_0' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp_weights_0.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 561 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_0_ram' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp_weights_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 561 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_0_ram' (1#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp_weights_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_0' (2#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp_weights_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (5#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (5#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (6#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6155] done synthesizing module 'mlp' (7#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/d0ae/hdl/verilog/mlp.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MLP_0' (8#1) [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MLP_0/synth/design_1_MLP_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.730 ; gain = 129.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.598 ; gain = 147.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.598 ; gain = 147.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1375.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MLP_0/constraints/mlp_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/CNNIOT/deeplib/alt/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_MLP_0/constraints/mlp_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1488.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1488.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.207 ; gain = 260.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.207 ; gain = 260.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.207 ; gain = 260.203
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mlp_weights_0_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.207 ; gain = 260.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              17K Bit	(561 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1488.207 ; gain = 260.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | weights_0_U/mlp_weights_0_ram_U/ram_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2089.086 ; gain = 861.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2100.191 ; gain = 872.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | weights_0_U/mlp_weights_0_ram_U/ram_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/weights_0_U/mlp_weights_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_0_U/mlp_weights_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2109.715 ; gain = 881.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |     7|
|3     |LUT3     |    84|
|4     |LUT4     |     9|
|5     |LUT5     |     4|
|6     |LUT6     |     5|
|7     |RAMB18E2 |     1|
|8     |FDRE     |   161|
|9     |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2116.496 ; gain = 888.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2116.496 ; gain = 775.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2116.496 ; gain = 888.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2128.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights_0_U/mlp_weights_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2144.258 ; gain = 1128.293
INFO: [Common 17-1381] The checkpoint 'F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/design_1_MLP_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_MLP_0, cache-ID = 9db08b6c2971aa88
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/CNNIOT/deeplib/alt/project_1/project_1.runs/design_1_MLP_0_synth_1/design_1_MLP_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MLP_0_utilization_synth.rpt -pb design_1_MLP_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 21 19:32:10 2021...
