--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1308080 paths analyzed, 1366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.115ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (SLICE_X36Y50.A5), 1390 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (3.915 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X15Y62.B1      net (fanout=8)        0.740   vga_v_count<3>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y47.C1      net (fanout=143)      0.767   debug_addr<4>
    SLICE_X41Y47.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B4      net (fanout=1)        0.413   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT49
    SLICE_X39Y48.D1      net (fanout=4)        0.551   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
    SLICE_X39Y48.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/inst_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2_F
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2
    SLICE_X36Y50.A5      net (fanout=1)        0.341   MIPS/MIPS_CORE/DATAPATH/N100
    SLICE_X36Y50.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT410
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (0.682ns logic, 3.839ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (3.915 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X15Y62.B1      net (fanout=8)        0.740   vga_v_count<3>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y47.C1      net (fanout=143)      0.767   debug_addr<4>
    SLICE_X41Y47.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B4      net (fanout=1)        0.413   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT49
    SLICE_X39Y48.C1      net (fanout=4)        0.546   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
    SLICE_X39Y48.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/inst_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2_G
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2
    SLICE_X36Y50.A5      net (fanout=1)        0.341   MIPS/MIPS_CORE/DATAPATH/N100
    SLICE_X36Y50.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT410
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.684ns logic, 3.834ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 6)
  Clock Path Skew:      -0.287ns (3.915 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.CQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X15Y62.B2      net (fanout=9)        0.487   vga_v_count<2>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y47.C1      net (fanout=143)      0.767   debug_addr<4>
    SLICE_X41Y47.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B4      net (fanout=1)        0.413   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT46
    SLICE_X40Y50.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT49
    SLICE_X39Y48.D1      net (fanout=4)        0.551   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT48
    SLICE_X39Y48.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/inst_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2_F
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT45_SW2
    SLICE_X36Y50.A5      net (fanout=1)        0.341   MIPS/MIPS_CORE/DATAPATH/N100
    SLICE_X36Y50.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT410
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.682ns logic, 3.586ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (SLICE_X34Y51.A2), 1433 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.284ns (3.918 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X15Y62.B1      net (fanout=8)        0.740   vga_v_count<3>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X43Y51.D4      net (fanout=143)      0.867   debug_addr<4>
    SLICE_X43Y51.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/mem_ren_ctrl
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088_F
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088
    SLICE_X41Y51.C3      net (fanout=4)        0.382   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10810
    SLICE_X41Y51.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/DATAPATH/regw_addr<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0_G
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0
    SLICE_X34Y51.A2      net (fanout=1)        0.539   MIPS/MIPS_CORE/DATAPATH/N94
    SLICE_X34Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1089
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.840ns logic, 3.555ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.284ns (3.918 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X15Y62.B1      net (fanout=8)        0.740   vga_v_count<3>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X43Y51.C4      net (fanout=143)      0.864   debug_addr<4>
    SLICE_X43Y51.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/mem_ren_ctrl
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088_G
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088
    SLICE_X41Y51.C3      net (fanout=4)        0.382   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10810
    SLICE_X41Y51.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/DATAPATH/regw_addr<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0_G
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0
    SLICE_X34Y51.A2      net (fanout=1)        0.539   MIPS/MIPS_CORE/DATAPATH/N94
    SLICE_X34Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1089
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.842ns logic, 3.552ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 5)
  Clock Path Skew:      -0.284ns (3.918 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.DQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X15Y62.B1      net (fanout=8)        0.740   vga_v_count<3>
    SLICE_X15Y62.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X34Y54.A2      net (fanout=32)       1.027   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X34Y54.A       Tilo                  0.043   MIPS/data2cpu<2>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X43Y51.D4      net (fanout=143)      0.867   debug_addr<4>
    SLICE_X43Y51.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/mem_ren_ctrl
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088_F
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1088
    SLICE_X41Y51.D3      net (fanout=4)        0.381   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10810
    SLICE_X41Y51.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/DATAPATH/regw_addr<4>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0_F
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1085_SW0
    SLICE_X34Y51.A2      net (fanout=1)        0.539   MIPS/MIPS_CORE/DATAPATH/N94
    SLICE_X34Y51.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1089
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (0.838ns logic, 3.554ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (SLICE_X36Y56.A1), 1788 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 5)
  Clock Path Skew:      -0.288ns (3.914 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y62.AQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X21Y60.C2      net (fanout=9)        0.665   vga_v_count<4>
    SLICE_X21Y60.CMUX    Tilo                  0.139   VGA_DEBUG/strdata<48>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X41Y53.B1      net (fanout=192)      1.225   debug_addr<2>
    SLICE_X41Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<17>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT32111
    SLICE_X34Y54.B2      net (fanout=3)        0.672   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT3211
    SLICE_X34Y54.BMUX    Tilo                  0.148   MIPS/data2cpu<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10011
    SLICE_X36Y56.B1      net (fanout=14)       0.686   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1001
    SLICE_X36Y56.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT843
    SLICE_X36Y56.A1      net (fanout=1)        0.456   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT842
    SLICE_X36Y56.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT846
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (0.641ns logic, 3.704ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 5)
  Clock Path Skew:      -0.288ns (3.914 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X21Y60.C1      net (fanout=10)       0.658   vga_v_count<1>
    SLICE_X21Y60.CMUX    Tilo                  0.139   VGA_DEBUG/strdata<48>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X41Y53.B1      net (fanout=192)      1.225   debug_addr<2>
    SLICE_X41Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<17>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT32111
    SLICE_X34Y54.B2      net (fanout=3)        0.672   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT3211
    SLICE_X34Y54.BMUX    Tilo                  0.148   MIPS/data2cpu<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10011
    SLICE_X36Y56.B1      net (fanout=14)       0.686   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1001
    SLICE_X36Y56.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT843
    SLICE_X36Y56.A1      net (fanout=1)        0.456   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT842
    SLICE_X36Y56.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT846
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (0.641ns logic, 3.697ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 5)
  Clock Path Skew:      -0.288ns (3.914 - 4.202)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X21Y60.C3      net (fanout=11)       0.502   vga_v_count<0>
    SLICE_X21Y60.CMUX    Tilo                  0.141   VGA_DEBUG/strdata<48>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X41Y53.B1      net (fanout=192)      1.225   debug_addr<2>
    SLICE_X41Y53.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<17>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT32111
    SLICE_X34Y54.B2      net (fanout=3)        0.672   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT3211
    SLICE_X34Y54.BMUX    Tilo                  0.148   MIPS/data2cpu<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT10011
    SLICE_X36Y56.B1      net (fanout=14)       0.686   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT1001
    SLICE_X36Y56.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT843
    SLICE_X36Y56.A1      net (fanout=1)        0.456   MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT842
    SLICE_X36Y56.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_addr[4]_PWR_50_o_wide_mux_1_OUT846
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (0.643ns logic, 3.541ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point rst_count_4 (SLICE_X106Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_3 (FF)
  Destination:          rst_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.323 - 0.292)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_3 to rst_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y27.DQ     Tcko                  0.100   rst_count<3>
                                                       rst_count_3
    SLICE_X106Y28.AX     net (fanout=2)        0.110   rst_count<3>
    SLICE_X106Y28.CLK    Tckdi       (-Th)     0.037   rst_count<7>
                                                       rst_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.063ns logic, 0.110ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_1 (SLICE_X105Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_0 (FF)
  Destination:          rst_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_0 to rst_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y27.AQ     Tcko                  0.100   rst_count<3>
                                                       rst_count_0
    SLICE_X105Y27.BX     net (fanout=2)        0.115   rst_count<0>
    SLICE_X105Y27.CLK    Tckdi       (-Th)     0.038   rst_count<3>
                                                       rst_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.062ns logic, 0.115ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_8 (SLICE_X104Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_7 (FF)
  Destination:          rst_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.323 - 0.293)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_7 to rst_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y28.DQ     Tcko                  0.118   rst_count<7>
                                                       rst_count_7
    SLICE_X104Y28.AX     net (fanout=2)        0.153   rst_count<7>
    SLICE_X104Y28.CLK    Tckdi       (-Th)     0.037   rst_count<11>
                                                       rst_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.081ns logic, 0.153ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X2Y21.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X2Y21.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile1_RAMA/CLK
  Location pin: SLICE_X38Y46.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29400 paths analyzed, 1284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.664ns.
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_53 (SLICE_X19Y104.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.755 - 4.297)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.DMUX    Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X16Y96.A5      net (fanout=28)       2.380   rst_all
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_53
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.565ns logic, 3.010ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_53 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.AQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X16Y96.C1      net (fanout=4)        0.472   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_53
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.638ns logic, 1.403ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_53 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/buff_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.CQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X16Y96.C2      net (fanout=5)        0.469   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_53
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.638ns logic, 1.400ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_54 (SLICE_X19Y104.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.755 - 4.297)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.DMUX    Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X16Y96.A5      net (fanout=28)       2.380   rst_all
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_54
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.565ns logic, 3.010ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_54 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.AQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X16Y96.C1      net (fanout=4)        0.472   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_54
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.638ns logic, 1.403ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_54 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/buff_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.CQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X16Y96.C2      net (fanout=5)        0.469   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_54
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.638ns logic, 1.400ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_55 (SLICE_X19Y104.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.755 - 4.297)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.DMUX    Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X16Y96.A5      net (fanout=28)       2.380   rst_all
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_55
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.565ns logic, 3.010ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_55 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.AQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X16Y96.C1      net (fanout=4)        0.472   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_55
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.638ns logic, 1.403ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_3 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_55 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (1.061 - 1.354)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_3 to DISPLAY/P2S_SEG/buff_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y95.CQ      Tcko                  0.259   DISPLAY/P2S_SEG/data_count<4>
                                                       DISPLAY/P2S_SEG/data_count_3
    SLICE_X16Y96.C2      net (fanout=5)        0.469   DISPLAY/P2S_SEG/data_count<3>
    SLICE_X16Y96.CMUX    Tilo                  0.135   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X16Y96.A6      net (fanout=1)        0.301   DISPLAY/P2S_SEG/N2
    SLICE_X16Y96.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X19Y104.CE     net (fanout=17)       0.630   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X19Y104.CLK    Tceck                 0.201   DISPLAY/P2S_SEG/buff<56>
                                                       DISPLAY/P2S_SEG/buff_55
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.638ns logic, 1.400ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_61 (SLICE_X14Y97.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_60 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.797 - 0.531)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_60 to DISPLAY/P2S_SEG/buff_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y100.DQ     Tcko                  0.118   DISPLAY/P2S_SEG/buff<60>
                                                       DISPLAY/P2S_SEG/buff_60
    SLICE_X14Y97.A2      net (fanout=1)        0.295   DISPLAY/P2S_SEG/buff<60>
    SLICE_X14Y97.CLK     Tah         (-Th)     0.059   DISPLAY/P2S_SEG/buff<63>
                                                       DISPLAY/P2S_SEG/Mmux__n0110581
                                                       DISPLAY/P2S_SEG/buff_61
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.059ns logic, 0.295ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y25.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_2 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.393 - 0.336)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_2 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y61.CQ           Tcko                  0.118   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_2
    RAMB18_X1Y25.ADDRARDADDR9 net (fanout=1)        0.213   VGA_DEBUG/ascii_code<2>
    RAMB18_X1Y25.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.148ns (-0.065ns logic, 0.213ns route)
                                                            (-43.9% logic, 143.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y25.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_1 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.393 - 0.336)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_1 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y61.BQ           Tcko                  0.118   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_1
    RAMB18_X1Y25.ADDRARDADDR8 net (fanout=1)        0.218   VGA_DEBUG/ascii_code<1>
    RAMB18_X1Y25.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.153ns (-0.065ns logic, 0.218ns route)
                                                            (-42.5% logic, 142.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X1Y25.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.256ns|            0|            0|            0|      1337480|
| TS_CLK_GEN_clkout3            |    100.000ns|     25.115ns|          N/A|            0|            0|      1308080|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|      8.664ns|          N/A|            0|            0|        29400|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.217|    3.638|    4.676|         |
CLK_200M_P     |    6.217|    3.638|    4.676|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.217|    3.638|    4.676|         |
CLK_200M_P     |    6.217|    3.638|    4.676|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1337480 paths, 0 nets, and 5093 connections

Design statistics:
   Minimum period:  25.115ns{1}   (Maximum frequency:  39.817MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 02:26:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 874 MB



