<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file p3050fg_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jan 03 16:42:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "CK2" 80.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  150.150MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY PORT "CK1" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   83.893MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "CK2" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.840ns
         The internal maximum frequency of the following component is 150.150 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            CK2

   Delay:               6.660ns -- based on Minimum Pulse Width

Report:  150.150MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.290ns (weighted slack = 0.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i12  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_2_5(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.754ns  (10.9% logic, 89.1% route), 1 logic levels.

 Constraint Details:

      3.754ns physical path delay SLICE_84 to RAM1/DAQ_RAM_0_0_2_5 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.290ns

 Physical Path Details:

      Data path SLICE_84 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28C.CLK to     R17C28C.Q1 SLICE_84 (from I_c)
ROUTE        10     3.345     R17C28C.Q1 to *_R13C10.ADB12 RAM1_read.count_12 (to CK1_c_derived_238)
                  --------
                    3.754   (10.9% logic, 89.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28C.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.294ns (weighted slack = 0.588ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i1  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_5_2(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.750ns  (10.9% logic, 89.1% route), 1 logic levels.

 Constraint Details:

      3.750ns physical path delay SLICE_91 to RAM1/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.294ns

 Physical Path Details:

      Data path SLICE_91 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C27B.CLK to     R17C27B.Q0 SLICE_91 (from I_c)
ROUTE        10     3.341     R17C27B.Q0 to *R_R20C10.ADB1 RAM1_read.count_1 (to CK1_c_derived_238)
                  --------
                    3.750   (10.9% logic, 89.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C27B.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R20C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.308ns (weighted slack = 0.616ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i10  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_5_2(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.736ns  (10.9% logic, 89.1% route), 1 logic levels.

 Constraint Details:

      3.736ns physical path delay SLICE_85 to RAM1/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_85 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q1 SLICE_85 (from I_c)
ROUTE        10     3.327     R17C28B.Q1 to *_R20C10.ADB10 RAM1_read.count_10 (to CK1_c_derived_238)
                  --------
                    3.736   (10.9% logic, 89.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28B.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R20C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.310ns (weighted slack = 0.620ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i7  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_5_2(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.734ns  (11.0% logic, 89.0% route), 1 logic levels.

 Constraint Details:

      3.734ns physical path delay SLICE_87 to RAM1/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.310ns

 Physical Path Details:

      Data path SLICE_87 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28A.CLK to     R17C28A.Q0 SLICE_87 (from I_c)
ROUTE        10     3.325     R17C28A.Q0 to *R_R20C10.ADB7 RAM1_read.count_7 (to CK1_c_derived_238)
                  --------
                    3.734   (11.0% logic, 89.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28A.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R20C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.330ns (weighted slack = 0.660ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i12  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_5_2(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.714ns  (11.0% logic, 89.0% route), 1 logic levels.

 Constraint Details:

      3.714ns physical path delay SLICE_84 to RAM1/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.330ns

 Physical Path Details:

      Data path SLICE_84 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28C.CLK to     R17C28C.Q1 SLICE_84 (from I_c)
ROUTE        10     3.305     R17C28C.Q1 to *_R20C10.ADB12 RAM1_read.count_12 (to CK1_c_derived_238)
                  --------
                    3.714   (11.0% logic, 89.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28C.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R20C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.373ns (weighted slack = 0.746ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i7  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_2_5(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.671ns  (11.1% logic, 88.9% route), 1 logic levels.

 Constraint Details:

      3.671ns physical path delay SLICE_87 to RAM1/DAQ_RAM_0_0_2_5 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.373ns

 Physical Path Details:

      Data path SLICE_87 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28A.CLK to     R17C28A.Q0 SLICE_87 (from I_c)
ROUTE        10     3.262     R17C28A.Q0 to *R_R13C10.ADB7 RAM1_read.count_7 (to CK1_c_derived_238)
                  --------
                    3.671   (11.1% logic, 88.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28A.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.373ns (weighted slack = 0.746ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i7  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_0_7(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.671ns  (11.1% logic, 88.9% route), 1 logic levels.

 Constraint Details:

      3.671ns physical path delay SLICE_87 to RAM1/DAQ_RAM_0_0_0_7 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.373ns

 Physical Path Details:

      Data path SLICE_87 to RAM1/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28A.CLK to     R17C28A.Q0 SLICE_87 (from I_c)
ROUTE        10     3.262     R17C28A.Q0 to *R_R13C13.ADB7 RAM1_read.count_7 (to CK1_c_derived_238)
                  --------
                    3.671   (11.1% logic, 88.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C28A.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C13.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.431ns (weighted slack = 0.862ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_744__i1  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_2_5(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.613ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      3.613ns physical path delay SLICE_91 to RAM1/DAQ_RAM_0_0_2_5 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.431ns

 Physical Path Details:

      Data path SLICE_91 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C27B.CLK to     R17C27B.Q0 SLICE_91 (from I_c)
ROUTE        10     3.204     R17C27B.Q0 to *R_R13C10.ADB1 RAM1_read.count_1 (to CK1_c_derived_238)
                  --------
                    3.613   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.726      R2C19A.F0 to    R21C20D.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R21C20D.CLK to     R21C20D.Q0 SLICE_148
ROUTE         9     2.107     R21C20D.Q0 to    R17C27B.CLK I_c
                  --------
                   10.909   (18.3% logic, 81.7% route), 3 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C10.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.543ns (weighted slack = 1.086ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_746__i10  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_1_6(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.448ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      3.448ns physical path delay SLICE_69 to RAM2/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.380ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.991ns) by 0.543ns

 Physical Path Details:

      Data path SLICE_69 to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 SLICE_69 (from J_c)
ROUTE        10     3.039     R17C30B.Q1 to *_R13C27.ADB10 RAM2_read.count_10 (to CK1_c_derived_238)
                  --------
                    3.448   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.762      R2C19A.F0 to    R14C18B.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 SLICE_149
ROUTE         9     2.124     R14C18B.Q0 to    R17C30B.CLK J_c
                  --------
                   10.962   (18.2% logic, 81.8% route), 3 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C27.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.


Passed: The following path meets requirements by 0.543ns (weighted slack = 1.086ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_746__i10  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_3_4(ASIC)  (to CK1_c_derived_238 +)

   Delay:               3.448ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      3.448ns physical path delay SLICE_69 to RAM2/DAQ_RAM_0_0_3_4 meets
      6.250ns delay constraint less
      2.380ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.991ns) by 0.543ns

 Physical Path Details:

      Data path SLICE_69 to RAM2/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 SLICE_69 (from J_c)
ROUTE        10     3.039     R17C30B.Q1 to *_R13C24.ADB10 RAM2_read.count_10 (to CK1_c_derived_238)
                  --------
                    3.448   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.762      R2C19A.F0 to    R14C18B.CLK CK1_c_derived_238
REG_DEL     ---     0.409    R14C18B.CLK to     R14C18B.Q0 SLICE_149
ROUTE         9     2.124     R14C18B.Q0 to    R17C30B.CLK J_c
                  --------
                   10.962   (18.2% logic, 81.8% route), 3 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI CK1
ROUTE         2     4.083       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.452      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     2.915      R2C19A.F0 to *R_R13C24.CLKB CK1_c_derived_238
                  --------
                    8.582   (18.5% logic, 81.5% route), 2 logic levels.

Report:   83.893MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK2" 80.000000 MHz ;    |   80.000 MHz|  150.150 MHz|   0  
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |   80.000 MHz|   83.893 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: J_c   Source: SLICE_149.Q0   Loads: 9
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 16

Clock Domain: I_c   Source: SLICE_148.Q0   Loads: 9
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 16

Clock Domain: FCK_N_684   Source: SLICE_237.F1   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 15

Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0   Loads: 136
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: J_c   Source: SLICE_149.Q0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 13

   Clock Domain: I_c   Source: SLICE_148.Q0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 13


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 6 nets, and 1686 connections (82.65% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jan 03 16:42:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "CK2" 80.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY PORT "CK1" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "CK2" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i11  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_6_1(ASIC)  (to FCK_N_684 +)

   Delay:               0.417ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      0.417ns physical path delay SLICE_162 to RAM1/DAQ_RAM_0_0_6_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.076ns

 Physical Path Details:

      Data path SLICE_162 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q0 SLICE_162 (from CK1_c_derived_238)
ROUTE        20     0.284     R18C20C.Q0 to *_R20C21.ADA10 data_addr_10 (to FCK_N_684)
                  --------
                    0.417   (31.9% logic, 68.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R18C20C.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C21.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.077ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i10  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_6_1(ASIC)  (to FCK_N_684 +)

   Delay:               0.418ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      0.418ns physical path delay SLICE_161 to RAM1/DAQ_RAM_0_0_6_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.077ns

 Physical Path Details:

      Data path SLICE_161 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q1 SLICE_161 (from CK1_c_derived_238)
ROUTE        19     0.285     R18C20B.Q1 to *R_R20C21.ADA9 data_addr_9 (to FCK_N_684)
                  --------
                    0.418   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R18C20B.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C21.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i3  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_7_0(ASIC)  (to FCK_N_684 +)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 1 logic levels.

 Constraint Details:

      0.431ns physical path delay SLICE_157 to RAM1/DAQ_RAM_0_0_7_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.090ns

 Physical Path Details:

      Data path SLICE_157 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18A.CLK to     R19C18A.Q1 SLICE_157 (from CK1_c_derived_238)
ROUTE        31     0.298     R19C18A.Q1 to *R_R20C16.ADA2 data_addr_2 (to FCK_N_684)
                  --------
                    0.431   (30.9% logic, 69.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R19C18A.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C16.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i2  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_3_4(ASIC)  (to FCK_N_684 +)

   Delay:               0.455ns  (29.2% logic, 70.8% route), 1 logic levels.

 Constraint Details:

      0.455ns physical path delay SLICE_157 to RAM1/DAQ_RAM_0_0_3_4 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.114ns

 Physical Path Details:

      Data path SLICE_157 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18A.CLK to     R19C18A.Q0 SLICE_157 (from CK1_c_derived_238)
ROUTE        31     0.322     R19C18A.Q0 to *R_R13C16.ADA1 data_addr_1 (to FCK_N_684)
                  --------
                    0.455   (29.2% logic, 70.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R19C18A.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R13C16.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i2  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_7_0(ASIC)  (to FCK_N_684 +)

   Delay:               0.458ns  (29.0% logic, 71.0% route), 1 logic levels.

 Constraint Details:

      0.458ns physical path delay SLICE_157 to RAM1/DAQ_RAM_0_0_7_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.117ns

 Physical Path Details:

      Data path SLICE_157 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18A.CLK to     R19C18A.Q0 SLICE_157 (from CK1_c_derived_238)
ROUTE        31     0.325     R19C18A.Q0 to *R_R20C16.ADA1 data_addr_1 (to FCK_N_684)
                  --------
                    0.458   (29.0% logic, 71.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R19C18A.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C16.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i6  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_7_0(ASIC)  (to FCK_N_684 +)

   Delay:               0.462ns  (28.8% logic, 71.2% route), 1 logic levels.

 Constraint Details:

      0.462ns physical path delay SLICE_159 to RAM1/DAQ_RAM_0_0_7_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.121ns

 Physical Path Details:

      Data path SLICE_159 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18D.CLK to     R19C18D.Q0 SLICE_159 (from CK1_c_derived_238)
ROUTE        20     0.329     R19C18D.Q0 to *R_R20C16.ADA5 data_addr_5 (to FCK_N_684)
                  --------
                    0.462   (28.8% logic, 71.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R19C18D.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C16.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i10  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to FCK_N_684 +)

   Delay:               0.523ns  (25.4% logic, 74.6% route), 1 logic levels.

 Constraint Details:

      0.523ns physical path delay SLICE_161 to RAM2/DAQ_RAM_0_0_4_3 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.182ns

 Physical Path Details:

      Data path SLICE_161 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q1 SLICE_161 (from CK1_c_derived_238)
ROUTE        19     0.390     R18C20B.Q1 to *R_R20C24.ADA9 data_addr_9 (to FCK_N_684)
                  --------
                    0.523   (25.4% logic, 74.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R18C20B.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C24.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i13  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_6_1(ASIC)  (to FCK_N_684 +)

   Delay:               0.526ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      0.526ns physical path delay SLICE_163 to RAM1/DAQ_RAM_0_0_6_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.185ns

 Physical Path Details:

      Data path SLICE_163 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q0 SLICE_163 (from CK1_c_derived_238)
ROUTE        19     0.393     R18C20D.Q0 to *_R20C21.ADA12 data_addr_12 (to FCK_N_684)
                  --------
                    0.526   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R18C20D.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C21.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i6  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_3_4(ASIC)  (to FCK_N_684 +)

   Delay:               0.532ns  (25.0% logic, 75.0% route), 1 logic levels.

 Constraint Details:

      0.532ns physical path delay SLICE_159 to RAM1/DAQ_RAM_0_0_3_4 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.191ns

 Physical Path Details:

      Data path SLICE_159 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18D.CLK to     R19C18D.Q0 SLICE_159 (from CK1_c_derived_238)
ROUTE        20     0.399     R19C18D.Q0 to *R_R13C16.ADA5 data_addr_5 (to FCK_N_684)
                  --------
                    0.532   (25.0% logic, 75.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R19C18D.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R13C16.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i11  (from CK1_c_derived_238 +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to FCK_N_684 +)

   Delay:               0.532ns  (25.0% logic, 75.0% route), 1 logic levels.

 Constraint Details:

      0.532ns physical path delay SLICE_162 to RAM2/DAQ_RAM_0_0_4_3 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.289ns skew requirement (totaling 0.341ns) by 0.191ns

 Physical Path Details:

      Data path SLICE_162 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q0 SLICE_162 (from CK1_c_derived_238)
ROUTE        20     0.399     R18C20C.Q0 to *_R20C24.ADA10 data_addr_10 (to FCK_N_684)
                  --------
                    0.532   (25.0% logic, 75.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D0 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D0 to      R2C19A.F0 SLICE_237
ROUTE       136     1.113      R2C19A.F0 to    R18C20C.CLK CK1_c_derived_238
                  --------
                    3.203   (19.5% logic, 80.5% route), 2 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         39.PAD to       39.PADDI CK1
ROUTE         2     1.464       39.PADDI to      R2C19A.D1 CK1_c
CTOF_DEL    ---     0.177      R2C19A.D1 to      R2C19A.F1 SLICE_237
ROUTE        16     1.402      R2C19A.F1 to *R_R20C24.CLKA FCK_N_684
                  --------
                    3.492   (17.9% logic, 82.1% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK2" 80.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: J_c   Source: SLICE_149.Q0   Loads: 9
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 16

Clock Domain: I_c   Source: SLICE_148.Q0   Loads: 9
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 16

Clock Domain: FCK_N_684   Source: SLICE_237.F1   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 15

Clock Domain: CK1_c_derived_238   Source: SLICE_237.F0   Loads: 136
   Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: J_c   Source: SLICE_149.Q0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 13

   Clock Domain: I_c   Source: SLICE_148.Q0
      Covered under: FREQUENCY PORT "CK1" 80.000000 MHz ;   Transfers: 13


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 6 nets, and 1686 connections (82.65% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
