% load "renkon.rb"
% input  = "/home/work/takau/bhewtek/data/mnist/binput"
// % weight = "/home/work/takau/bhewtek/data/mnist/lenet"
% weight = "/home/work/takau/bhewtek/rtl/hashed/train/lh_t"
% num = 2; file = 4
% offset = 75 # addr offset where bwb_2 start at

`timescale 1 ns / 1 ps

module test_top_first;
`include "renkon.vh"

  /*AUTOREGINPUT*/

  /*AUTOWIRE*/

  //clock
  always
  begin
    clk = 0;
    #(STEP/2);
    clk = 1;
    #(STEP/2);
  end

  reg [DWIDTH-1:0] mem_in [2**INSIZE-1:0];
  <%- for i in 0...$core -%>
  reg [DWIDTH-1:0] mem_w<%=i%> [2**WSIZE-1:0];
  reg [DWIDTH-1:0] mem_b<%=i%> [2**BSIZE-1:0];
  <%- end -%>

  integer i;
  initial
  begin
    // $set_toggle_region(test_top.dut0);

    // mem_clear;
    mem_clear_direct;

    xrst = 0;
    req = 0;

    input_we = 0;
    input_addr = 0;
    write_input = 0;

    weight_we = 4'd0;
    weight_addr = 0;
    write_weight = 0;

    bias_we = 4'd0;
    bias_addr = 0;
    write_bias = 0;

    output_re = 0;
    output_addr = 0;

    #(STEP);
    xrst = 1;

    read_input_direct;
    // read_input;
    // input_we = 1;
    // for (i=0; i<2**INSIZE; i=i+1)
    // begin
    //   input_addr = i;
    //   #(STEP);
    //   write_input = mem_in[i];
    //   #(STEP);
    // end
    // input_we = 0;
    // input_addr = 0;
    // write_input = 0;

    read_weight_direct;
    read_bias_direct;
    // read_weight;
    // <%- for n in 0...$core -%>
    // weight_we = 4'd<%=n+1%>;
    // for (i=0; i<2**WSIZE; i=i+1)
    // begin
    //  weight_addr = i;
    //  #(STEP);
    //  write_weight = mem_w<%=n%>[i];
    //  #(STEP);
    // end
    // weight_we = 4'd0;
    // weight_addr = 0;
    // write_weight = 0;
    // <%- end -%>

    // $toggle_start();
    #(STEP);

    req           = 0;
    fil_size      = FSIZE;
    pool_size     = PSIZE;
    img_size      = 28;
    total_in      = 1;
    total_out     = N_F1;
    input_addr    = 0;
    weight_addr   = 0;
    input_we      = 0;
    write_input   = 0;
    write_weight  = 0;
    weight_we     = 4'd0;
    output_addr   = 0;
    output_re     = 0;

    #(STEP);

    req = 1;

    #(STEP);

    req = 0;

    while(!ack) #(STEP);
    #(STEP*10);

    // valid_memin;
    // valid_memw;
    write_output;

    // $toggle_stop();
    // $toggle_report(
    //   "../saif_rtl/saif{RENKON_CORE}/rtl_top{NUM}_{FILE}.saif",
    //   1.0e-9,
    //   "test_top"
    // );
    $finish();
  end

  top dut0(/*AUTOINST*/);

  task mem_clear;
    begin
      for (i=0; i<2**INSIZE; i=i+1)
        mem_in[i] = {DWIDTH{1'b0}};

      <%- for i in 0...$core -%>
      for (i=0; i<2**WSIZE; i=i+1)
        mem_w<%=i%>[i] = {DWIDTH{1'b0}};

      for (i=0; i<2**BSIZE; i=i+1)
        mem_b<%=i%>[i] = {DWIDTH{1'b0}};
      <%- end -%>
    end
  endtask

  task mem_clear_direct;
    begin
      for (i=0; i<2**INSIZE; i=i+1)
        dut0.mem_input.mem[i] = {DWIDTH{1'b0}};

      <%- for i in 0...$core -%>
      for (i=0; i<2**WSIZE; i=i+1)
        dut0.mem_weight<%=i%>.mem[i] = {DWIDTH{1'b0}};

      for (i=0; i<2**BSIZE; i=i+1)
        dut0.mem_bias<%=i%>.mem[i] = {DWIDTH{1'b0}};
      <%- end -%>
    end
  endtask

  task read_input;
    begin
      <%- for i in 0...1 -%>
      $readmemb(
        "<%=input%>/<%=num%>/data<%=file%>.bin",
        mem_in,
        <%=($in_hei**2)*i%>,
        <%=($in_hei**2)*(i+1)-1%>
      );
      <%- end -%>
    end
  endtask

  task read_input_direct;
    begin
      <%- for i in 0...1 -%>
      $readmemb(
        "<%=input%>/<%=num%>/data<%=file%>.bin",
        // "../data/binrand_input.dat",
        dut0.mem_input.mem,
        <%=($in_hei**2)*i%>,
        <%=($in_hei**2)*(i+1)-1%>
      );
      <%- end -%>
    end
  endtask

  task read_weight;
    begin
      <%- for i in 0...$n_f1/$core -%>
      <%-   for j in 0...1 -%>
      <%-     for k in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$core*i+k%>_<%=j%>.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*(1*i+j)%>,
        <%=($fsize**2)*(1*i+j+1)-1%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
      <%- if $n_f1 % $core != 0 -%>
      <%-   for j in 0...1 -%>
      <%-     for k in 0...$core -%>
      <%-       if ($n_f1 - ($n_f1 % $core) + k) < $n_f1 -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$n_f1-($n_f1%$core)+k%>_<%=j%>.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j)%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j+1)-1%>
      );
      <%-       else -%>
      $readmemb(
        "<%=weight%>/bwb_1/null_w.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j)%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j+1)-1%>
      );
      <%-       end -%>
      <%-     end -%>
      <%-   end -%>
      <%- end -%>

      <%- for i in 0...$n_f2/$core -%>
      <%-   for j in 0...$n_f1 -%>
      <%-     for k in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_2/data<%=$core*i+k%>_<%=j%>.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*($n_f1*i+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*i+j+1)-1%> + <%=offset%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
      <%- if $n_f2 % $core != 0 -%>
      <%-   for j in 0...$n_f1 -%>
      <%-     for k in 0...$core -%>
      <%-       if ($n_f2 - ($n_f2 % $core) + k) < $n_f2 -%>
      $readmemb(
        "<%=weight%>/bwb_2/data<%=$n_f2-($n_f2%$core)+k%>_<%=j%>.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j+1)-1%> + <%=offset%>
      );
      <%-       else -%>
      $readmemb(
        "<%=weight%>/bwb_2/null_w.bin",
        mem_w<%=k%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j+1)-1%> + <%=offset%>
      );
      <%-       end -%>
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
    end
  endtask

  task read_bias;
    begin
      <%- for i in 0...$n_f1/$core -%>
      <%-   for j in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$core*i+j%>.bin",
        mem_b<%=j%>,
        <%=i%>, <%=i%>
      );
      <%-   end -%>
      <%- end -%>
      <%- if $n_f1 % $core != 0 -%>
      <%-   for j in 0...$core -%>
      <%-     if ($n_f1 - ($n_f1 % $core) + j) < $n_f1 -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$n_f1-($n_f1%$core)+j%>.bin",
        mem_b<%=j%>,
        <%=($n_f1/$core)%>, <%=($n_f1/$core)%>
      );
      <%-     else -%>
      $readmemb(
        "<%=weight%>/bwb_1/null_b.bin",
        mem_b<%=j%>,
        <%=($n_f1/$core)%>, <%=($n_f1/$core)%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
    end
  endtask

  task read_weight_direct;
    begin
      <%- for i in 0...$n_f1/$core -%>
      <%-   for j in 0...1 -%>
      <%-     for k in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$core*i+k%>_<%=j%>.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*(1*i+j)%>,
        <%=($fsize**2)*(1*i+j+1)-1%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
      <%- if $n_f1 % $core != 0 -%>
      <%-   for j in 0...1 -%>
      <%-     for k in 0...$core -%>
      <%-       if ($n_f1 - ($n_f1 % $core) + k) < $n_f1 -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$n_f1-($n_f1%$core)+k%>_<%=j%>.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*(1*($n_f1/$core)+j)%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j+1)-1%>
      );
      <%-       else -%>
      $readmemb(
        "<%=weight%>/bwb_1/null_w.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*(1*($n_f1/$core)+j)%>,
        <%=($fsize**2)*(1*($n_f1/$core)+j+1)-1%>
      );
      <%-       end -%>
      <%-     end -%>
      <%-   end -%>
      <%- end -%>

      <%- for i in 0...$n_f2/$core -%>
      <%-   for j in 0...$n_f1 -%>
      <%-     for k in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_2/data<%=$core*i+k%>_<%=j%>.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*($n_f1*i+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*i+j+1)-1%> + <%=offset%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
      <%- if $n_f2 % $core != 0 -%>
      <%-   for j in 0...$n_f1 -%>
      <%-     for k in 0...$core -%>
      <%-       if ($n_f2 - ($n_f2 % $core) + k) < $n_f2 -%>
      $readmemb(
        "<%=weight%>/bwb_2/data<%=$n_f2-($n_f2%$core)+k%>_<%=j%>.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j+1)-1%> + <%=offset%>
      );
      <%-       else -%>
      $readmemb(
        "<%=weight%>/bwb_2/null_w.bin",
        dut0.mem_weight<%=k%>.mem,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j)%> + <%=offset%>,
        <%=($fsize**2)*($n_f1*($n_f2/$core)+j+1)-1%> + <%=offset%>
      );
      <%-       end -%>
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
    end
  endtask

  task read_bias_direct;
    begin
      <%- for i in 0...$n_f1/$core -%>
      <%-   for j in 0...$core -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$core*i+j%>.bin",
        dut0.mem_bias<%=j%>.mem,
        <%=i%>, <%=i%>
      );
      <%-   end -%>
      <%- end -%>
      <%- if $n_f1 % $core != 0 -%>
      <%-   for j in 0...$core -%>
      <%-     if ($n_f1 - ($n_f1 % $core) + j) < $n_f1 -%>
      $readmemb(
        "<%=weight%>/bwb_1/data<%=$n_f1-($n_f1%$core)+j%>.bin",
        dut0.mem_bias<%=j%>.mem,
        <%=($n_f1/$core)%>, <%=($n_f1/$core)%>
      );
      <%-     else -%>
      $readmemb(
        "<%=weight%>/bwb_1/null_b.bin",
        dut0.mem_bias<%=j%>.mem,
        <%=($n_f1/$core)%>, <%=($n_f1/$core)%>
      );
      <%-     end -%>
      <%-   end -%>
      <%- end -%>
    end
  endtask

  task write_output;
    integer fd;
    integer i;
    integer out_size;
    integer o_unit;
    integer o_offset;
    integer o_index;
    begin
      fd = $fopen("test_top_first.dat", "w");
      out_size = 2880;
      o_unit = 144;
      for (i=0; i<out_size; i=i+1)
      begin
        o_offset = i % o_unit;
        o_index  = i / o_unit;
        if (o_offset == 0)
          output_re = o_index % <%=$core%> + 1;
        output_addr = o_offset + o_unit*(o_index/<%=$core%>);
        #(STEP*2);
        $fdisplay(fd, "%0d", read_output);
      end
      output_addr = 0;
      output_re   = 0;
      #(STEP);
      $fclose(fd);
    end
  endtask

  task valid_memin;
    integer i;
    integer in_size;
    begin
      in_size = 784;
      for (i = 0; i < in_size; i = i + 1)
      begin
        #(STEP);
        input_addr = i;
        #(STEP);
        if (dut0.read_input != mem_in[i])
          $display("Fail: %d", i);
      end
      $display("valid_memin complete.");
    end
  endtask

  task valid_memw;
    integer i;
    integer w_size;
    begin
      w_size = 20*1*5*5;
      <%- $core.times do |i| -%>
      for (i = 0; i < w_size; i = i + 1)
      begin
        #(STEP);
        weight_addr = i;
        #(STEP);
        if (dut0.read_weight<%=i%> != mem_w<%=i%>[i])
          $display("Fail: %d", i);
      end
      <%- end -%>
      $display("valid_memw complete.");
    end
  endtask

  always
  begin
    #(STEP/2-1);
    $display(
      "%5d: ", $time/STEP,
      "%d ",   xrst,
      "%d ",   req,
      "%d ",   ack,
      "%d ",   dut0.ctrl.ctrl_core.r_state,
      "| ",
      "%d ",  dut0.ctrl.ctrl_core.out_begin,
      "%d ",  dut0.ctrl.ctrl_core.out_valid,
      "%d: ", dut0.ctrl.ctrl_core.out_end,
      "%2d ", dut0.ctrl.ctrl_core.r_count_out,
      "%2d ", dut0.ctrl.ctrl_core.r_count_in,
      "%2d ", dut0.ctrl.ctrl_core.r_input_x,
      "%2d ", dut0.ctrl.ctrl_core.r_input_y,
      "%2d ", dut0.ctrl.ctrl_core.r_weight_x,
      "%2d ", dut0.ctrl.ctrl_core.r_weight_y,
      "%d ",  dut0.ctrl.ctrl_core.r_state_weight,
      "| ",
      "%d ",  dut0.ctrl.ctrl_conv.out_begin,
      "%d ",  dut0.ctrl.ctrl_conv.out_valid,
      "%d: ", dut0.ctrl.ctrl_conv.out_end,
      "%d ",  dut0.core0.fmap,
      "| ",
      "%d ",  dut0.ctrl.ctrl_bias.out_begin,
      "%d ",  dut0.ctrl.ctrl_bias.out_valid,
      "%d: ", dut0.ctrl.ctrl_bias.out_end,
      "%4d ", dut0.mem_bias_addr,
      "%4d ", dut0.core0.read_bias,
      "%d ",  dut0.core0.breg_we,
      "%d ",  dut0.core0.bias.out_en,
      "%4d ", dut0.core0.bias.r_bias,
      "%d ",  dut0.core0.bias.pixel_in,
      "%4d ", dut0.core0.bias.pixel_out,
      "| ",
      "%4d ", dut0.mem_bias0.mem[0],
      "%4d ", dut0.mem_bias0.mem[1],
      "%4d ", dut0.mem_bias0.mem[2],
      "| ",
      "%d ",  dut0.ctrl.ctrl_relu.out_begin,
      "%d ",  dut0.ctrl.ctrl_relu.out_valid,
      "%d: ", dut0.ctrl.ctrl_relu.out_end,
      "%d ",  dut0.core0.actived,
      "| ",
      "%d ",  dut0.ctrl.ctrl_pool.out_begin,
      "%d ",  dut0.ctrl.ctrl_pool.out_valid,
      "%d: ", dut0.ctrl.ctrl_pool.out_end,
      "%d ",  dut0.core0.pmap,
      "|"
    );
    #(STEP/2+1);
  end

endmodule

// Local Variables:
// verilog-library-directories:("." "..")
// End:
