#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jan 17 15:58:09 2018
# Process ID: 27110
# Current directory: /home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1373.074 ; gain = 69.031 ; free physical = 3129 ; free virtual = 110746
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 295c988ee

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d0d595dd

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1733.504 ; gain = 0.000 ; free physical = 2794 ; free virtual = 110411

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 39 cells.
Phase 2 Constant Propagation | Checksum: e6208861

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1733.504 ; gain = 0.000 ; free physical = 2793 ; free virtual = 110410

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 951 unconnected nets.
INFO: [Opt 31-11] Eliminated 302 unconnected cells.
Phase 3 Sweep | Checksum: 143de8119

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1733.504 ; gain = 0.000 ; free physical = 2793 ; free virtual = 110410

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.504 ; gain = 0.000 ; free physical = 2793 ; free virtual = 110410
Ending Logic Optimization Task | Checksum: 143de8119

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1733.504 ; gain = 0.000 ; free physical = 2793 ; free virtual = 110410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: ff04c23e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2667 ; free virtual = 110284
Ending Power Optimization Task | Checksum: ff04c23e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2075.711 ; gain = 342.207 ; free physical = 2667 ; free virtual = 110284
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.711 ; gain = 771.668 ; free physical = 2667 ; free virtual = 110284
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2666 ; free virtual = 110284
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 448 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110280
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2662 ; free virtual = 110280

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 075e6775

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2662 ; free virtual = 110280

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 075e6775

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2662 ; free virtual = 110280

Phase 1.1.1.3 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.5 IOBufferPlacementChecker
Phase 1.1.1.6 DSPChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.10 DisallowedInsts | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.13 ShapePlacementValidityChecker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.14 HdioRelatedChecker
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.14 HdioRelatedChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 075e6775

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1.1.13 ShapePlacementValidityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
WARNING: [Place 30-568] A LUT 'clk_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	pwm_0/down_clocking_odd_0/clk_reg {FDCE}
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 6f6143ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6f6143ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1698dff46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2661 ; free virtual = 110279

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 194c77bc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2660 ; free virtual = 110278

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 194c77bc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2656 ; free virtual = 110275
Phase 1.2.1 Place Init Design | Checksum: 1d4ec1353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2650 ; free virtual = 110269
Phase 1.2 Build Placer Netlist Model | Checksum: 1d4ec1353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2650 ; free virtual = 110269

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d4ec1353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2650 ; free virtual = 110269
Phase 1 Placer Initialization | Checksum: 1d4ec1353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2650 ; free virtual = 110269

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1eec090a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eec090a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1642bc1b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1acc12057

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1acc12057

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 209a0019a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14cf2ebed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2645 ; free virtual = 110263

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 274643a65

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110265

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 24b980197

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110265

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 24b980197

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110265

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13c05beb6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2647 ; free virtual = 110265
Phase 3 Detail Placement | Checksum: 13c05beb6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2647 ; free virtual = 110265

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 174b8d8ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110265

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.721. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264
Phase 4.1 Post Commit Optimization | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 93bc9705

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 13ef89c36

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ef89c36

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264
Ending Placer Task | Checksum: 11629ecff

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 119 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2646 ; free virtual = 110264
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2641 ; free virtual = 110264
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2644 ; free virtual = 110263
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2643 ; free virtual = 110262
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2643 ; free virtual = 110262
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 21afd674 ConstDB: 0 ShapeSum: f47a168b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1933b1bf9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2583 ; free virtual = 110203

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1933b1bf9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2583 ; free virtual = 110203

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1933b1bf9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2562 ; free virtual = 110182

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1933b1bf9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2562 ; free virtual = 110182
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20153e5e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2545 ; free virtual = 110164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.262 | TNS=-3.555 | WHS=-0.892 | THS=-265.897|

Phase 2 Router Initialization | Checksum: 1b90c59e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2545 ; free virtual = 110164

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22f14c315

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2544 ; free virtual = 110164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1261
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1758e0e32

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.901 | TNS=-616.866| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 22c05081f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 24ca20717

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
Phase 4.1.2 GlobIterForTiming | Checksum: 1a808c58b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
Phase 4.1 Global Iteration 0 | Checksum: 1a808c58b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f0d0040c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.856 | TNS=-572.481| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: f262674a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 157d65144

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
Phase 4.2.2 GlobIterForTiming | Checksum: 222cc31bf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155
Phase 4.2 Global Iteration 1 | Checksum: 222cc31bf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2536 ; free virtual = 110155

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: e5f8ed2a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.787 | TNS=-455.914| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: f719b8e0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 17e120c59

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
Phase 4.3.2 GlobIterForTiming | Checksum: 14db8a90c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
Phase 4.3 Global Iteration 2 | Checksum: 14db8a90c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 17edddea6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.830 | TNS=-525.234| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ca497bd1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
Phase 4 Rip-up And Reroute | Checksum: 1ca497bd1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a26bef46

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.710 | TNS=-416.195| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12d77f796

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12d77f796

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
Phase 5 Delay and Skew Optimization | Checksum: 12d77f796

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141d71e0a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.711 ; gain = 0.000 ; free physical = 2535 ; free virtual = 110155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.686 | TNS=-403.680| WHS=-0.353 | THS=-7.362 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 100bf1e1f

Time (s): cpu = 00:02:45 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296
Phase 6.1 Hold Fix Iter | Checksum: 100bf1e1f

Time (s): cpu = 00:02:45 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296
Phase 6 Post Hold Fix | Checksum: 1bc5247e9

Time (s): cpu = 00:02:45 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53762 %
  Global Horizontal Routing Utilization  = 1.71725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 140bb2d20

Time (s): cpu = 00:02:45 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140bb2d20

Time (s): cpu = 00:02:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16622fad3

Time (s): cpu = 00:02:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: fba4172d

Time (s): cpu = 00:02:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.686 | TNS=-403.680| WHS=0.070  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fba4172d

Time (s): cpu = 00:02:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3840.934 ; gain = 1765.223 ; free physical = 676 ; free virtual = 108296

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 120 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3841.031 ; gain = 1765.320 ; free physical = 676 ; free virtual = 108296
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3872.949 ; gain = 0.000 ; free physical = 669 ; free virtual = 108296
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/quadratic_func_dt/quadratic_func_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 15:59:31 2018...
