5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race5.vcd -o race5.cdd -v race5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race5.v 11 45 1
2 1 24 8000c 1 3d 5002 0 0 1 34 2 $u2
1 a 13 3000a 1 0 3 0 4 33 90aa
1 b 13 83000d 1 0 3 0 4 33 9aa
1 clk 14 83000a 1 0 0 0 1 33 1102
1 i 15 3000a 1 0 31 0 32 97 aa aa aa aa aa aa aa aa
4 1 1 0 0
7 0 18 18
3 1 main.$u2 "main.$u2" race5.v 0 34 1
2 2 25 7000d 1 0 1004 0 0 4 36 0
2 3 25 10001 0 1 400 0 0 b
2 4 25 1000d 1 37 6 2 3
2 5 26 7000a 1 0 1004 0 0 1 36 0
2 6 26 10003 0 1 400 0 0 clk
2 7 26 1000a 1 37 6 5 6
2 8 27 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 9 27 10002 2 2c 900a 8 0 32 34 aa aa aa aa aa aa aa aa
2 10 28 7000a 1 0 1008 0 0 1 36 1
2 11 28 10003 0 1 400 0 0 clk
2 12 28 1000a 1 37 a 10 11
2 13 29 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 14 29 10002 2 2c 900a 13 0 32 34 aa aa aa aa aa aa aa aa
2 15 30 7000d 1 0 1008 0 0 4 36 41
2 16 30 10001 0 1 400 0 0 b
2 17 30 1000d 1 37 a 15 16
2 18 31 7000a 1 0 1004 0 0 1 36 0
2 19 31 10003 0 1 400 0 0 clk
2 20 31 1000a 1 37 6 18 19
2 21 32 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 22 32 10002 2 2c 900a 21 0 32 34 aa aa aa aa aa aa aa aa
2 23 33 7000a 1 0 1008 0 0 1 36 1
2 24 33 10003 0 1 400 0 0 clk
2 25 33 1000a 1 37 a 23 24
4 25 0 0 0
4 22 0 25 0
4 20 0 22 22
4 17 0 20 20
4 14 0 17 0
4 12 0 14 14
4 9 0 12 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u3 "main.$u3" race5.v 0 43 1
