<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3694" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3694{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3694{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3694{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3694{left:187px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t5_3694{left:282px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t6_3694{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3694{left:69px;bottom:777px;}
#t8_3694{left:95px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3694{left:69px;bottom:754px;}
#ta_3694{left:95px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tb_3694{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3694{left:69px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3694{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3694{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3694{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3694{left:69px;bottom:642px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#th_3694{left:69px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#ti_3694{left:69px;bottom:608px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tj_3694{left:69px;bottom:549px;letter-spacing:0.14px;}
#tk_3694{left:151px;bottom:549px;letter-spacing:0.15px;word-spacing:0.01px;}
#tl_3694{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3694{left:69px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3694{left:69px;bottom:492px;letter-spacing:-0.21px;word-spacing:-0.63px;}
#to_3694{left:69px;bottom:475px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_3694{left:69px;bottom:458px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tq_3694{left:69px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tr_3694{left:69px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#ts_3694{left:69px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3694{left:69px;bottom:374px;}
#tu_3694{left:95px;bottom:377px;letter-spacing:-0.18px;word-spacing:-0.68px;}
#tv_3694{left:95px;bottom:360px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tw_3694{left:69px;bottom:334px;}
#tx_3694{left:95px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3694{left:81px;bottom:1048px;letter-spacing:-0.17px;word-spacing:0.08px;}
#tz_3694{left:420px;bottom:1048px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t10_3694{left:635px;bottom:1048px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t11_3694{left:81px;bottom:1025px;letter-spacing:-0.17px;}
#t12_3694{left:420px;bottom:1025px;letter-spacing:-0.18px;}
#t13_3694{left:635px;bottom:1025px;letter-spacing:-0.15px;}
#t14_3694{left:81px;bottom:1002px;letter-spacing:-0.17px;}
#t15_3694{left:420px;bottom:1002px;letter-spacing:-0.18px;}
#t16_3694{left:635px;bottom:1002px;letter-spacing:-0.17px;}
#t17_3694{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t18_3694{left:420px;bottom:979px;letter-spacing:-0.18px;}
#t19_3694{left:635px;bottom:979px;letter-spacing:-0.15px;}
#t1a_3694{left:81px;bottom:956px;letter-spacing:-0.17px;}
#t1b_3694{left:420px;bottom:956px;letter-spacing:-0.18px;}
#t1c_3694{left:635px;bottom:956px;letter-spacing:-0.17px;}
#t1d_3694{left:81px;bottom:933px;letter-spacing:-0.17px;}
#t1e_3694{left:420px;bottom:933px;letter-spacing:-0.18px;}
#t1f_3694{left:635px;bottom:933px;letter-spacing:-0.15px;}
#t1g_3694{left:81px;bottom:910px;letter-spacing:-0.17px;}
#t1h_3694{left:420px;bottom:910px;letter-spacing:-0.18px;}
#t1i_3694{left:635px;bottom:910px;letter-spacing:-0.17px;}
#t1j_3694{left:81px;bottom:888px;letter-spacing:-0.08px;}
#t1k_3694{left:420px;bottom:888px;letter-spacing:-0.05px;}
#t1l_3694{left:634px;bottom:888px;letter-spacing:-0.05px;}
#t1m_3694{left:81px;bottom:865px;letter-spacing:-0.16px;}
#t1n_3694{left:420px;bottom:865px;letter-spacing:-0.14px;}
#t1o_3694{left:635px;bottom:865px;letter-spacing:-0.28px;}
#t1p_3694{left:81px;bottom:842px;letter-spacing:-0.17px;}
#t1q_3694{left:420px;bottom:842px;letter-spacing:-0.16px;}
#t1r_3694{left:635px;bottom:842px;letter-spacing:-0.28px;}
#t1s_3694{left:310px;bottom:165px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1t_3694{left:412px;bottom:165px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1u_3694{left:630px;bottom:276px;}
#t1v_3694{left:597px;bottom:276px;}
#t1w_3694{left:224px;bottom:276px;letter-spacing:-0.16px;}
#t1x_3694{left:610px;bottom:276px;}
#t1y_3694{left:356px;bottom:255px;letter-spacing:-0.18px;}
#t1z_3694{left:374px;bottom:287px;letter-spacing:0.13px;}
#t20_3694{left:581px;bottom:276px;}
#t21_3694{left:653px;bottom:225px;letter-spacing:0.09px;word-spacing:0.04px;}

.s1_3694{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3694{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3694{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3694{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3694{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3694{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3694{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3694{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3694{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3694" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3694Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3694" style="-webkit-user-select: none;"><object width="935" height="1210" data="3694/3694.svg" type="image/svg+xml" id="pdf3694" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3694" class="t s1_3694">18-62 </span><span id="t2_3694" class="t s1_3694">Vol. 3B </span>
<span id="t3_3694" class="t s2_3694">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3694" class="t s3_3694">Table 18-19. </span><span id="t5_3694" class="t s3_3694">Re-indexing of COS Numbers and Mapping to CAT/CDP Mask MSRs </span>
<span id="t6_3694" class="t s4_3694">One can derive the MSR address for the data mask or code mask for a given COS number ‘n’ by: </span>
<span id="t7_3694" class="t s5_3694">• </span><span id="t8_3694" class="t s4_3694">data_mask_address (n) = base + (n &lt;&lt;1), where base is the address of IA32_L3_QOS_MASK_0. </span>
<span id="t9_3694" class="t s5_3694">• </span><span id="ta_3694" class="t s4_3694">code_mask_address (n) = base + (n &lt;&lt;1) +1. </span>
<span id="tb_3694" class="t s4_3694">When CDP is enabled, each COS is mapped 1:2 with mask MSRs, with one mask enabling programmatic control </span>
<span id="tc_3694" class="t s4_3694">over data fill location and one mask enabling control over code placement. A variety of overlapped and isolated </span>
<span id="td_3694" class="t s4_3694">mask configurations are possible (see the example in Figure 18-29). </span>
<span id="te_3694" class="t s4_3694">Mask MSR field definitions remain the same. Capacity masks must be formed of contiguous set bits, with a length </span>
<span id="tf_3694" class="t s4_3694">of 1 bit or longer and should not exceed the maximum mask length specified in CPUID. As examples, valid masks </span>
<span id="tg_3694" class="t s4_3694">on a cache with max bitmask length of 16b (from CPUID) include 0xFFFF, 0xFF00, 0x00FF, 0x00F0, 0x0001, </span>
<span id="th_3694" class="t s4_3694">0x0003, and so on. Maximum valid mask lengths are unchanged whether CDP is enabled or disabled, and writes of </span>
<span id="ti_3694" class="t s4_3694">invalid mask values may lead to undefined behavior. Writes to reserved bits will generate #GP(0). </span>
<span id="tj_3694" class="t s6_3694">18.19.6 </span><span id="tk_3694" class="t s6_3694">Code and Data Prioritization (CDP): Enumerating and Enabling L2 CDP Technology </span>
<span id="tl_3694" class="t s4_3694">L2 CDP is an extension of the L2 CAT feature. The presence of the L2 CDP feature is enumerated via </span>
<span id="tm_3694" class="t s4_3694">CPUID.(EAX=10H, ECX=2):ECX.CDP[bit 2] (see Figure 17-33). Most of the CPUID.(EAX=10H, ECX=2) sub-leaf </span>
<span id="tn_3694" class="t s4_3694">data that applies to CAT also apply to CDP. However, CPUID.(EAX=10H, ECX=2):EDX.COS_MAX_CAT specifies the </span>
<span id="to_3694" class="t s4_3694">maximum COS applicable to CAT-only operation. For CDP operations, COS_MAX_CDP is equal to </span>
<span id="tp_3694" class="t s4_3694">(CPUID.(EAX=10H, ECX=2):EDX.COS_MAX_CAT &gt;&gt;1). </span>
<span id="tq_3694" class="t s4_3694">If CPUID.(EAX=10H, ECX=2):ECX.CDP[bit 2] =1, the processor supports L2 CDP and provides a new MSR </span>
<span id="tr_3694" class="t s4_3694">IA32_L2_QOS_CFG at address 0C82H. The layout of IA32_L2_QOS_CFG is shown in Figure 18-37. The bit field </span>
<span id="ts_3694" class="t s4_3694">definition of IA32_L2_QOS_CFG are: </span>
<span id="tt_3694" class="t s5_3694">• </span><span id="tu_3694" class="t s4_3694">Bit 0: L2 CDP Enable. If set, enables CDP, maps CAT mask MSRs into pairs of Data Mask and Code Mask MSRs. </span>
<span id="tv_3694" class="t s4_3694">The maximum allowed value to write into IA32_PQR_ASSOC.COS is COS_MAX_CDP. </span>
<span id="tw_3694" class="t s5_3694">• </span><span id="tx_3694" class="t s4_3694">Bits 63:1: Reserved. Attempts to write to reserved bits result in a #GP(0). </span>
<span id="ty_3694" class="t s7_3694">Mask MSR </span><span id="tz_3694" class="t s7_3694">CAT-only Operation </span><span id="t10_3694" class="t s7_3694">CDP Operation </span>
<span id="t11_3694" class="t s4_3694">IA32_L3_QOS_Mask_0 </span><span id="t12_3694" class="t s4_3694">COS0 </span><span id="t13_3694" class="t s4_3694">COS0.Data </span>
<span id="t14_3694" class="t s4_3694">IA32_L3_QOS_Mask_1 </span><span id="t15_3694" class="t s4_3694">COS1 </span><span id="t16_3694" class="t s4_3694">COS0.Code </span>
<span id="t17_3694" class="t s4_3694">IA32_L3_QOS_Mask_2 </span><span id="t18_3694" class="t s4_3694">COS2 </span><span id="t19_3694" class="t s4_3694">COS1.Data </span>
<span id="t1a_3694" class="t s4_3694">IA32_L3_QOS_Mask_3 </span><span id="t1b_3694" class="t s4_3694">COS3 </span><span id="t1c_3694" class="t s4_3694">COS1.Code </span>
<span id="t1d_3694" class="t s4_3694">IA32_L3_QOS_Mask_4 </span><span id="t1e_3694" class="t s4_3694">COS4 </span><span id="t1f_3694" class="t s4_3694">COS2.Data </span>
<span id="t1g_3694" class="t s4_3694">IA32_L3_QOS_Mask_5 </span><span id="t1h_3694" class="t s4_3694">COS5 </span><span id="t1i_3694" class="t s4_3694">COS2.Code </span>
<span id="t1j_3694" class="t s7_3694">.... </span><span id="t1k_3694" class="t s7_3694">.... </span><span id="t1l_3694" class="t s7_3694">.... </span>
<span id="t1m_3694" class="t s4_3694">IA32_L3_QOS_Mask_’2n’ </span><span id="t1n_3694" class="t s4_3694">COS’2n’ </span><span id="t1o_3694" class="t s4_3694">COS’n’.Data </span>
<span id="t1p_3694" class="t s4_3694">IA32_L3_QOS_Mask_’2n+1’ </span><span id="t1q_3694" class="t s4_3694">COS’2n+1’ </span><span id="t1r_3694" class="t s4_3694">COS’n’.Code </span>
<span id="t1s_3694" class="t s3_3694">Figure 18-37. </span><span id="t1t_3694" class="t s3_3694">Layout of IA32_L2_QOS_CFG </span>
<span id="t1u_3694" class="t s8_3694">0 </span><span id="t1v_3694" class="t s8_3694">2 </span><span id="t1w_3694" class="t s8_3694">63 </span><span id="t1x_3694" class="t s8_3694">1 </span>
<span id="t1y_3694" class="t s8_3694">Reserved </span>
<span id="t1z_3694" class="t s9_3694">IA32_L2_QOS_CFG </span>
<span id="t20_3694" class="t s8_3694">3 </span>
<span id="t21_3694" class="t s9_3694">L2 CDP Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
