/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  wire [17:0] _01_;
  reg [5:0] _02_;
  wire [13:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_3z;
  assign celloutsig_0_22z = ~celloutsig_0_16z[2];
  assign celloutsig_0_2z = ~out_data[0];
  assign celloutsig_1_18z = celloutsig_1_7z | celloutsig_1_13z;
  assign celloutsig_1_4z = celloutsig_1_0z[12:10] + in_data[106:104];
  assign celloutsig_1_5z = { celloutsig_1_0z[13:6], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } + { in_data[165:156], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[11:4], celloutsig_1_7z, celloutsig_1_7z } + celloutsig_1_0z[13:4];
  assign celloutsig_0_5z = celloutsig_0_1z[7:5] + { in_data[49], celloutsig_0_4z, celloutsig_0_2z };
  reg [17:0] _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 18'h00000;
    else _11_ <= in_data[49:32];
  assign { _00_[21:16], out_data[0], _00_[14:10], _01_[5:0] } = _11_;
  reg [13:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 14'h0000;
    else _12_ <= { celloutsig_0_29z[3:2], celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_4z };
  assign out_data[45:32] = _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[145:131] & in_data[125:111];
  assign celloutsig_0_3z = celloutsig_0_1z[7:1] & in_data[54:48];
  assign celloutsig_0_14z = celloutsig_0_11z[13:11] <= _00_[13:11];
  assign celloutsig_1_1z = { celloutsig_1_0z[3:2], celloutsig_1_0z } && { celloutsig_1_0z[9:8], celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:0] && celloutsig_0_1z[5:1];
  assign celloutsig_1_13z = { celloutsig_1_8z[8:0], celloutsig_1_2z } && { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_8z = in_data[80:68] && { _00_[18:16], out_data[0], _00_[14:10], _01_[5], celloutsig_0_5z };
  assign celloutsig_1_3z = ! { in_data[138:136], celloutsig_1_1z };
  assign celloutsig_1_10z = ! celloutsig_1_8z[9:1];
  assign celloutsig_1_19z = ! celloutsig_1_8z[4:2];
  assign celloutsig_0_21z = ! _02_;
  assign celloutsig_1_2z = in_data[133:118] < { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[7:3] * in_data[95:91];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_3z } * { _00_[21:16], out_data[0], _00_[14:10], _01_[5], celloutsig_0_2z };
  assign celloutsig_0_1z = { _00_[16], out_data[0], _00_[14:10], _01_[5:3] } * in_data[37:28];
  assign celloutsig_0_29z = celloutsig_0_3z[4:1] * _02_[3:0];
  assign celloutsig_0_12z = celloutsig_0_1z[8:6] - celloutsig_0_7z[4:2];
  assign celloutsig_0_16z = celloutsig_0_3z[4:2] - celloutsig_0_12z;
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_14z } - { in_data[43:40], celloutsig_0_21z, celloutsig_0_2z };
  assign { _00_[15], _00_[9:0] } = { out_data[0], celloutsig_0_1z };
  assign _01_[17:6] = { _00_[21:16], out_data[0], _00_[14:10] };
  assign { out_data[128], out_data[96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
