--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml motherBoard.twx motherBoard.ncd -o motherBoard.twr
motherBoard.pcf -ucf motherBoard.ucf

Design file:              motherBoard.ncd
Physical constraint file: motherBoard.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk11M
--------------------+------------+------------+------------------+--------+
                    |Max Setup to|Max Hold to |                  | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------------+--------+
dataReady_1         |    4.305(R)|   -2.212(R)|clk11M_IBUF       |   0.000|
                    |   11.347(F)|   -3.115(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<0> |    0.873(R)|    0.538(R)|clk11M_IBUF       |   0.000|
                    |    0.615(F)|    0.737(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<1> |    1.087(R)|    0.366(R)|clk11M_IBUF       |   0.000|
                    |    2.022(F)|   -0.388(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<2> |    1.636(R)|   -0.073(R)|clk11M_IBUF       |   0.000|
                    |    1.072(F)|    0.378(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<3> |    1.551(R)|   -0.005(R)|clk11M_IBUF       |   0.000|
                    |    1.314(F)|    0.185(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<4> |    0.704(R)|    0.663(R)|clk11M_IBUF       |   0.000|
                    |    1.338(F)|    0.152(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<5> |    1.570(R)|   -0.031(R)|clk11M_IBUF       |   0.000|
                    |    1.377(F)|    0.121(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<6> |    1.347(R)|    0.155(R)|clk11M_IBUF       |   0.000|
                    |    1.375(F)|    0.127(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<7> |    1.344(R)|    0.157(R)|clk11M_IBUF       |   0.000|
                    |    0.821(F)|    0.570(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<8> |    0.833(R)|    0.588(R)|clk11M_IBUF       |   0.000|
                    |    0.769(F)|    0.613(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<9> |    0.545(R)|    0.818(R)|clk11M_IBUF       |   0.000|
                    |    0.969(F)|    0.454(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<10>|    1.589(R)|   -0.025(R)|clk11M_IBUF       |   0.000|
                    |    2.208(F)|   -0.544(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<11>|    1.218(R)|    0.273(R)|clk11M_IBUF       |   0.000|
                    |    1.635(F)|   -0.085(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<12>|    0.284(R)|    1.024(R)|clk11M_IBUF       |   0.000|
                    |    0.980(F)|    0.443(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<13>|    0.488(R)|    0.861(R)|clk11M_IBUF       |   0.000|
                    |    1.688(F)|   -0.123(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<14>|    1.226(R)|    0.269(R)|clk11M_IBUF       |   0.000|
                    |    2.305(F)|   -0.617(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<15>|    1.118(R)|    0.356(R)|clk11M_IBUF       |   0.000|
                    |    1.002(F)|    0.425(F)|clk11M_IBUF       |   0.000|
tbre_1              |    4.975(R)|   -2.749(R)|clk11M_IBUF       |   0.000|
                    |   12.035(F)|   -3.428(F)|clk11M_IBUF       |   0.000|
tsre_1              |    3.989(R)|   -1.959(R)|clk11M_IBUF       |   0.000|
                    |   11.066(F)|   -2.653(F)|clk11M_IBUF       |   0.000|
--------------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ram1DataBus<0>|    0.927(F)|    0.503(F)|rst_IBUF          |   0.000|
ram1DataBus<1>|    0.894(F)|    0.530(F)|rst_IBUF          |   0.000|
ram1DataBus<2>|    1.579(F)|   -0.031(F)|rst_IBUF          |   0.000|
ram1DataBus<3>|    1.921(F)|   -0.305(F)|rst_IBUF          |   0.000|
ram1DataBus<4>|    1.235(F)|    0.245(F)|rst_IBUF          |   0.000|
ram1DataBus<5>|    1.437(F)|    0.083(F)|rst_IBUF          |   0.000|
ram1DataBus<6>|    1.325(F)|    0.179(F)|rst_IBUF          |   0.000|
ram1DataBus<7>|    1.310(F)|    0.192(F)|rst_IBUF          |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk11M to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
leddebug<0>          |   20.719(R)|clk11M_IBUF       |   0.000|
                     |   21.695(F)|clk11M_IBUF       |   0.000|
                     |   26.001(R)|serial2/wrn       |   0.000|
leddebug<1>          |   20.775(R)|clk11M_IBUF       |   0.000|
                     |   21.751(F)|clk11M_IBUF       |   0.000|
                     |   26.057(R)|serial2/wrn       |   0.000|
leddebug<2>          |   19.989(R)|clk11M_IBUF       |   0.000|
                     |   20.965(F)|clk11M_IBUF       |   0.000|
                     |   25.271(R)|serial2/wrn       |   0.000|
leddebug<3>          |   21.011(R)|clk11M_IBUF       |   0.000|
                     |   21.987(F)|clk11M_IBUF       |   0.000|
                     |   26.293(R)|serial2/wrn       |   0.000|
leddebug<4>          |   20.379(R)|clk11M_IBUF       |   0.000|
                     |   21.355(F)|clk11M_IBUF       |   0.000|
                     |   25.661(R)|serial2/wrn       |   0.000|
leddebug<5>          |   20.013(R)|clk11M_IBUF       |   0.000|
                     |   20.989(F)|clk11M_IBUF       |   0.000|
                     |   25.295(R)|serial2/wrn       |   0.000|
leddebug<6>          |   20.512(R)|clk11M_IBUF       |   0.000|
                     |   21.488(F)|clk11M_IBUF       |   0.000|
                     |   25.794(R)|serial2/wrn       |   0.000|
leddebug<7>          |   20.053(R)|clk11M_IBUF       |   0.000|
                     |   21.029(F)|clk11M_IBUF       |   0.000|
                     |   25.335(R)|serial2/wrn       |   0.000|
leddebug<8>          |   19.805(R)|clk11M_IBUF       |   0.000|
                     |   20.743(F)|clk11M_IBUF       |   0.000|
                     |   25.049(R)|serial2/wrn       |   0.000|
leddebug<9>          |   20.500(R)|clk11M_IBUF       |   0.000|
                     |   21.438(F)|clk11M_IBUF       |   0.000|
                     |   25.744(R)|serial2/wrn       |   0.000|
leddebug<10>         |   20.459(R)|clk11M_IBUF       |   0.000|
                     |   21.397(F)|clk11M_IBUF       |   0.000|
                     |   25.703(R)|serial2/wrn       |   0.000|
leddebug<11>         |   20.415(R)|clk11M_IBUF       |   0.000|
                     |   21.353(F)|clk11M_IBUF       |   0.000|
                     |   25.659(R)|serial2/wrn       |   0.000|
leddebug<12>         |   20.601(R)|clk11M_IBUF       |   0.000|
                     |   21.539(F)|clk11M_IBUF       |   0.000|
                     |   25.845(R)|serial2/wrn       |   0.000|
leddebug<13>         |   20.402(R)|clk11M_IBUF       |   0.000|
                     |   21.340(F)|clk11M_IBUF       |   0.000|
                     |   25.646(R)|serial2/wrn       |   0.000|
leddebug<14>         |   23.366(R)|clk11M_IBUF       |   0.000|
                     |   24.304(F)|clk11M_IBUF       |   0.000|
                     |   28.610(R)|serial2/wrn       |   0.000|
leddebug<15>         |   20.553(R)|clk11M_IBUF       |   0.000|
                     |   21.491(F)|clk11M_IBUF       |   0.000|
                     |   25.797(R)|serial2/wrn       |   0.000|
physical_mem_addr<0> |   10.362(R)|clk11M_IBUF       |   0.000|
                     |   11.447(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<1> |   11.318(R)|clk11M_IBUF       |   0.000|
                     |   11.627(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<2> |   10.551(R)|clk11M_IBUF       |   0.000|
                     |   10.775(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<3> |   11.044(R)|clk11M_IBUF       |   0.000|
                     |   11.388(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<4> |   11.148(R)|clk11M_IBUF       |   0.000|
                     |   10.558(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<5> |   10.587(R)|clk11M_IBUF       |   0.000|
                     |   11.337(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<6> |   11.504(R)|clk11M_IBUF       |   0.000|
                     |   12.311(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<7> |   10.790(R)|clk11M_IBUF       |   0.000|
                     |   11.517(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<8> |   10.801(R)|clk11M_IBUF       |   0.000|
                     |   11.780(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<9> |   11.309(R)|clk11M_IBUF       |   0.000|
                     |   12.112(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<10>|   11.265(R)|clk11M_IBUF       |   0.000|
                     |   11.143(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<11>|   11.886(R)|clk11M_IBUF       |   0.000|
                     |   12.089(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<12>|   10.972(R)|clk11M_IBUF       |   0.000|
                     |   11.498(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<13>|   10.207(R)|clk11M_IBUF       |   0.000|
                     |   10.550(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<14>|   10.299(R)|clk11M_IBUF       |   0.000|
                     |   11.075(F)|clk11M_IBUF       |   0.000|
physical_mem_addr<15>|   11.308(R)|clk11M_IBUF       |   0.000|
                     |   12.464(F)|clk11M_IBUF       |   0.000|
physical_mem_bus<0>  |   13.105(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<1>  |   14.525(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<2>  |   14.249(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<3>  |   13.967(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<4>  |   13.081(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<5>  |   13.609(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<6>  |   14.169(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<7>  |   13.315(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<8>  |   13.732(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<9>  |   14.399(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<10> |   13.412(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<11> |   13.372(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<12> |   13.744(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<13> |   14.827(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<14> |   13.118(R)|clk11M_IBUF       |   0.000|
physical_mem_bus<15> |   13.973(R)|clk11M_IBUF       |   0.000|
physical_mem_read    |   12.543(R)|clk11M_IBUF       |   0.000|
physical_mem_write   |   12.953(R)|clk11M_IBUF       |   0.000|
ram1DataBus<0>       |   11.162(R)|clk11M_IBUF       |   0.000|
ram1DataBus<1>       |   11.427(R)|clk11M_IBUF       |   0.000|
ram1DataBus<2>       |   11.687(R)|clk11M_IBUF       |   0.000|
ram1DataBus<3>       |   11.403(R)|clk11M_IBUF       |   0.000|
ram1DataBus<4>       |   11.903(R)|clk11M_IBUF       |   0.000|
ram1DataBus<5>       |   11.625(R)|clk11M_IBUF       |   0.000|
ram1DataBus<6>       |   12.127(R)|clk11M_IBUF       |   0.000|
ram1DataBus<7>       |   12.128(R)|clk11M_IBUF       |   0.000|
rdn_1                |   16.847(R)|clk11M_IBUF       |   0.000|
vgaB<0>              |   32.491(R)|clk11M_IBUF       |   0.000|
                     |   30.943(F)|clk11M_IBUF       |   0.000|
                     |   35.249(R)|serial2/wrn       |   0.000|
vgaB<1>              |   32.471(R)|clk11M_IBUF       |   0.000|
                     |   30.923(F)|clk11M_IBUF       |   0.000|
                     |   35.229(R)|serial2/wrn       |   0.000|
vgaB<2>              |   32.235(R)|clk11M_IBUF       |   0.000|
                     |   30.687(F)|clk11M_IBUF       |   0.000|
                     |   34.993(R)|serial2/wrn       |   0.000|
vgaG<0>              |   32.776(R)|clk11M_IBUF       |   0.000|
                     |   31.228(F)|clk11M_IBUF       |   0.000|
                     |   35.534(R)|serial2/wrn       |   0.000|
vgaG<1>              |   32.496(R)|clk11M_IBUF       |   0.000|
                     |   30.948(F)|clk11M_IBUF       |   0.000|
                     |   35.254(R)|serial2/wrn       |   0.000|
vgaG<2>              |   32.493(R)|clk11M_IBUF       |   0.000|
                     |   30.945(F)|clk11M_IBUF       |   0.000|
                     |   35.251(R)|serial2/wrn       |   0.000|
vgaR<0>              |   31.689(R)|clk11M_IBUF       |   0.000|
                     |   30.141(F)|clk11M_IBUF       |   0.000|
                     |   34.447(R)|serial2/wrn       |   0.000|
vgaR<1>              |   33.054(R)|clk11M_IBUF       |   0.000|
                     |   31.506(F)|clk11M_IBUF       |   0.000|
                     |   35.812(R)|serial2/wrn       |   0.000|
vgaR<2>              |   32.771(R)|clk11M_IBUF       |   0.000|
                     |   31.223(F)|clk11M_IBUF       |   0.000|
                     |   35.529(R)|serial2/wrn       |   0.000|
wrn_1                |   14.318(R)|clk11M_IBUF       |   0.000|
---------------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leddebug<0> |   20.439(F)|rst_IBUF          |   0.000|
            |   24.467(R)|serial2/wrn       |   0.000|
leddebug<1> |   20.495(F)|rst_IBUF          |   0.000|
            |   24.523(R)|serial2/wrn       |   0.000|
leddebug<2> |   23.737(R)|serial2/wrn       |   0.000|
            |   19.709(F)|rst_IBUF          |   0.000|
leddebug<3> |   20.731(F)|rst_IBUF          |   0.000|
            |   24.759(R)|serial2/wrn       |   0.000|
leddebug<4> |   20.099(F)|rst_IBUF          |   0.000|
            |   24.127(R)|serial2/wrn       |   0.000|
leddebug<5> |   19.733(F)|rst_IBUF          |   0.000|
            |   23.761(R)|serial2/wrn       |   0.000|
leddebug<6> |   20.232(F)|rst_IBUF          |   0.000|
            |   24.260(R)|serial2/wrn       |   0.000|
leddebug<7> |   23.801(R)|serial2/wrn       |   0.000|
            |   19.773(F)|rst_IBUF          |   0.000|
leddebug<8> |   23.515(R)|serial2/wrn       |   0.000|
            |   20.121(F)|rst_IBUF          |   0.000|
leddebug<9> |   20.816(F)|rst_IBUF          |   0.000|
            |   24.210(R)|serial2/wrn       |   0.000|
leddebug<10>|   24.169(R)|serial2/wrn       |   0.000|
            |   20.775(F)|rst_IBUF          |   0.000|
leddebug<11>|   20.731(F)|rst_IBUF          |   0.000|
            |   24.125(R)|serial2/wrn       |   0.000|
leddebug<12>|   24.311(R)|serial2/wrn       |   0.000|
            |   20.917(F)|rst_IBUF          |   0.000|
leddebug<13>|   24.112(R)|serial2/wrn       |   0.000|
            |   20.718(F)|rst_IBUF          |   0.000|
leddebug<14>|   27.076(R)|serial2/wrn       |   0.000|
            |   23.682(F)|rst_IBUF          |   0.000|
leddebug<15>|   24.263(R)|serial2/wrn       |   0.000|
            |   20.869(F)|rst_IBUF          |   0.000|
vgaB<0>     |   33.715(R)|serial2/wrn       |   0.000|
            |   31.657(F)|rst_IBUF          |   0.000|
vgaB<1>     |   31.637(F)|rst_IBUF          |   0.000|
            |   33.695(R)|serial2/wrn       |   0.000|
vgaB<2>     |   33.459(R)|serial2/wrn       |   0.000|
            |   31.401(F)|rst_IBUF          |   0.000|
vgaG<0>     |   31.942(F)|rst_IBUF          |   0.000|
            |   34.000(R)|serial2/wrn       |   0.000|
vgaG<1>     |   33.720(R)|serial2/wrn       |   0.000|
            |   31.662(F)|rst_IBUF          |   0.000|
vgaG<2>     |   33.717(R)|serial2/wrn       |   0.000|
            |   31.659(F)|rst_IBUF          |   0.000|
vgaR<0>     |   30.855(F)|rst_IBUF          |   0.000|
            |   32.913(R)|serial2/wrn       |   0.000|
vgaR<1>     |   34.278(R)|serial2/wrn       |   0.000|
            |   32.220(F)|rst_IBUF          |   0.000|
vgaR<2>     |   33.995(R)|serial2/wrn       |   0.000|
            |   31.937(F)|rst_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    1.572|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk11M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11M         |   11.829|   12.560|   18.173|   13.864|
rst            |   11.829|    6.452|   18.173|   13.103|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11M         |         |         |    7.607|    3.886|
rst            |         |         |         |    2.129|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------------+---------+
Source Pad     |Destination Pad      |  Delay  |
---------------+---------------------+---------+
clk11M         |physical_mem_addr<0> |   11.219|
clk11M         |physical_mem_addr<1> |   12.357|
clk11M         |physical_mem_addr<2> |   11.955|
clk11M         |physical_mem_addr<3> |   12.627|
clk11M         |physical_mem_addr<4> |   10.390|
clk11M         |physical_mem_addr<5> |   11.778|
clk11M         |physical_mem_addr<6> |   12.248|
clk11M         |physical_mem_addr<7> |   12.664|
clk11M         |physical_mem_addr<8> |   12.108|
clk11M         |physical_mem_addr<9> |   12.435|
clk11M         |physical_mem_addr<10>|   11.637|
clk11M         |physical_mem_addr<11>|   12.471|
clk11M         |physical_mem_addr<12>|   13.144|
clk11M         |physical_mem_addr<13>|   11.561|
clk11M         |physical_mem_addr<14>|   11.117|
clk11M         |physical_mem_addr<15>|   12.938|
clk11M         |physical_mem_bus<0>  |   12.419|
clk11M         |physical_mem_bus<1>  |   13.839|
clk11M         |physical_mem_bus<2>  |   13.558|
clk11M         |physical_mem_bus<3>  |   13.276|
clk11M         |physical_mem_bus<4>  |   12.426|
clk11M         |physical_mem_bus<5>  |   12.954|
clk11M         |physical_mem_bus<6>  |   13.514|
clk11M         |physical_mem_bus<7>  |   12.660|
clk11M         |physical_mem_bus<8>  |   13.022|
clk11M         |physical_mem_bus<9>  |   13.689|
clk11M         |physical_mem_bus<10> |   12.708|
clk11M         |physical_mem_bus<11> |   12.668|
clk11M         |physical_mem_bus<12> |   13.028|
clk11M         |physical_mem_bus<13> |   14.111|
clk11M         |physical_mem_bus<14> |   12.423|
clk11M         |physical_mem_bus<15> |   13.278|
clk11M         |physical_mem_read    |   12.764|
clk11M         |physical_mem_write   |   12.330|
clk11M         |rdn_1                |   10.760|
clk11M         |wrn_1                |   14.835|
dataReady_1    |leddebug<0>          |   18.588|
dataReady_1    |leddebug<1>          |   18.644|
dataReady_1    |leddebug<2>          |   17.858|
dataReady_1    |leddebug<3>          |   18.880|
dataReady_1    |leddebug<4>          |   18.248|
dataReady_1    |leddebug<5>          |   17.882|
dataReady_1    |leddebug<6>          |   18.381|
dataReady_1    |leddebug<7>          |   17.922|
dataReady_1    |leddebug<8>          |   17.636|
dataReady_1    |leddebug<9>          |   18.331|
dataReady_1    |leddebug<10>         |   18.290|
dataReady_1    |leddebug<11>         |   18.246|
dataReady_1    |leddebug<12>         |   18.432|
dataReady_1    |leddebug<13>         |   18.233|
dataReady_1    |leddebug<14>         |   21.197|
dataReady_1    |leddebug<15>         |   18.384|
dataReady_1    |vgaB<0>              |   27.836|
dataReady_1    |vgaB<1>              |   27.816|
dataReady_1    |vgaB<2>              |   27.580|
dataReady_1    |vgaG<0>              |   28.121|
dataReady_1    |vgaG<1>              |   27.841|
dataReady_1    |vgaG<2>              |   27.838|
dataReady_1    |vgaR<0>              |   27.034|
dataReady_1    |vgaR<1>              |   28.399|
dataReady_1    |vgaR<2>              |   28.116|
rst            |leddebug<0>          |   15.142|
rst            |leddebug<1>          |   15.198|
rst            |leddebug<2>          |   14.412|
rst            |leddebug<3>          |   15.434|
rst            |leddebug<4>          |   14.802|
rst            |leddebug<5>          |   14.436|
rst            |leddebug<6>          |   14.935|
rst            |leddebug<7>          |   14.476|
rst            |leddebug<8>          |   14.420|
rst            |leddebug<9>          |   15.115|
rst            |leddebug<10>         |   15.074|
rst            |leddebug<11>         |   15.030|
rst            |leddebug<12>         |   15.216|
rst            |leddebug<13>         |   15.017|
rst            |leddebug<14>         |   17.981|
rst            |leddebug<15>         |   15.168|
rst            |rdn_1                |   11.603|
rst            |vgaB<0>              |   24.505|
rst            |vgaB<1>              |   24.485|
rst            |vgaB<2>              |   24.249|
rst            |vgaG<0>              |   24.790|
rst            |vgaG<1>              |   24.510|
rst            |vgaG<2>              |   24.507|
rst            |vgaR<0>              |   23.703|
rst            |vgaR<1>              |   25.068|
rst            |vgaR<2>              |   24.785|
rst            |wrn_1                |   12.732|
tbre_1         |leddebug<0>          |   19.276|
tbre_1         |leddebug<1>          |   19.332|
tbre_1         |leddebug<2>          |   18.546|
tbre_1         |leddebug<3>          |   19.568|
tbre_1         |leddebug<4>          |   18.936|
tbre_1         |leddebug<5>          |   18.570|
tbre_1         |leddebug<6>          |   19.069|
tbre_1         |leddebug<7>          |   18.610|
tbre_1         |leddebug<8>          |   18.324|
tbre_1         |leddebug<9>          |   19.019|
tbre_1         |leddebug<10>         |   18.978|
tbre_1         |leddebug<11>         |   18.934|
tbre_1         |leddebug<12>         |   19.120|
tbre_1         |leddebug<13>         |   18.921|
tbre_1         |leddebug<14>         |   21.885|
tbre_1         |leddebug<15>         |   19.072|
tbre_1         |vgaB<0>              |   28.524|
tbre_1         |vgaB<1>              |   28.504|
tbre_1         |vgaB<2>              |   28.268|
tbre_1         |vgaG<0>              |   28.809|
tbre_1         |vgaG<1>              |   28.529|
tbre_1         |vgaG<2>              |   28.526|
tbre_1         |vgaR<0>              |   27.722|
tbre_1         |vgaR<1>              |   29.087|
tbre_1         |vgaR<2>              |   28.804|
tsre_1         |leddebug<0>          |   18.307|
tsre_1         |leddebug<1>          |   18.363|
tsre_1         |leddebug<2>          |   17.577|
tsre_1         |leddebug<3>          |   18.599|
tsre_1         |leddebug<4>          |   17.967|
tsre_1         |leddebug<5>          |   17.601|
tsre_1         |leddebug<6>          |   18.100|
tsre_1         |leddebug<7>          |   17.641|
tsre_1         |leddebug<8>          |   17.355|
tsre_1         |leddebug<9>          |   18.050|
tsre_1         |leddebug<10>         |   18.009|
tsre_1         |leddebug<11>         |   17.965|
tsre_1         |leddebug<12>         |   18.151|
tsre_1         |leddebug<13>         |   17.952|
tsre_1         |leddebug<14>         |   20.916|
tsre_1         |leddebug<15>         |   18.103|
tsre_1         |vgaB<0>              |   27.555|
tsre_1         |vgaB<1>              |   27.535|
tsre_1         |vgaB<2>              |   27.299|
tsre_1         |vgaG<0>              |   27.840|
tsre_1         |vgaG<1>              |   27.560|
tsre_1         |vgaG<2>              |   27.557|
tsre_1         |vgaR<0>              |   26.753|
tsre_1         |vgaR<1>              |   28.118|
tsre_1         |vgaR<2>              |   27.835|
---------------+---------------------+---------+


Analysis completed Fri Dec 05 22:21:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 304 MB



