/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 15:31:26 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ff_1p21v_1p21v_0c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 15:31:26 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 0.000;
  nom_voltage         : 1.210;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.21);
  voltage_map (VDDPE, 1.21);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p21v_1p21v_0c) {
    process      : 1;
    temperature  : 0.000;
    voltage      : 1.210;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p21v_1p21v_0c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 119.787161;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 1.170e-03;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.084569, 0.088785, 0.101240, 0.119004, 0.139595, 0.229778, 0.384865", \
           "0.085841, 0.090101, 0.102636, 0.120379, 0.141410, 0.230544, 0.386335", \
           "0.090776, 0.095029, 0.107490, 0.125234, 0.146210, 0.235531, 0.391406", \
           "0.099010, 0.103325, 0.115857, 0.133603, 0.154186, 0.243701, 0.402614", \
           "0.110507, 0.114740, 0.127248, 0.144982, 0.165642, 0.254830, 0.411773", \
           "0.120478, 0.124711, 0.137204, 0.154906, 0.176061, 0.266478, 0.422944", \
           "0.130908, 0.135274, 0.147781, 0.165352, 0.186183, 0.274898, 0.432846" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071884, 0.075468, 0.086054, 0.101153, 0.118656, 0.195311, 0.327135", \
           "0.072965, 0.076585, 0.087240, 0.102322, 0.120198, 0.195962, 0.328384", \
           "0.077160, 0.080775, 0.091367, 0.106449, 0.124278, 0.200202, 0.332695", \
           "0.084158, 0.087826, 0.098478, 0.113563, 0.131058, 0.207146, 0.342222", \
           "0.093931, 0.097529, 0.108161, 0.123234, 0.140796, 0.216606, 0.350007", \
           "0.102406, 0.106005, 0.116623, 0.131670, 0.149652, 0.226506, 0.359502", \
           "0.111272, 0.114983, 0.125614, 0.140549, 0.158255, 0.233663, 0.367919" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021456, 0.026776, 0.046034, 0.079491, 0.117305, 0.285667, 0.587508", \
           "0.023161, 0.026838, 0.044152, 0.078447, 0.117631, 0.288268, 0.586291", \
           "0.021701, 0.026933, 0.045860, 0.078130, 0.117311, 0.287970, 0.586617", \
           "0.021871, 0.027007, 0.045783, 0.078022, 0.117601, 0.287401, 0.578878", \
           "0.021914, 0.027612, 0.046310, 0.078365, 0.118050, 0.286880, 0.590648", \
           "0.021863, 0.027135, 0.045781, 0.078494, 0.117159, 0.284037, 0.581079", \
           "0.021673, 0.026815, 0.045756, 0.078123, 0.117484, 0.286265, 0.578349" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021456, 0.026776, 0.046034, 0.079491, 0.117305, 0.285667, 0.587508", \
           "0.023161, 0.026838, 0.044152, 0.078447, 0.117631, 0.288268, 0.586291", \
           "0.021701, 0.026933, 0.045860, 0.078130, 0.117311, 0.287970, 0.586617", \
           "0.021871, 0.027007, 0.045783, 0.078022, 0.117601, 0.287401, 0.578878", \
           "0.021914, 0.027612, 0.046310, 0.078365, 0.118050, 0.286880, 0.590648", \
           "0.021863, 0.027135, 0.045781, 0.078494, 0.117159, 0.284037, 0.581079", \
           "0.021673, 0.026815, 0.045756, 0.078123, 0.117484, 0.286265, 0.578349" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.087299, 0.092067, 0.105892, 0.124818, 0.146202, 0.235929, 0.394247", \
           "0.088875, 0.093756, 0.107301, 0.125965, 0.147066, 0.235756, 0.393986", \
           "0.093214, 0.097930, 0.111755, 0.130574, 0.151473, 0.241611, 0.399080", \
           "0.101717, 0.106353, 0.119886, 0.138808, 0.160357, 0.248414, 0.408039", \
           "0.113671, 0.118437, 0.132128, 0.150913, 0.172073, 0.262255, 0.420374", \
           "0.124030, 0.128866, 0.142490, 0.161231, 0.182627, 0.272844, 0.429955", \
           "0.135695, 0.140507, 0.154159, 0.173061, 0.194479, 0.283668, 0.440677" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074204, 0.078257, 0.090008, 0.106096, 0.124272, 0.200540, 0.335110", \
           "0.075544, 0.079693, 0.091206, 0.107070, 0.125006, 0.200393, 0.334888", \
           "0.079232, 0.083240, 0.094992, 0.110988, 0.128752, 0.205369, 0.339218", \
           "0.086460, 0.090400, 0.101903, 0.117987, 0.136303, 0.211152, 0.346833", \
           "0.096620, 0.100672, 0.112309, 0.128276, 0.146262, 0.222917, 0.357318", \
           "0.105425, 0.109536, 0.121116, 0.137046, 0.155233, 0.231918, 0.365462", \
           "0.115341, 0.119431, 0.131036, 0.147102, 0.165307, 0.241118, 0.374576" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023864, 0.029418, 0.047996, 0.075742, 0.115262, 0.278725, 0.563768", \
           "0.023628, 0.028890, 0.047466, 0.078405, 0.116247, 0.281187, 0.566890", \
           "0.023513, 0.028824, 0.046959, 0.078063, 0.115590, 0.280410, 0.570577", \
           "0.023452, 0.028773, 0.047652, 0.077610, 0.115882, 0.281528, 0.564982", \
           "0.024033, 0.029387, 0.047996, 0.078517, 0.116150, 0.280382, 0.564895", \
           "0.023530, 0.028781, 0.046984, 0.077996, 0.115887, 0.281534, 0.571910", \
           "0.023603, 0.028907, 0.046958, 0.077647, 0.115060, 0.279424, 0.566921" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023864, 0.029418, 0.047996, 0.075742, 0.115262, 0.278725, 0.563768", \
           "0.023628, 0.028890, 0.047466, 0.078405, 0.116247, 0.281187, 0.566890", \
           "0.023513, 0.028824, 0.046959, 0.078063, 0.115590, 0.280410, 0.570577", \
           "0.023452, 0.028773, 0.047652, 0.077610, 0.115882, 0.281528, 0.564982", \
           "0.024033, 0.029387, 0.047996, 0.078517, 0.116150, 0.280382, 0.564895", \
           "0.023530, 0.028781, 0.046984, 0.077996, 0.115887, 0.281534, 0.571910", \
           "0.023603, 0.028907, 0.046958, 0.077647, 0.115060, 0.279424, 0.566921" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112751, 0.116967, 0.129421, 0.147185, 0.167777, 0.257959, 0.413046", \
           "0.113986, 0.118246, 0.130781, 0.148524, 0.169555, 0.258689, 0.414480", \
           "0.118713, 0.122966, 0.135428, 0.153171, 0.174147, 0.263469, 0.419343", \
           "0.126710, 0.131026, 0.143557, 0.161304, 0.181887, 0.271402, 0.430314", \
           "0.141368, 0.145601, 0.158109, 0.175843, 0.196503, 0.285692, 0.442634", \
           "0.156361, 0.160594, 0.173087, 0.190790, 0.211944, 0.302361, 0.458827", \
           "0.172974, 0.177340, 0.189847, 0.207418, 0.228249, 0.316964, 0.474912" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095838, 0.099422, 0.110008, 0.125107, 0.142610, 0.219265, 0.351089", \
           "0.096888, 0.100509, 0.111164, 0.126246, 0.144122, 0.219886, 0.352308", \
           "0.100906, 0.104521, 0.115113, 0.130195, 0.148025, 0.223948, 0.356442", \
           "0.107704, 0.111372, 0.122024, 0.137108, 0.154604, 0.230692, 0.365767", \
           "0.120163, 0.123761, 0.134393, 0.149467, 0.167028, 0.242838, 0.376239", \
           "0.132907, 0.136505, 0.147124, 0.162171, 0.180153, 0.257007, 0.390003", \
           "0.147028, 0.150739, 0.161370, 0.176305, 0.194011, 0.269419, 0.403675" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021889, 0.026900, 0.045674, 0.071606, 0.107261, 0.284435, 0.575272", \
           "0.021714, 0.027099, 0.044479, 0.072808, 0.110934, 0.286952, 0.583786", \
           "0.021843, 0.026919, 0.045888, 0.077917, 0.117195, 0.284263, 0.588389", \
           "0.021876, 0.026850, 0.045583, 0.078268, 0.117278, 0.287337, 0.587283", \
           "0.021842, 0.027535, 0.045822, 0.078587, 0.117592, 0.285129, 0.578814", \
           "0.021918, 0.027014, 0.045802, 0.079276, 0.117956, 0.284760, 0.585447", \
           "0.021852, 0.026921, 0.045827, 0.077943, 0.117486, 0.285354, 0.576289" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021889, 0.026900, 0.045674, 0.071606, 0.107261, 0.284435, 0.575272", \
           "0.021714, 0.027099, 0.044479, 0.072808, 0.110934, 0.286952, 0.583786", \
           "0.021843, 0.026919, 0.045888, 0.077917, 0.117195, 0.284263, 0.588389", \
           "0.021876, 0.026850, 0.045583, 0.078268, 0.117278, 0.287337, 0.587283", \
           "0.021842, 0.027535, 0.045822, 0.078587, 0.117592, 0.285129, 0.578814", \
           "0.021918, 0.027014, 0.045802, 0.079276, 0.117956, 0.284760, 0.585447", \
           "0.021852, 0.026921, 0.045827, 0.077943, 0.117486, 0.285354, 0.576289" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114049, 0.118816, 0.132642, 0.151568, 0.172952, 0.262679, 0.420997", \
           "0.115546, 0.120428, 0.133973, 0.152637, 0.173737, 0.262427, 0.420657", \
           "0.119697, 0.124412, 0.138238, 0.157057, 0.177955, 0.268094, 0.425562", \
           "0.127895, 0.132530, 0.146063, 0.164986, 0.186534, 0.274592, 0.434216", \
           "0.142437, 0.147204, 0.160894, 0.179680, 0.200839, 0.291021, 0.449140", \
           "0.157642, 0.162478, 0.176102, 0.194843, 0.216239, 0.306456, 0.463568", \
           "0.174223, 0.179035, 0.192688, 0.211589, 0.233007, 0.322196, 0.479206" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096941, 0.100994, 0.112746, 0.128833, 0.147009, 0.223277, 0.357847", \
           "0.098215, 0.102364, 0.113877, 0.129741, 0.147677, 0.223063, 0.357558", \
           "0.101742, 0.105750, 0.117502, 0.133498, 0.151262, 0.227880, 0.361728", \
           "0.108711, 0.112651, 0.124154, 0.140238, 0.158554, 0.233403, 0.369084", \
           "0.121071, 0.125123, 0.136760, 0.152728, 0.170713, 0.247368, 0.381769", \
           "0.133996, 0.138107, 0.149686, 0.165616, 0.183804, 0.260488, 0.394032", \
           "0.148090, 0.152180, 0.163785, 0.179851, 0.198056, 0.273867, 0.407325" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023667, 0.029209, 0.047189, 0.076131, 0.115749, 0.285254, 0.562755", \
           "0.024142, 0.030985, 0.048376, 0.075463, 0.116093, 0.279437, 0.564817", \
           "0.023929, 0.029139, 0.050124, 0.075937, 0.114947, 0.285199, 0.562695", \
           "0.023797, 0.028994, 0.048558, 0.077122, 0.115422, 0.280031, 0.563086", \
           "0.025181, 0.031141, 0.047280, 0.077180, 0.117099, 0.278992, 0.566146", \
           "0.023634, 0.028781, 0.047443, 0.078329, 0.115797, 0.284675, 0.573935", \
           "0.023978, 0.029262, 0.046619, 0.076910, 0.114606, 0.278755, 0.563148" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023667, 0.029209, 0.047189, 0.076131, 0.115749, 0.285254, 0.562755", \
           "0.024142, 0.030985, 0.048376, 0.075463, 0.116093, 0.279437, 0.564817", \
           "0.023929, 0.029139, 0.050124, 0.075937, 0.114947, 0.285199, 0.562695", \
           "0.023797, 0.028994, 0.048558, 0.077122, 0.115422, 0.280031, 0.563086", \
           "0.025181, 0.031141, 0.047280, 0.077180, 0.117099, 0.278992, 0.566146", \
           "0.023634, 0.028781, 0.047443, 0.078329, 0.115797, 0.284675, 0.573935", \
           "0.023978, 0.029262, 0.046619, 0.076910, 0.114606, 0.278755, 0.563148" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.276522, 0.280738, 0.293193, 0.310957, 0.331548, 0.421730, 0.576817", \
           "0.277855, 0.282115, 0.294650, 0.312393, 0.333424, 0.422558, 0.578349", \
           "0.283632, 0.287885, 0.300346, 0.318089, 0.339066, 0.428387, 0.584261", \
           "0.293729, 0.298044, 0.310576, 0.328323, 0.348906, 0.438421, 0.597333", \
           "0.308272, 0.312505, 0.325013, 0.342747, 0.363407, 0.452595, 0.609538", \
           "0.321592, 0.325825, 0.338317, 0.356020, 0.377175, 0.467591, 0.624057", \
           "0.336853, 0.341219, 0.353726, 0.371297, 0.392128, 0.480843, 0.638791" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.235044, 0.238627, 0.249214, 0.264313, 0.281816, 0.358471, 0.490295", \
           "0.236177, 0.239798, 0.250453, 0.265534, 0.283411, 0.359174, 0.491597", \
           "0.241087, 0.244702, 0.255294, 0.270376, 0.288206, 0.364129, 0.496622", \
           "0.249670, 0.253338, 0.263990, 0.279074, 0.296570, 0.372658, 0.507733", \
           "0.262031, 0.265629, 0.276261, 0.291335, 0.308896, 0.384706, 0.518107", \
           "0.273353, 0.276951, 0.287570, 0.302617, 0.320599, 0.397453, 0.530449", \
           "0.286325, 0.290036, 0.300667, 0.315603, 0.333309, 0.408717, 0.542972" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021810, 0.026980, 0.045832, 0.078039, 0.117044, 0.288932, 0.586979", \
           "0.021580, 0.026700, 0.045804, 0.077549, 0.116737, 0.284365, 0.579937", \
           "0.022072, 0.027108, 0.045864, 0.077996, 0.117409, 0.286086, 0.580036", \
           "0.021754, 0.026819, 0.045816, 0.077686, 0.117133, 0.289356, 0.580549", \
           "0.021677, 0.026871, 0.045753, 0.077797, 0.117179, 0.289648, 0.584149", \
           "0.021818, 0.026893, 0.045694, 0.078008, 0.117052, 0.285941, 0.584392", \
           "0.021738, 0.026774, 0.045787, 0.077399, 0.117110, 0.288822, 0.586398" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021810, 0.026980, 0.045832, 0.078039, 0.117044, 0.288932, 0.586979", \
           "0.021580, 0.026700, 0.045804, 0.077549, 0.116737, 0.284365, 0.579937", \
           "0.022072, 0.027108, 0.045864, 0.077996, 0.117409, 0.286086, 0.580036", \
           "0.021754, 0.026819, 0.045816, 0.077686, 0.117133, 0.289356, 0.580549", \
           "0.021677, 0.026871, 0.045753, 0.077797, 0.117179, 0.289648, 0.584149", \
           "0.021818, 0.026893, 0.045694, 0.078008, 0.117052, 0.285941, 0.584392", \
           "0.021738, 0.026774, 0.045787, 0.077399, 0.117110, 0.288822, 0.586398" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.249449, 0.254217, 0.268042, 0.286968, 0.308352, 0.398079, 0.556397", \
           "0.251171, 0.256052, 0.269597, 0.288261, 0.309361, 0.398051, 0.556281", \
           "0.256733, 0.261448, 0.275274, 0.294092, 0.314991, 0.405130, 0.562598", \
           "0.265982, 0.270618, 0.284151, 0.303073, 0.324622, 0.412679, 0.572304", \
           "0.276705, 0.281472, 0.295163, 0.313948, 0.335107, 0.425289, 0.583408", \
           "0.285982, 0.290818, 0.304441, 0.323182, 0.344579, 0.434796, 0.591907", \
           "0.295650, 0.300463, 0.314115, 0.333016, 0.354434, 0.443623, 0.600633" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.212032, 0.216084, 0.227836, 0.243923, 0.262099, 0.338367, 0.472938", \
           "0.213495, 0.217644, 0.229157, 0.245022, 0.262957, 0.338344, 0.472839", \
           "0.218223, 0.222231, 0.233983, 0.249979, 0.267743, 0.344360, 0.478208", \
           "0.226085, 0.230025, 0.241528, 0.257612, 0.275928, 0.350778, 0.486458", \
           "0.235199, 0.239251, 0.250888, 0.266856, 0.284841, 0.361496, 0.495897", \
           "0.243084, 0.247196, 0.258775, 0.274705, 0.292892, 0.369577, 0.503121", \
           "0.251303, 0.255393, 0.266998, 0.283064, 0.301269, 0.377080, 0.510538" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023736, 0.031165, 0.048654, 0.077539, 0.114353, 0.278849, 0.564178", \
           "0.023716, 0.031144, 0.049046, 0.077526, 0.115154, 0.280852, 0.562863", \
           "0.023938, 0.029122, 0.048212, 0.076631, 0.113845, 0.277052, 0.563733", \
           "0.023640, 0.029305, 0.046887, 0.076493, 0.114236, 0.277352, 0.563886", \
           "0.023532, 0.029116, 0.046700, 0.077628, 0.114508, 0.282597, 0.563886", \
           "0.024728, 0.029398, 0.047568, 0.078654, 0.114168, 0.281425, 0.566479", \
           "0.023792, 0.029165, 0.046925, 0.076188, 0.114334, 0.276480, 0.566320" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023736, 0.031165, 0.048654, 0.077539, 0.114353, 0.278849, 0.564178", \
           "0.023716, 0.031144, 0.049046, 0.077526, 0.115154, 0.280852, 0.562863", \
           "0.023938, 0.029122, 0.048212, 0.076631, 0.113845, 0.277052, 0.563733", \
           "0.023640, 0.029305, 0.046887, 0.076493, 0.114236, 0.277352, 0.563886", \
           "0.023532, 0.029116, 0.046700, 0.077628, 0.114508, 0.282597, 0.563886", \
           "0.024728, 0.029398, 0.047568, 0.078654, 0.114168, 0.281425, 0.566479", \
           "0.023792, 0.029165, 0.046925, 0.076188, 0.114334, 0.276480, 0.566320" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211601, 0.215816, 0.228271, 0.246035, 0.266627, 0.356809, 0.511896", \
           "0.212929, 0.217189, 0.229724, 0.247468, 0.268498, 0.357632, 0.513423", \
           "0.218563, 0.222817, 0.235278, 0.253021, 0.273997, 0.363319, 0.519193", \
           "0.227574, 0.231889, 0.244421, 0.262167, 0.282750, 0.372265, 0.531178", \
           "0.238117, 0.242350, 0.254858, 0.272592, 0.293252, 0.382440, 0.539383", \
           "0.247988, 0.252221, 0.264713, 0.282416, 0.303571, 0.393988, 0.550453", \
           "0.257366, 0.261732, 0.274239, 0.291810, 0.312640, 0.401356, 0.559304" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179860, 0.183444, 0.194031, 0.209130, 0.226633, 0.303287, 0.435111", \
           "0.180990, 0.184611, 0.195266, 0.210347, 0.228224, 0.303987, 0.436410", \
           "0.185779, 0.189394, 0.199986, 0.215068, 0.232898, 0.308821, 0.441314", \
           "0.193438, 0.197105, 0.207757, 0.222842, 0.240337, 0.316425, 0.451501", \
           "0.202399, 0.205997, 0.216629, 0.231703, 0.249264, 0.325074, 0.458475", \
           "0.210789, 0.214388, 0.225006, 0.240054, 0.258035, 0.334889, 0.467885", \
           "0.218761, 0.222472, 0.233103, 0.248038, 0.265744, 0.341152, 0.475408" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021711, 0.026742, 0.045796, 0.078008, 0.118061, 0.287801, 0.579251", \
           "0.021608, 0.027359, 0.045876, 0.077716, 0.117412, 0.287204, 0.586325", \
           "0.021677, 0.026714, 0.045602, 0.078385, 0.116968, 0.285970, 0.581520", \
           "0.021685, 0.026814, 0.045526, 0.078365, 0.118167, 0.286692, 0.587870", \
           "0.021799, 0.027028, 0.045696, 0.078065, 0.116865, 0.286017, 0.587042", \
           "0.021688, 0.027249, 0.045530, 0.077704, 0.117022, 0.285225, 0.586888", \
           "0.022720, 0.026967, 0.045959, 0.077929, 0.117041, 0.287757, 0.581339" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021711, 0.026742, 0.045796, 0.078008, 0.118061, 0.287801, 0.579251", \
           "0.021608, 0.027359, 0.045876, 0.077716, 0.117412, 0.287204, 0.586325", \
           "0.021677, 0.026714, 0.045602, 0.078385, 0.116968, 0.285970, 0.581520", \
           "0.021685, 0.026814, 0.045526, 0.078365, 0.118167, 0.286692, 0.587870", \
           "0.021799, 0.027028, 0.045696, 0.078065, 0.116865, 0.286017, 0.587042", \
           "0.021688, 0.027249, 0.045530, 0.077704, 0.117022, 0.285225, 0.586888", \
           "0.022720, 0.026967, 0.045959, 0.077929, 0.117041, 0.287757, 0.581339" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230720, 0.235488, 0.249313, 0.268240, 0.289623, 0.379350, 0.537668", \
           "0.232432, 0.237313, 0.250858, 0.269522, 0.290622, 0.379313, 0.537542", \
           "0.237951, 0.242666, 0.256492, 0.275311, 0.296210, 0.386348, 0.543816", \
           "0.248203, 0.252838, 0.266371, 0.285294, 0.306842, 0.394900, 0.554524", \
           "0.262593, 0.267360, 0.281051, 0.299836, 0.320996, 0.411178, 0.569297", \
           "0.275895, 0.280731, 0.294354, 0.313095, 0.334492, 0.424709, 0.581820", \
           "0.290893, 0.295705, 0.309357, 0.328259, 0.349677, 0.438866, 0.595875" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.196112, 0.200165, 0.211916, 0.228004, 0.246180, 0.322447, 0.457018", \
           "0.197567, 0.201716, 0.213229, 0.229094, 0.247029, 0.322416, 0.456911", \
           "0.202259, 0.206267, 0.218018, 0.234014, 0.251778, 0.328396, 0.462244", \
           "0.210972, 0.214913, 0.226415, 0.242500, 0.260816, 0.335665, 0.471346", \
           "0.223204, 0.227256, 0.238893, 0.254861, 0.272846, 0.349501, 0.483902", \
           "0.234510, 0.238621, 0.250201, 0.266131, 0.284318, 0.361003, 0.494547", \
           "0.247259, 0.251349, 0.262954, 0.279020, 0.297225, 0.373036, 0.506494" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024233, 0.029162, 0.046823, 0.077091, 0.114221, 0.279556, 0.572402", \
           "0.023606, 0.028895, 0.046909, 0.076049, 0.114218, 0.278178, 0.567008", \
           "0.024029, 0.029505, 0.046887, 0.077256, 0.114319, 0.277546, 0.565950", \
           "0.024240, 0.028950, 0.047769, 0.077354, 0.113871, 0.277216, 0.572516", \
           "0.024078, 0.029635, 0.046959, 0.076248, 0.115382, 0.279039, 0.565343", \
           "0.024747, 0.029655, 0.047167, 0.079557, 0.115854, 0.277583, 0.572888", \
           "0.024029, 0.028946, 0.046943, 0.077465, 0.114062, 0.282139, 0.566847" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024233, 0.029162, 0.046823, 0.077091, 0.114221, 0.279556, 0.572402", \
           "0.023606, 0.028895, 0.046909, 0.076049, 0.114218, 0.278178, 0.567008", \
           "0.024029, 0.029505, 0.046887, 0.077256, 0.114319, 0.277546, 0.565950", \
           "0.024240, 0.028950, 0.047769, 0.077354, 0.113871, 0.277216, 0.572516", \
           "0.024078, 0.029635, 0.046959, 0.076248, 0.115382, 0.279039, 0.565343", \
           "0.024747, 0.029655, 0.047167, 0.079557, 0.115854, 0.277583, 0.572888", \
           "0.024029, 0.028946, 0.046943, 0.077465, 0.114062, 0.282139, 0.566847" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091673, 0.096440, 0.110266, 0.129192, 0.150576, 0.240302, 0.398621", \
           "0.093522, 0.098403, 0.111948, 0.130612, 0.151713, 0.240403, 0.398632", \
           "0.099174, 0.103890, 0.117715, 0.136534, 0.157433, 0.247571, 0.405040", \
           "0.108364, 0.112999, 0.126532, 0.145455, 0.167003, 0.255061, 0.414685", \
           "0.119175, 0.123942, 0.137632, 0.156418, 0.177577, 0.267759, 0.425878", \
           "0.128217, 0.133054, 0.146677, 0.165418, 0.186815, 0.277032, 0.434143", \
           "0.137495, 0.142308, 0.155960, 0.174861, 0.196279, 0.285468, 0.442478" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077922, 0.081974, 0.093726, 0.109813, 0.127989, 0.204257, 0.338828", \
           "0.079494, 0.083643, 0.095156, 0.111020, 0.128956, 0.204342, 0.338838", \
           "0.084298, 0.088306, 0.100058, 0.116054, 0.133818, 0.210436, 0.344284", \
           "0.092109, 0.096050, 0.107552, 0.123636, 0.141953, 0.216802, 0.352482", \
           "0.101299, 0.105350, 0.116988, 0.132955, 0.150941, 0.227595, 0.361996", \
           "0.108985, 0.113096, 0.124676, 0.140605, 0.158793, 0.235477, 0.369022", \
           "0.116871, 0.120962, 0.132566, 0.148632, 0.166837, 0.242648, 0.376106" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022025, 0.027333, 0.045863, 0.078771, 0.117352, 0.285769, 0.579294", \
           "0.022011, 0.027133, 0.045932, 0.078723, 0.117395, 0.285100, 0.581984", \
           "0.021745, 0.026997, 0.045795, 0.077787, 0.116725, 0.286607, 0.581476", \
           "0.022137, 0.027436, 0.045890, 0.078118, 0.117343, 0.285195, 0.583009", \
           "0.022363, 0.027181, 0.046542, 0.078570, 0.119334, 0.288758, 0.585171", \
           "0.022868, 0.027059, 0.045942, 0.077810, 0.118577, 0.287040, 0.583996", \
           "0.022866, 0.028390, 0.045690, 0.078089, 0.117123, 0.286494, 0.584226" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022025, 0.027333, 0.045863, 0.078771, 0.117352, 0.285769, 0.579294", \
           "0.022011, 0.027133, 0.045932, 0.078723, 0.117395, 0.285100, 0.581984", \
           "0.021745, 0.026997, 0.045795, 0.077787, 0.116725, 0.286607, 0.581476", \
           "0.022137, 0.027436, 0.045890, 0.078118, 0.117343, 0.285195, 0.583009", \
           "0.022363, 0.027181, 0.046542, 0.078570, 0.119334, 0.288758, 0.585171", \
           "0.022868, 0.027059, 0.045942, 0.077810, 0.118577, 0.287040, 0.583996", \
           "0.022866, 0.028390, 0.045690, 0.078089, 0.117123, 0.286494, 0.584226" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096974, 0.101742, 0.115568, 0.134494, 0.155877, 0.245604, 0.403922", \
           "0.098794, 0.103675, 0.117220, 0.135884, 0.156985, 0.245675, 0.403905", \
           "0.104496, 0.109212, 0.123037, 0.141856, 0.162755, 0.252893, 0.410361", \
           "0.114918, 0.119554, 0.133087, 0.152009, 0.173558, 0.261616, 0.421240", \
           "0.130796, 0.135563, 0.149254, 0.168039, 0.189199, 0.279380, 0.437499", \
           "0.145545, 0.150382, 0.164005, 0.182746, 0.204143, 0.294360, 0.451471", \
           "0.162167, 0.166980, 0.180632, 0.199533, 0.220952, 0.310140, 0.467150" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082428, 0.086481, 0.098232, 0.114320, 0.132496, 0.208764, 0.343334", \
           "0.083975, 0.088124, 0.099637, 0.115501, 0.133437, 0.208824, 0.343319", \
           "0.088822, 0.092830, 0.104582, 0.120577, 0.138342, 0.214959, 0.348807", \
           "0.097681, 0.101621, 0.113124, 0.129208, 0.147524, 0.222373, 0.358054", \
           "0.111177, 0.115229, 0.126866, 0.142833, 0.160819, 0.237473, 0.371875", \
           "0.123714, 0.127825, 0.139404, 0.155334, 0.173521, 0.250206, 0.383750", \
           "0.137842, 0.141933, 0.153537, 0.169603, 0.187809, 0.263619, 0.397077" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023684, 0.029062, 0.047153, 0.076837, 0.113466, 0.279351, 0.565480", \
           "0.023649, 0.029073, 0.046904, 0.076714, 0.114735, 0.277180, 0.564326", \
           "0.023639, 0.029284, 0.047178, 0.078406, 0.114450, 0.277936, 0.563825", \
           "0.023697, 0.028936, 0.046985, 0.077367, 0.114533, 0.281579, 0.565652", \
           "0.023884, 0.029009, 0.046726, 0.076125, 0.114078, 0.277089, 0.563936", \
           "0.024297, 0.030411, 0.048092, 0.077788, 0.114553, 0.279847, 0.568420", \
           "0.024051, 0.029174, 0.047257, 0.076509, 0.114926, 0.277785, 0.565811" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023684, 0.029062, 0.047153, 0.076837, 0.113466, 0.279351, 0.565480", \
           "0.023649, 0.029073, 0.046904, 0.076714, 0.114735, 0.277180, 0.564326", \
           "0.023639, 0.029284, 0.047178, 0.078406, 0.114450, 0.277936, 0.563825", \
           "0.023697, 0.028936, 0.046985, 0.077367, 0.114533, 0.281579, 0.565652", \
           "0.023884, 0.029009, 0.046726, 0.076125, 0.114078, 0.277089, 0.563936", \
           "0.024297, 0.030411, 0.048092, 0.077788, 0.114553, 0.279847, 0.568420", \
           "0.024051, 0.029174, 0.047257, 0.076509, 0.114926, 0.277785, 0.565811" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085123, 0.089339, 0.101794, 0.119558, 0.140149, 0.230331, 0.385418", \
           "0.086161, 0.090421, 0.102957, 0.120700, 0.141731, 0.230864, 0.386655", \
           "0.091031, 0.095284, 0.107745, 0.125488, 0.146464, 0.235786, 0.391660", \
           "0.099270, 0.103585, 0.116117, 0.133863, 0.154446, 0.243961, 0.402874", \
           "0.110792, 0.115025, 0.127533, 0.145267, 0.165927, 0.255115, 0.412058", \
           "0.120712, 0.124946, 0.137438, 0.155141, 0.176296, 0.266712, 0.423178", \
           "0.131060, 0.135426, 0.147934, 0.165504, 0.186335, 0.275050, 0.432998" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072355, 0.075938, 0.086525, 0.101624, 0.119127, 0.195782, 0.327606", \
           "0.073237, 0.076858, 0.087513, 0.102595, 0.120471, 0.196235, 0.328657", \
           "0.077376, 0.080991, 0.091583, 0.106665, 0.124495, 0.200418, 0.332911", \
           "0.084380, 0.088047, 0.098699, 0.113784, 0.131279, 0.207367, 0.342443", \
           "0.094173, 0.097771, 0.108403, 0.123477, 0.141038, 0.216848, 0.350249", \
           "0.102606, 0.106204, 0.116822, 0.131870, 0.149851, 0.226705, 0.359701", \
           "0.111401, 0.115112, 0.125744, 0.140679, 0.158385, 0.233793, 0.368048" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.088104, 0.092872, 0.106697, 0.125624, 0.147007, 0.236734, 0.395052", \
           "0.089477, 0.094359, 0.107904, 0.126567, 0.147668, 0.236358, 0.394588", \
           "0.093759, 0.098474, 0.112300, 0.131119, 0.152018, 0.242156, 0.399624", \
           "0.102236, 0.106871, 0.120404, 0.139326, 0.160875, 0.248933, 0.408557", \
           "0.114245, 0.119012, 0.132703, 0.151488, 0.172648, 0.262829, 0.420948", \
           "0.124596, 0.129433, 0.143056, 0.161797, 0.183194, 0.273411, 0.430522", \
           "0.136239, 0.141052, 0.154704, 0.173605, 0.195023, 0.284212, 0.441222" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074889, 0.078941, 0.090693, 0.106780, 0.124956, 0.201224, 0.335794", \
           "0.076056, 0.080205, 0.091718, 0.107582, 0.125518, 0.200905, 0.335400", \
           "0.079695, 0.083703, 0.095455, 0.111451, 0.129215, 0.205833, 0.339681", \
           "0.086900, 0.090841, 0.102343, 0.118427, 0.136744, 0.211593, 0.347273", \
           "0.097109, 0.101160, 0.112797, 0.128765, 0.146751, 0.223405, 0.357806", \
           "0.105907, 0.110018, 0.121598, 0.137527, 0.155715, 0.232399, 0.365944", \
           "0.115803, 0.119894, 0.131498, 0.147565, 0.165770, 0.241580, 0.375039" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112776, 0.116992, 0.129447, 0.147210, 0.167802, 0.257984, 0.413071", \
           "0.113814, 0.118074, 0.130609, 0.148353, 0.169383, 0.258517, 0.414308", \
           "0.118683, 0.122936, 0.135397, 0.153141, 0.174117, 0.263438, 0.419313", \
           "0.126923, 0.131238, 0.143770, 0.161516, 0.182099, 0.271614, 0.430527", \
           "0.138444, 0.142677, 0.155186, 0.172919, 0.193580, 0.282768, 0.439710", \
           "0.148365, 0.152598, 0.165091, 0.182794, 0.203948, 0.294365, 0.450831", \
           "0.158713, 0.163079, 0.175586, 0.193157, 0.213988, 0.302703, 0.460651" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095859, 0.099443, 0.110030, 0.125129, 0.142632, 0.219286, 0.351110", \
           "0.096742, 0.100363, 0.111018, 0.126100, 0.143976, 0.219740, 0.352162", \
           "0.100881, 0.104496, 0.115088, 0.130170, 0.148000, 0.223923, 0.356416", \
           "0.107884, 0.111552, 0.122204, 0.137289, 0.154784, 0.230872, 0.365948", \
           "0.117678, 0.121276, 0.131908, 0.146982, 0.164543, 0.240353, 0.373754", \
           "0.126110, 0.129709, 0.140327, 0.155375, 0.173356, 0.250210, 0.383206", \
           "0.134906, 0.138617, 0.149248, 0.164183, 0.181889, 0.257297, 0.391553" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.113615, 0.118383, 0.132209, 0.151135, 0.172518, 0.262245, 0.420563", \
           "0.114989, 0.119870, 0.133415, 0.152079, 0.173179, 0.261870, 0.420099", \
           "0.119270, 0.123986, 0.137811, 0.156630, 0.177529, 0.267667, 0.425136", \
           "0.127747, 0.132382, 0.145915, 0.164838, 0.186386, 0.274444, 0.434068", \
           "0.139757, 0.144523, 0.158214, 0.176999, 0.198159, 0.288341, 0.446460", \
           "0.150107, 0.154944, 0.168567, 0.187308, 0.208705, 0.298922, 0.456033", \
           "0.161751, 0.166563, 0.180215, 0.199117, 0.220535, 0.309723, 0.466733" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096573, 0.100625, 0.112377, 0.128465, 0.146641, 0.222908, 0.357479", \
           "0.097740, 0.101889, 0.113403, 0.129267, 0.147202, 0.222589, 0.357084", \
           "0.101380, 0.105388, 0.117140, 0.133135, 0.150899, 0.227517, 0.361365", \
           "0.108585, 0.112525, 0.124028, 0.140112, 0.158428, 0.233277, 0.368958", \
           "0.118793, 0.122845, 0.134482, 0.150449, 0.168435, 0.245089, 0.379491", \
           "0.127591, 0.131702, 0.143282, 0.159212, 0.177399, 0.254084, 0.387628", \
           "0.137488, 0.141579, 0.153183, 0.169249, 0.187454, 0.263265, 0.396723" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167757, 0.171973, 0.184427, 0.202191, 0.222783, 0.312965, 0.468052", \
           "0.169149, 0.173409, 0.185944, 0.203687, 0.224718, 0.313852, 0.469643", \
           "0.174884, 0.179137, 0.191598, 0.209341, 0.230318, 0.319639, 0.475513", \
           "0.183921, 0.188236, 0.200768, 0.218515, 0.239098, 0.328612, 0.487525", \
           "0.194817, 0.199050, 0.211558, 0.229292, 0.249952, 0.339141, 0.496083", \
           "0.204038, 0.208272, 0.220764, 0.238467, 0.259621, 0.350038, 0.506504", \
           "0.213397, 0.217762, 0.230270, 0.247841, 0.268671, 0.357387, 0.515335" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.142593, 0.146177, 0.156763, 0.171863, 0.189365, 0.266020, 0.397844", \
           "0.143776, 0.147397, 0.158052, 0.173134, 0.191010, 0.266774, 0.399196", \
           "0.148651, 0.152266, 0.162858, 0.177940, 0.195770, 0.271693, 0.404186", \
           "0.156333, 0.160001, 0.170653, 0.185737, 0.203233, 0.279321, 0.414396", \
           "0.165594, 0.169192, 0.179825, 0.194898, 0.212459, 0.288270, 0.421671", \
           "0.173433, 0.177031, 0.187649, 0.202697, 0.220678, 0.297532, 0.430528", \
           "0.181387, 0.185098, 0.195730, 0.210665, 0.228371, 0.303779, 0.438034" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029244, 0.034840, 0.054930, 0.089007, 0.130727, 0.303808, 0.610119", \
           "0.029329, 0.034856, 0.055106, 0.089088, 0.130765, 0.303503, 0.610055", \
           "0.028393, 0.033899, 0.054239, 0.089108, 0.129856, 0.304748, 0.607602", \
           "0.029183, 0.034557, 0.055079, 0.089397, 0.130344, 0.304505, 0.612023", \
           "0.028900, 0.034064, 0.055165, 0.089387, 0.130246, 0.305738, 0.614663", \
           "0.029542, 0.034966, 0.055277, 0.089158, 0.129934, 0.305102, 0.612204", \
           "0.029580, 0.035068, 0.055357, 0.088689, 0.130451, 0.305223, 0.615417" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029244, 0.034840, 0.054930, 0.089007, 0.130727, 0.303808, 0.610119", \
           "0.029329, 0.034856, 0.055106, 0.089088, 0.130765, 0.303503, 0.610055", \
           "0.028393, 0.033899, 0.054239, 0.089108, 0.129856, 0.304748, 0.607602", \
           "0.029183, 0.034557, 0.055079, 0.089397, 0.130344, 0.304505, 0.612023", \
           "0.028900, 0.034064, 0.055165, 0.089387, 0.130246, 0.305738, 0.614663", \
           "0.029542, 0.034966, 0.055277, 0.089158, 0.129934, 0.305102, 0.612204", \
           "0.029580, 0.035068, 0.055357, 0.088689, 0.130451, 0.305223, 0.615417" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.170660, 0.175427, 0.189253, 0.208179, 0.229563, 0.319290, 0.477608", \
           "0.172480, 0.177361, 0.190906, 0.209570, 0.230670, 0.319360, 0.477590", \
           "0.178182, 0.182897, 0.196723, 0.215541, 0.236440, 0.326579, 0.484047", \
           "0.188604, 0.193240, 0.206772, 0.225695, 0.247243, 0.335301, 0.494925", \
           "0.204482, 0.209249, 0.222939, 0.241725, 0.262884, 0.353066, 0.511185", \
           "0.219231, 0.224067, 0.237691, 0.256431, 0.277828, 0.368045, 0.525156", \
           "0.235853, 0.240665, 0.254318, 0.273219, 0.294637, 0.383826, 0.540835" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145061, 0.149113, 0.160865, 0.176952, 0.195128, 0.271396, 0.405967", \
           "0.146608, 0.150757, 0.162270, 0.178134, 0.196070, 0.271456, 0.405952", \
           "0.151454, 0.155462, 0.167214, 0.183210, 0.200974, 0.277592, 0.411440", \
           "0.160313, 0.164254, 0.175756, 0.191841, 0.210157, 0.285006, 0.420687", \
           "0.173810, 0.177861, 0.189498, 0.205466, 0.223452, 0.300106, 0.434507", \
           "0.186346, 0.190457, 0.202037, 0.217967, 0.236154, 0.312839, 0.446383", \
           "0.200475, 0.204566, 0.216170, 0.232236, 0.250441, 0.326252, 0.459710" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029372, 0.034473, 0.053027, 0.083743, 0.121643, 0.286509, 0.568604", \
           "0.029422, 0.034522, 0.053121, 0.083769, 0.121781, 0.283310, 0.569831", \
           "0.029401, 0.034468, 0.053018, 0.083613, 0.122400, 0.284262, 0.571328", \
           "0.030406, 0.035372, 0.053579, 0.084331, 0.122698, 0.284081, 0.569105", \
           "0.029423, 0.034577, 0.052963, 0.084091, 0.121821, 0.284592, 0.572988", \
           "0.029707, 0.034846, 0.052777, 0.083807, 0.121959, 0.284946, 0.570826", \
           "0.030942, 0.035750, 0.053461, 0.083698, 0.121746, 0.284650, 0.567281" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029372, 0.034473, 0.053027, 0.083743, 0.121643, 0.286509, 0.568604", \
           "0.029422, 0.034522, 0.053121, 0.083769, 0.121781, 0.283310, 0.569831", \
           "0.029401, 0.034468, 0.053018, 0.083613, 0.122400, 0.284262, 0.571328", \
           "0.030406, 0.035372, 0.053579, 0.084331, 0.122698, 0.284081, 0.569105", \
           "0.029423, 0.034577, 0.052963, 0.084091, 0.121821, 0.284592, 0.572988", \
           "0.029707, 0.034846, 0.052777, 0.083807, 0.121959, 0.284946, 0.570826", \
           "0.030942, 0.035750, 0.053461, 0.083698, 0.121746, 0.284650, 0.567281" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.225250, 0.229466, 0.241921, 0.259685, 0.280276, 0.370458, 0.525546", \
           "0.226542, 0.230802, 0.243337, 0.261081, 0.282111, 0.371245, 0.527036", \
           "0.231988, 0.236241, 0.248702, 0.266445, 0.287422, 0.376743, 0.532618", \
           "0.241838, 0.246153, 0.258685, 0.276431, 0.297014, 0.386529, 0.545442", \
           "0.255885, 0.260118, 0.272626, 0.290360, 0.311020, 0.400209, 0.557151", \
           "0.268447, 0.272680, 0.285172, 0.302875, 0.324030, 0.414447, 0.570912", \
           "0.282213, 0.286579, 0.299087, 0.316658, 0.337488, 0.426203, 0.584151" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.191463, 0.195046, 0.205633, 0.220732, 0.238235, 0.314890, 0.446714", \
           "0.192561, 0.196182, 0.206837, 0.221918, 0.239795, 0.315558, 0.447981", \
           "0.197190, 0.200805, 0.211397, 0.226479, 0.244308, 0.320232, 0.452725", \
           "0.205562, 0.209230, 0.219882, 0.234966, 0.252462, 0.328550, 0.463625", \
           "0.217502, 0.221100, 0.231732, 0.246806, 0.264367, 0.340177, 0.473578", \
           "0.228180, 0.231778, 0.242397, 0.257444, 0.275425, 0.352280, 0.485276", \
           "0.239881, 0.243592, 0.254224, 0.269159, 0.286865, 0.362273, 0.496529" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028521, 0.034019, 0.054614, 0.088838, 0.130461, 0.307855, 0.616565", \
           "0.028357, 0.033905, 0.054462, 0.088805, 0.130472, 0.305835, 0.610137", \
           "0.028406, 0.034001, 0.054573, 0.088869, 0.130466, 0.306041, 0.610092", \
           "0.028504, 0.033922, 0.054413, 0.089118, 0.130439, 0.305850, 0.616228", \
           "0.028412, 0.033959, 0.054530, 0.088713, 0.130462, 0.306657, 0.616190", \
           "0.028416, 0.034831, 0.055480, 0.089192, 0.131461, 0.307808, 0.618060", \
           "0.028408, 0.033996, 0.054628, 0.088895, 0.130589, 0.307807, 0.616650" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028521, 0.034019, 0.054614, 0.088838, 0.130461, 0.307855, 0.616565", \
           "0.028357, 0.033905, 0.054462, 0.088805, 0.130472, 0.305835, 0.610137", \
           "0.028406, 0.034001, 0.054573, 0.088869, 0.130466, 0.306041, 0.610092", \
           "0.028504, 0.033922, 0.054413, 0.089118, 0.130439, 0.305850, 0.616228", \
           "0.028412, 0.033959, 0.054530, 0.088713, 0.130462, 0.306657, 0.616190", \
           "0.028416, 0.034831, 0.055480, 0.089192, 0.131461, 0.307808, 0.618060", \
           "0.028408, 0.033996, 0.054628, 0.088895, 0.130589, 0.307807, 0.616650" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227356, 0.232123, 0.245949, 0.264875, 0.286259, 0.375986, 0.534304", \
           "0.229182, 0.234063, 0.247608, 0.266272, 0.287373, 0.376063, 0.534293", \
           "0.234811, 0.239526, 0.253352, 0.272170, 0.293069, 0.383208, 0.540676", \
           "0.244120, 0.248756, 0.262288, 0.281211, 0.302759, 0.390817, 0.550441", \
           "0.255603, 0.260370, 0.274061, 0.292846, 0.314006, 0.404187, 0.562306", \
           "0.265649, 0.270486, 0.284109, 0.302850, 0.324247, 0.414464, 0.571575", \
           "0.275798, 0.280611, 0.294263, 0.313164, 0.334582, 0.423771, 0.580781" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.193252, 0.197305, 0.209057, 0.225144, 0.243320, 0.319588, 0.454158", \
           "0.194805, 0.198954, 0.210467, 0.226331, 0.244267, 0.319654, 0.454149", \
           "0.199589, 0.203597, 0.215349, 0.231345, 0.249109, 0.325726, 0.459575", \
           "0.207502, 0.211442, 0.222945, 0.239029, 0.257345, 0.332195, 0.467875", \
           "0.217263, 0.221315, 0.232952, 0.248919, 0.266905, 0.343559, 0.477960", \
           "0.225802, 0.229913, 0.241493, 0.257422, 0.275610, 0.352294, 0.485839", \
           "0.234429, 0.238519, 0.250124, 0.266190, 0.284395, 0.360206, 0.493664" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029402, 0.034470, 0.052814, 0.083779, 0.121787, 0.284625, 0.570627", \
           "0.029422, 0.034481, 0.052773, 0.083660, 0.121626, 0.285038, 0.568013", \
           "0.029303, 0.034386, 0.052770, 0.083685, 0.121742, 0.284534, 0.574431", \
           "0.029366, 0.034446, 0.052835, 0.083750, 0.121650, 0.285253, 0.570042", \
           "0.029351, 0.034422, 0.052775, 0.083678, 0.121588, 0.284367, 0.571738", \
           "0.029608, 0.034530, 0.052769, 0.083744, 0.121660, 0.284844, 0.574440", \
           "0.029268, 0.034413, 0.052776, 0.083552, 0.121681, 0.284854, 0.571438" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029402, 0.034470, 0.052814, 0.083779, 0.121787, 0.284625, 0.570627", \
           "0.029422, 0.034481, 0.052773, 0.083660, 0.121626, 0.285038, 0.568013", \
           "0.029303, 0.034386, 0.052770, 0.083685, 0.121742, 0.284534, 0.574431", \
           "0.029366, 0.034446, 0.052835, 0.083750, 0.121650, 0.285253, 0.570042", \
           "0.029351, 0.034422, 0.052775, 0.083678, 0.121588, 0.284367, 0.571738", \
           "0.029608, 0.034530, 0.052769, 0.083744, 0.121660, 0.284844, 0.574440", \
           "0.029268, 0.034413, 0.052776, 0.083552, 0.121681, 0.284854, 0.571438" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.238510, 0.242726, 0.255181, 0.272945, 0.293536, 0.383718, 0.538805", \
           "0.239848, 0.244108, 0.256643, 0.274386, 0.295417, 0.384551, 0.540342", \
           "0.245567, 0.249820, 0.262281, 0.280024, 0.301000, 0.390322, 0.546196", \
           "0.255113, 0.259428, 0.271960, 0.289707, 0.310290, 0.399805, 0.558717", \
           "0.266576, 0.270809, 0.283318, 0.301052, 0.321712, 0.410900, 0.567843", \
           "0.276481, 0.280714, 0.293207, 0.310909, 0.332064, 0.422481, 0.578947", \
           "0.286910, 0.291276, 0.303783, 0.321354, 0.342184, 0.430900, 0.588848" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202734, 0.206317, 0.216904, 0.232003, 0.249506, 0.326161, 0.457985", \
           "0.203871, 0.207491, 0.218146, 0.233228, 0.251104, 0.326868, 0.459290", \
           "0.208732, 0.212347, 0.222939, 0.238021, 0.255850, 0.331774, 0.464267", \
           "0.216846, 0.220514, 0.231166, 0.246251, 0.263746, 0.339834, 0.474910", \
           "0.226590, 0.230188, 0.240820, 0.255894, 0.273455, 0.349265, 0.482666", \
           "0.235009, 0.238607, 0.249226, 0.264273, 0.282255, 0.359109, 0.492105", \
           "0.243873, 0.247584, 0.258216, 0.273151, 0.290857, 0.366265, 0.500521" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028345, 0.033885, 0.054549, 0.089004, 0.130740, 0.303965, 0.614179", \
           "0.028331, 0.033754, 0.054395, 0.088577, 0.130472, 0.303837, 0.605716", \
           "0.028306, 0.033789, 0.054473, 0.088627, 0.133420, 0.305202, 0.612764", \
           "0.028357, 0.033835, 0.054487, 0.088607, 0.130182, 0.305576, 0.604939", \
           "0.028351, 0.033893, 0.054537, 0.088790, 0.132263, 0.305289, 0.604759", \
           "0.028326, 0.033997, 0.054735, 0.088846, 0.131977, 0.305671, 0.604994", \
           "0.028390, 0.033786, 0.054500, 0.088823, 0.131957, 0.307584, 0.612360" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028345, 0.033885, 0.054549, 0.089004, 0.130740, 0.303965, 0.614179", \
           "0.028331, 0.033754, 0.054395, 0.088577, 0.130472, 0.303837, 0.605716", \
           "0.028306, 0.033789, 0.054473, 0.088627, 0.133420, 0.305202, 0.612764", \
           "0.028357, 0.033835, 0.054487, 0.088607, 0.130182, 0.305576, 0.604939", \
           "0.028351, 0.033893, 0.054537, 0.088790, 0.132263, 0.305289, 0.604759", \
           "0.028326, 0.033997, 0.054735, 0.088846, 0.131977, 0.305671, 0.604994", \
           "0.028390, 0.033786, 0.054500, 0.088823, 0.131957, 0.307584, 0.612360" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.247438, 0.252205, 0.266031, 0.284957, 0.306341, 0.396068, 0.554386", \
           "0.249124, 0.254005, 0.267550, 0.286214, 0.307314, 0.396005, 0.554234", \
           "0.254542, 0.259257, 0.273083, 0.291901, 0.312800, 0.402938, 0.560407", \
           "0.264539, 0.269174, 0.282707, 0.301629, 0.323178, 0.411236, 0.570860", \
           "0.278353, 0.283119, 0.296810, 0.315595, 0.336755, 0.426937, 0.585056", \
           "0.290696, 0.295533, 0.309156, 0.327897, 0.349294, 0.439511, 0.596622", \
           "0.304317, 0.309129, 0.322781, 0.341683, 0.363101, 0.452290, 0.609299" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.210322, 0.214375, 0.226127, 0.242214, 0.260390, 0.336658, 0.471228", \
           "0.211755, 0.215904, 0.227418, 0.243282, 0.261217, 0.336604, 0.471099", \
           "0.216360, 0.220368, 0.232120, 0.248116, 0.265880, 0.342498, 0.476346", \
           "0.224858, 0.228798, 0.240301, 0.256385, 0.274701, 0.349550, 0.485231", \
           "0.236600, 0.240652, 0.252289, 0.268256, 0.286242, 0.362896, 0.497297", \
           "0.247092, 0.251203, 0.262782, 0.278712, 0.296900, 0.373584, 0.507128", \
           "0.258669, 0.262760, 0.274364, 0.290430, 0.308636, 0.384446, 0.517904" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029437, 0.034406, 0.053072, 0.084087, 0.121937, 0.285385, 0.568399", \
           "0.030103, 0.034469, 0.052836, 0.084611, 0.122120, 0.286288, 0.566178", \
           "0.029258, 0.034370, 0.052956, 0.083934, 0.121715, 0.285183, 0.566284", \
           "0.029391, 0.035229, 0.053473, 0.084355, 0.121962, 0.285862, 0.568445", \
           "0.029345, 0.034376, 0.052770, 0.084180, 0.121603, 0.285611, 0.565588", \
           "0.029259, 0.034375, 0.052710, 0.083711, 0.121415, 0.286743, 0.567994", \
           "0.029253, 0.034414, 0.052911, 0.083858, 0.121723, 0.284917, 0.565963" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029437, 0.034406, 0.053072, 0.084087, 0.121937, 0.285385, 0.568399", \
           "0.030103, 0.034469, 0.052836, 0.084611, 0.122120, 0.286288, 0.566178", \
           "0.029258, 0.034370, 0.052956, 0.083934, 0.121715, 0.285183, 0.566284", \
           "0.029391, 0.035229, 0.053473, 0.084355, 0.121962, 0.285862, 0.568445", \
           "0.029345, 0.034376, 0.052770, 0.084180, 0.121603, 0.285611, 0.565588", \
           "0.029259, 0.034375, 0.052710, 0.083711, 0.121415, 0.286743, 0.567994", \
           "0.029253, 0.034414, 0.052911, 0.083858, 0.121723, 0.284917, 0.565963" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.087343, 0.091559, 0.104014, 0.121777, 0.142369, 0.232551, 0.387638", \
           "0.088393, 0.092653, 0.105188, 0.122931, 0.143962, 0.233096, 0.388887", \
           "0.093466, 0.097719, 0.110180, 0.127923, 0.148900, 0.238221, 0.394096", \
           "0.102377, 0.106692, 0.119224, 0.136970, 0.157553, 0.247068, 0.405981", \
           "0.115462, 0.119695, 0.132204, 0.149937, 0.170598, 0.259786, 0.416729", \
           "0.127274, 0.131508, 0.144000, 0.161703, 0.182858, 0.273274, 0.429740", \
           "0.140003, 0.144369, 0.156877, 0.174448, 0.195278, 0.283993, 0.441941" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074241, 0.077825, 0.088412, 0.103511, 0.121014, 0.197668, 0.329492", \
           "0.075134, 0.078755, 0.089410, 0.104492, 0.122368, 0.198132, 0.330554", \
           "0.079446, 0.083061, 0.093653, 0.108735, 0.126565, 0.202488, 0.334981", \
           "0.087020, 0.090688, 0.101340, 0.116425, 0.133920, 0.210008, 0.345084", \
           "0.098143, 0.101741, 0.112373, 0.127447, 0.145008, 0.220818, 0.354219", \
           "0.108183, 0.111782, 0.122400, 0.137447, 0.155429, 0.232283, 0.365279", \
           "0.119003, 0.122714, 0.133345, 0.148280, 0.165986, 0.241394, 0.375650" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021328, 0.026484, 0.045476, 0.076739, 0.115609, 0.279863, 0.575208", \
           "0.021383, 0.026543, 0.045184, 0.077247, 0.115520, 0.281945, 0.573863", \
           "0.021542, 0.026782, 0.045123, 0.076952, 0.115586, 0.280636, 0.576993", \
           "0.021531, 0.026694, 0.045151, 0.076893, 0.115447, 0.282417, 0.567740", \
           "0.021647, 0.027176, 0.045755, 0.077196, 0.116073, 0.281597, 0.580231", \
           "0.021628, 0.026837, 0.045151, 0.077399, 0.115308, 0.279586, 0.566927", \
           "0.021460, 0.026490, 0.045126, 0.076881, 0.115613, 0.281537, 0.568259" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021328, 0.026484, 0.045476, 0.076739, 0.115609, 0.279863, 0.575208", \
           "0.021383, 0.026543, 0.045184, 0.077247, 0.115520, 0.281945, 0.573863", \
           "0.021542, 0.026782, 0.045123, 0.076952, 0.115586, 0.280636, 0.576993", \
           "0.021531, 0.026694, 0.045151, 0.076893, 0.115447, 0.282417, 0.567740", \
           "0.021647, 0.027176, 0.045755, 0.077196, 0.116073, 0.281597, 0.580231", \
           "0.021628, 0.026837, 0.045151, 0.077399, 0.115308, 0.279586, 0.566927", \
           "0.021460, 0.026490, 0.045126, 0.076881, 0.115613, 0.281537, 0.568259" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093962, 0.098730, 0.112556, 0.131482, 0.152865, 0.242592, 0.400910", \
           "0.095353, 0.100235, 0.113780, 0.132443, 0.153544, 0.242234, 0.400464", \
           "0.099569, 0.104284, 0.118110, 0.136929, 0.157828, 0.247966, 0.405434", \
           "0.107886, 0.112522, 0.126054, 0.144977, 0.166525, 0.254583, 0.414207", \
           "0.121054, 0.125821, 0.139512, 0.158297, 0.179457, 0.269638, 0.427757", \
           "0.132628, 0.137465, 0.151088, 0.169829, 0.191226, 0.281443, 0.438554", \
           "0.145519, 0.150331, 0.163983, 0.182885, 0.204303, 0.293491, 0.450501" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079868, 0.083920, 0.095672, 0.111760, 0.129936, 0.206203, 0.340774", \
           "0.081050, 0.085199, 0.096713, 0.112577, 0.130512, 0.205899, 0.340394", \
           "0.084634, 0.088642, 0.100394, 0.116389, 0.134153, 0.210771, 0.344619", \
           "0.091703, 0.095643, 0.107146, 0.123230, 0.141546, 0.216396, 0.352076", \
           "0.102896, 0.106948, 0.118585, 0.134552, 0.152538, 0.229193, 0.363594", \
           "0.112734, 0.116845, 0.128425, 0.144354, 0.162542, 0.239226, 0.372771", \
           "0.123691, 0.127781, 0.139386, 0.155452, 0.173657, 0.249468, 0.382926" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023642, 0.029052, 0.046225, 0.076197, 0.112574, 0.271633, 0.550061", \
           "0.023399, 0.028569, 0.046499, 0.076516, 0.113271, 0.274354, 0.552736", \
           "0.023284, 0.028473, 0.046125, 0.076410, 0.112291, 0.272377, 0.556954", \
           "0.023273, 0.028426, 0.046820, 0.075895, 0.113281, 0.275120, 0.551013", \
           "0.023762, 0.029003, 0.047104, 0.076798, 0.113730, 0.272231, 0.550323", \
           "0.023383, 0.028497, 0.046151, 0.076210, 0.112830, 0.273563, 0.557990", \
           "0.023348, 0.028526, 0.046242, 0.075654, 0.112497, 0.271585, 0.550350" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023642, 0.029052, 0.046225, 0.076197, 0.112574, 0.271633, 0.550061", \
           "0.023399, 0.028569, 0.046499, 0.076516, 0.113271, 0.274354, 0.552736", \
           "0.023284, 0.028473, 0.046125, 0.076410, 0.112291, 0.272377, 0.556954", \
           "0.023273, 0.028426, 0.046820, 0.075895, 0.113281, 0.275120, 0.551013", \
           "0.023762, 0.029003, 0.047104, 0.076798, 0.113730, 0.272231, 0.550323", \
           "0.023383, 0.028497, 0.046151, 0.076210, 0.112830, 0.273563, 0.557990", \
           "0.023348, 0.028526, 0.046242, 0.075654, 0.112497, 0.271585, 0.550350" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121020, 0.125236, 0.137690, 0.155454, 0.176046, 0.266228, 0.421315", \
           "0.122070, 0.126330, 0.138865, 0.156608, 0.177639, 0.266773, 0.422564", \
           "0.127143, 0.131396, 0.143857, 0.161600, 0.182577, 0.271898, 0.427772", \
           "0.136054, 0.140369, 0.152901, 0.170647, 0.191230, 0.280745, 0.439658", \
           "0.149139, 0.153372, 0.165880, 0.183614, 0.204274, 0.293463, 0.450405", \
           "0.160951, 0.165184, 0.177677, 0.195380, 0.216534, 0.306951, 0.463417", \
           "0.173680, 0.178046, 0.190554, 0.208124, 0.228955, 0.317670, 0.475618" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.102867, 0.106450, 0.117037, 0.132136, 0.149639, 0.226294, 0.358118", \
           "0.103759, 0.107380, 0.118035, 0.133117, 0.150993, 0.226757, 0.359179", \
           "0.108071, 0.111686, 0.122278, 0.137360, 0.155190, 0.231113, 0.363607", \
           "0.115646, 0.119313, 0.129965, 0.145050, 0.162545, 0.238633, 0.373709", \
           "0.126768, 0.130366, 0.140998, 0.156072, 0.173633, 0.249443, 0.382845", \
           "0.136809, 0.140407, 0.151025, 0.166073, 0.184054, 0.260908, 0.393904", \
           "0.147628, 0.151339, 0.161971, 0.176906, 0.194612, 0.270020, 0.404275" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021639, 0.026479, 0.044922, 0.076882, 0.115031, 0.280285, 0.566031", \
           "0.021619, 0.026640, 0.045108, 0.076883, 0.115480, 0.280277, 0.574134", \
           "0.021694, 0.026524, 0.045105, 0.076744, 0.115555, 0.279838, 0.569143", \
           "0.021559, 0.026631, 0.044987, 0.078289, 0.115454, 0.280892, 0.575560", \
           "0.021744, 0.027276, 0.045180, 0.077099, 0.115875, 0.280806, 0.568873", \
           "0.021844, 0.026805, 0.045146, 0.077905, 0.115980, 0.280001, 0.574611", \
           "0.021605, 0.026656, 0.045151, 0.076672, 0.115501, 0.280407, 0.571713" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021639, 0.026479, 0.044922, 0.076882, 0.115031, 0.280285, 0.566031", \
           "0.021619, 0.026640, 0.045108, 0.076883, 0.115480, 0.280277, 0.574134", \
           "0.021694, 0.026524, 0.045105, 0.076744, 0.115555, 0.279838, 0.569143", \
           "0.021559, 0.026631, 0.044987, 0.078289, 0.115454, 0.280892, 0.575560", \
           "0.021744, 0.027276, 0.045180, 0.077099, 0.115875, 0.280806, 0.568873", \
           "0.021844, 0.026805, 0.045146, 0.077905, 0.115980, 0.280001, 0.574611", \
           "0.021605, 0.026656, 0.045151, 0.076672, 0.115501, 0.280407, 0.571713" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126816, 0.131583, 0.145409, 0.164335, 0.185719, 0.275445, 0.433764", \
           "0.128207, 0.133088, 0.146633, 0.165297, 0.186397, 0.275087, 0.433317", \
           "0.132422, 0.137138, 0.150963, 0.169782, 0.190681, 0.280819, 0.438287", \
           "0.140739, 0.145375, 0.158907, 0.177830, 0.199378, 0.287436, 0.447061", \
           "0.153907, 0.158674, 0.172365, 0.191150, 0.212310, 0.302491, 0.460610", \
           "0.165481, 0.170318, 0.183941, 0.202682, 0.224079, 0.314296, 0.471407", \
           "0.178372, 0.183184, 0.196836, 0.215738, 0.237156, 0.326345, 0.483354" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.107793, 0.111846, 0.123597, 0.139685, 0.157861, 0.234129, 0.368699", \
           "0.108976, 0.113125, 0.124638, 0.140502, 0.158438, 0.233824, 0.368319", \
           "0.112559, 0.116567, 0.128319, 0.144315, 0.162079, 0.238696, 0.372544", \
           "0.119628, 0.123569, 0.135071, 0.151155, 0.169472, 0.244321, 0.380001", \
           "0.130821, 0.134873, 0.146510, 0.162478, 0.180463, 0.257118, 0.391519", \
           "0.140659, 0.144770, 0.156350, 0.172280, 0.190467, 0.267151, 0.400696", \
           "0.151616, 0.155707, 0.167311, 0.183377, 0.201582, 0.277393, 0.410851" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023452, 0.028867, 0.046392, 0.074276, 0.112825, 0.278684, 0.550161", \
           "0.023929, 0.030635, 0.047405, 0.075729, 0.112792, 0.272484, 0.548498", \
           "0.023705, 0.028783, 0.049346, 0.074316, 0.112227, 0.278651, 0.550122", \
           "0.023552, 0.028643, 0.047671, 0.075298, 0.112062, 0.272615, 0.550022", \
           "0.024985, 0.030771, 0.046463, 0.075558, 0.114402, 0.271190, 0.552261", \
           "0.023541, 0.028421, 0.046489, 0.076684, 0.113393, 0.277373, 0.559047", \
           "0.023735, 0.029140, 0.045930, 0.075397, 0.111771, 0.271080, 0.549617" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023452, 0.028867, 0.046392, 0.074276, 0.112825, 0.278684, 0.550161", \
           "0.023929, 0.030635, 0.047405, 0.075729, 0.112792, 0.272484, 0.548498", \
           "0.023705, 0.028783, 0.049346, 0.074316, 0.112227, 0.278651, 0.550122", \
           "0.023552, 0.028643, 0.047671, 0.075298, 0.112062, 0.272615, 0.550022", \
           "0.024985, 0.030771, 0.046463, 0.075558, 0.114402, 0.271190, 0.552261", \
           "0.023541, 0.028421, 0.046489, 0.076684, 0.113393, 0.277373, 0.559047", \
           "0.023735, 0.029140, 0.045930, 0.075397, 0.111771, 0.271080, 0.549617" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091026, 0.095242, 0.107696, 0.125460, 0.146052, 0.236234, 0.391321", \
           "0.092418, 0.096678, 0.109213, 0.126956, 0.147987, 0.237121, 0.392912", \
           "0.098153, 0.102406, 0.114867, 0.132610, 0.153587, 0.242908, 0.398782", \
           "0.107190, 0.111505, 0.124037, 0.141784, 0.162367, 0.251881, 0.410794", \
           "0.118086, 0.122319, 0.134827, 0.152561, 0.173221, 0.262410, 0.419352", \
           "0.127307, 0.131541, 0.144033, 0.161736, 0.182890, 0.273307, 0.429773", \
           "0.136666, 0.141031, 0.153539, 0.171110, 0.191940, 0.280656, 0.438604" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077372, 0.080955, 0.091542, 0.106641, 0.124144, 0.200799, 0.332623", \
           "0.078555, 0.082176, 0.092831, 0.107913, 0.125789, 0.201553, 0.333975", \
           "0.083430, 0.087045, 0.097637, 0.112719, 0.130549, 0.206472, 0.338965", \
           "0.091112, 0.094779, 0.105432, 0.120516, 0.138012, 0.214099, 0.349175", \
           "0.100373, 0.103971, 0.114603, 0.129677, 0.147238, 0.223048, 0.356449", \
           "0.108211, 0.111809, 0.122428, 0.137475, 0.155457, 0.232311, 0.365307", \
           "0.116166, 0.119877, 0.130508, 0.145443, 0.163149, 0.238557, 0.372813" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021787, 0.026992, 0.045228, 0.077298, 0.115523, 0.279950, 0.568665", \
           "0.021769, 0.026932, 0.045376, 0.077222, 0.115546, 0.279707, 0.569274", \
           "0.021629, 0.026749, 0.045321, 0.076687, 0.114902, 0.281021, 0.571951", \
           "0.021710, 0.026992, 0.045338, 0.076553, 0.115331, 0.278280, 0.572145", \
           "0.022006, 0.027041, 0.045840, 0.077026, 0.117480, 0.282826, 0.575175", \
           "0.022640, 0.026762, 0.045319, 0.076799, 0.116618, 0.281202, 0.572524", \
           "0.022697, 0.028191, 0.045192, 0.076627, 0.115240, 0.280359, 0.574785" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021787, 0.026992, 0.045228, 0.077298, 0.115523, 0.279950, 0.568665", \
           "0.021769, 0.026932, 0.045376, 0.077222, 0.115546, 0.279707, 0.569274", \
           "0.021629, 0.026749, 0.045321, 0.076687, 0.114902, 0.281021, 0.571951", \
           "0.021710, 0.026992, 0.045338, 0.076553, 0.115331, 0.278280, 0.572145", \
           "0.022006, 0.027041, 0.045840, 0.077026, 0.117480, 0.282826, 0.575175", \
           "0.022640, 0.026762, 0.045319, 0.076799, 0.116618, 0.281202, 0.572524", \
           "0.022697, 0.028191, 0.045192, 0.076627, 0.115240, 0.280359, 0.574785" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096160, 0.100927, 0.114753, 0.133679, 0.155063, 0.244790, 0.403108", \
           "0.097980, 0.102861, 0.116406, 0.135070, 0.156170, 0.244860, 0.403090", \
           "0.103682, 0.108397, 0.122223, 0.141041, 0.161940, 0.252079, 0.409547", \
           "0.114104, 0.118740, 0.132272, 0.151195, 0.172743, 0.260801, 0.420425", \
           "0.129982, 0.134749, 0.148440, 0.167225, 0.188384, 0.278566, 0.436685", \
           "0.144731, 0.149567, 0.163191, 0.181932, 0.203328, 0.293545, 0.450657", \
           "0.161353, 0.166165, 0.179818, 0.198719, 0.220137, 0.309326, 0.466336" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.081736, 0.085788, 0.097540, 0.113627, 0.131803, 0.208071, 0.342642", \
           "0.083283, 0.087432, 0.098945, 0.114809, 0.132745, 0.208131, 0.342627", \
           "0.088130, 0.092137, 0.103889, 0.119885, 0.137649, 0.214267, 0.348115", \
           "0.096988, 0.100929, 0.112431, 0.128516, 0.146832, 0.221681, 0.357362", \
           "0.110485, 0.114536, 0.126174, 0.142141, 0.160127, 0.236781, 0.371182", \
           "0.123021, 0.127132, 0.138712, 0.154642, 0.172829, 0.249514, 0.383058", \
           "0.137150, 0.141241, 0.152845, 0.168911, 0.187116, 0.262927, 0.396385" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023562, 0.028775, 0.046362, 0.075258, 0.110978, 0.272969, 0.554084", \
           "0.023606, 0.028603, 0.046053, 0.074828, 0.112375, 0.270444, 0.546230", \
           "0.023400, 0.029011, 0.046429, 0.076735, 0.112070, 0.270474, 0.549883", \
           "0.023617, 0.028548, 0.046265, 0.075676, 0.111869, 0.274577, 0.550908", \
           "0.023697, 0.028813, 0.045864, 0.074520, 0.111367, 0.270501, 0.549991", \
           "0.024060, 0.030058, 0.047344, 0.076341, 0.111560, 0.271571, 0.553335", \
           "0.023834, 0.028868, 0.046384, 0.074742, 0.111890, 0.270089, 0.550203" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023562, 0.028775, 0.046362, 0.075258, 0.110978, 0.272969, 0.554084", \
           "0.023606, 0.028603, 0.046053, 0.074828, 0.112375, 0.270444, 0.546230", \
           "0.023400, 0.029011, 0.046429, 0.076735, 0.112070, 0.270474, 0.549883", \
           "0.023617, 0.028548, 0.046265, 0.075676, 0.111869, 0.274577, 0.550908", \
           "0.023697, 0.028813, 0.045864, 0.074520, 0.111367, 0.270501, 0.549991", \
           "0.024060, 0.030058, 0.047344, 0.076341, 0.111560, 0.271571, 0.553335", \
           "0.023834, 0.028868, 0.046384, 0.074742, 0.111890, 0.270089, 0.550203" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.084569, 0.088785, 0.101240, 0.119004, 0.139595, 0.229778, 0.384865", \
           "0.085841, 0.090101, 0.102636, 0.120379, 0.141410, 0.230544, 0.386335", \
           "0.090776, 0.095029, 0.107490, 0.125234, 0.146210, 0.235531, 0.391406", \
           "0.099010, 0.103325, 0.115857, 0.133603, 0.154186, 0.243701, 0.402614", \
           "0.110507, 0.114740, 0.127248, 0.144982, 0.165642, 0.254830, 0.411773", \
           "0.120478, 0.124711, 0.137204, 0.154906, 0.176061, 0.266478, 0.422944", \
           "0.130908, 0.135274, 0.147781, 0.165352, 0.186183, 0.274898, 0.432846" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071884, 0.075468, 0.086054, 0.101153, 0.118656, 0.195311, 0.327135", \
           "0.072965, 0.076585, 0.087240, 0.102322, 0.120198, 0.195962, 0.328384", \
           "0.077160, 0.080775, 0.091367, 0.106449, 0.124278, 0.200202, 0.332695", \
           "0.084158, 0.087826, 0.098478, 0.113563, 0.131058, 0.207146, 0.342222", \
           "0.093931, 0.097529, 0.108161, 0.123234, 0.140796, 0.216606, 0.350007", \
           "0.102406, 0.106005, 0.116623, 0.131670, 0.149652, 0.226506, 0.359502", \
           "0.111272, 0.114983, 0.125614, 0.140549, 0.158255, 0.233663, 0.367919" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021456, 0.026776, 0.046034, 0.079491, 0.117305, 0.285667, 0.587508", \
           "0.023161, 0.026838, 0.044152, 0.078447, 0.117631, 0.288268, 0.586291", \
           "0.021701, 0.026933, 0.045860, 0.078130, 0.117311, 0.287970, 0.586617", \
           "0.021871, 0.027007, 0.045783, 0.078022, 0.117601, 0.287401, 0.578878", \
           "0.021914, 0.027612, 0.046310, 0.078365, 0.118050, 0.286880, 0.590648", \
           "0.021863, 0.027135, 0.045781, 0.078494, 0.117159, 0.284037, 0.581079", \
           "0.021673, 0.026815, 0.045756, 0.078123, 0.117484, 0.286265, 0.578349" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021456, 0.026776, 0.046034, 0.079491, 0.117305, 0.285667, 0.587508", \
           "0.023161, 0.026838, 0.044152, 0.078447, 0.117631, 0.288268, 0.586291", \
           "0.021701, 0.026933, 0.045860, 0.078130, 0.117311, 0.287970, 0.586617", \
           "0.021871, 0.027007, 0.045783, 0.078022, 0.117601, 0.287401, 0.578878", \
           "0.021914, 0.027612, 0.046310, 0.078365, 0.118050, 0.286880, 0.590648", \
           "0.021863, 0.027135, 0.045781, 0.078494, 0.117159, 0.284037, 0.581079", \
           "0.021673, 0.026815, 0.045756, 0.078123, 0.117484, 0.286265, 0.578349" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.087299, 0.092067, 0.105892, 0.124818, 0.146202, 0.235929, 0.394247", \
           "0.088875, 0.093756, 0.107301, 0.125965, 0.147066, 0.235756, 0.393986", \
           "0.093214, 0.097930, 0.111755, 0.130574, 0.151473, 0.241611, 0.399080", \
           "0.101717, 0.106353, 0.119886, 0.138808, 0.160357, 0.248414, 0.408039", \
           "0.113671, 0.118437, 0.132128, 0.150913, 0.172073, 0.262255, 0.420374", \
           "0.124030, 0.128866, 0.142490, 0.161231, 0.182627, 0.272844, 0.429955", \
           "0.135695, 0.140507, 0.154159, 0.173061, 0.194479, 0.283668, 0.440677" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074204, 0.078257, 0.090008, 0.106096, 0.124272, 0.200540, 0.335110", \
           "0.075544, 0.079693, 0.091206, 0.107070, 0.125006, 0.200393, 0.334888", \
           "0.079232, 0.083240, 0.094992, 0.110988, 0.128752, 0.205369, 0.339218", \
           "0.086460, 0.090400, 0.101903, 0.117987, 0.136303, 0.211152, 0.346833", \
           "0.096620, 0.100672, 0.112309, 0.128276, 0.146262, 0.222917, 0.357318", \
           "0.105425, 0.109536, 0.121116, 0.137046, 0.155233, 0.231918, 0.365462", \
           "0.115341, 0.119431, 0.131036, 0.147102, 0.165307, 0.241118, 0.374576" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023864, 0.029418, 0.047996, 0.075742, 0.115262, 0.278725, 0.563768", \
           "0.023628, 0.028890, 0.047466, 0.078405, 0.116247, 0.281187, 0.566890", \
           "0.023513, 0.028824, 0.046959, 0.078063, 0.115590, 0.280410, 0.570577", \
           "0.023452, 0.028773, 0.047652, 0.077610, 0.115882, 0.281528, 0.564982", \
           "0.024033, 0.029387, 0.047996, 0.078517, 0.116150, 0.280382, 0.564895", \
           "0.023530, 0.028781, 0.046984, 0.077996, 0.115887, 0.281534, 0.571910", \
           "0.023603, 0.028907, 0.046958, 0.077647, 0.115060, 0.279424, 0.566921" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023864, 0.029418, 0.047996, 0.075742, 0.115262, 0.278725, 0.563768", \
           "0.023628, 0.028890, 0.047466, 0.078405, 0.116247, 0.281187, 0.566890", \
           "0.023513, 0.028824, 0.046959, 0.078063, 0.115590, 0.280410, 0.570577", \
           "0.023452, 0.028773, 0.047652, 0.077610, 0.115882, 0.281528, 0.564982", \
           "0.024033, 0.029387, 0.047996, 0.078517, 0.116150, 0.280382, 0.564895", \
           "0.023530, 0.028781, 0.046984, 0.077996, 0.115887, 0.281534, 0.571910", \
           "0.023603, 0.028907, 0.046958, 0.077647, 0.115060, 0.279424, 0.566921" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112751, 0.116967, 0.129421, 0.147185, 0.167777, 0.257959, 0.413046", \
           "0.113986, 0.118246, 0.130781, 0.148524, 0.169555, 0.258689, 0.414480", \
           "0.118713, 0.122966, 0.135428, 0.153171, 0.174147, 0.263469, 0.419343", \
           "0.126710, 0.131026, 0.143557, 0.161304, 0.181887, 0.271402, 0.430314", \
           "0.141368, 0.145601, 0.158109, 0.175843, 0.196503, 0.285692, 0.442634", \
           "0.156361, 0.160594, 0.173087, 0.190790, 0.211944, 0.302361, 0.458827", \
           "0.172974, 0.177340, 0.189847, 0.207418, 0.228249, 0.316964, 0.474912" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095838, 0.099422, 0.110008, 0.125107, 0.142610, 0.219265, 0.351089", \
           "0.096888, 0.100509, 0.111164, 0.126246, 0.144122, 0.219886, 0.352308", \
           "0.100906, 0.104521, 0.115113, 0.130195, 0.148025, 0.223948, 0.356442", \
           "0.107704, 0.111372, 0.122024, 0.137108, 0.154604, 0.230692, 0.365767", \
           "0.120163, 0.123761, 0.134393, 0.149467, 0.167028, 0.242838, 0.376239", \
           "0.132907, 0.136505, 0.147124, 0.162171, 0.180153, 0.257007, 0.390003", \
           "0.147028, 0.150739, 0.161370, 0.176305, 0.194011, 0.269419, 0.403675" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021889, 0.026900, 0.045674, 0.071606, 0.107261, 0.284435, 0.575272", \
           "0.021714, 0.027099, 0.044479, 0.072808, 0.110934, 0.286952, 0.583786", \
           "0.021843, 0.026919, 0.045888, 0.077917, 0.117195, 0.284263, 0.588389", \
           "0.021876, 0.026850, 0.045583, 0.078268, 0.117278, 0.287337, 0.587283", \
           "0.021842, 0.027535, 0.045822, 0.078587, 0.117592, 0.285129, 0.578814", \
           "0.021918, 0.027014, 0.045802, 0.079276, 0.117956, 0.284760, 0.585447", \
           "0.021852, 0.026921, 0.045827, 0.077943, 0.117486, 0.285354, 0.576289" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021889, 0.026900, 0.045674, 0.071606, 0.107261, 0.284435, 0.575272", \
           "0.021714, 0.027099, 0.044479, 0.072808, 0.110934, 0.286952, 0.583786", \
           "0.021843, 0.026919, 0.045888, 0.077917, 0.117195, 0.284263, 0.588389", \
           "0.021876, 0.026850, 0.045583, 0.078268, 0.117278, 0.287337, 0.587283", \
           "0.021842, 0.027535, 0.045822, 0.078587, 0.117592, 0.285129, 0.578814", \
           "0.021918, 0.027014, 0.045802, 0.079276, 0.117956, 0.284760, 0.585447", \
           "0.021852, 0.026921, 0.045827, 0.077943, 0.117486, 0.285354, 0.576289" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114049, 0.118816, 0.132642, 0.151568, 0.172952, 0.262679, 0.420997", \
           "0.115546, 0.120428, 0.133973, 0.152637, 0.173737, 0.262427, 0.420657", \
           "0.119697, 0.124412, 0.138238, 0.157057, 0.177955, 0.268094, 0.425562", \
           "0.127895, 0.132530, 0.146063, 0.164986, 0.186534, 0.274592, 0.434216", \
           "0.142437, 0.147204, 0.160894, 0.179680, 0.200839, 0.291021, 0.449140", \
           "0.157642, 0.162478, 0.176102, 0.194843, 0.216239, 0.306456, 0.463568", \
           "0.174223, 0.179035, 0.192688, 0.211589, 0.233007, 0.322196, 0.479206" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096941, 0.100994, 0.112746, 0.128833, 0.147009, 0.223277, 0.357847", \
           "0.098215, 0.102364, 0.113877, 0.129741, 0.147677, 0.223063, 0.357558", \
           "0.101742, 0.105750, 0.117502, 0.133498, 0.151262, 0.227880, 0.361728", \
           "0.108711, 0.112651, 0.124154, 0.140238, 0.158554, 0.233403, 0.369084", \
           "0.121071, 0.125123, 0.136760, 0.152728, 0.170713, 0.247368, 0.381769", \
           "0.133996, 0.138107, 0.149686, 0.165616, 0.183804, 0.260488, 0.394032", \
           "0.148090, 0.152180, 0.163785, 0.179851, 0.198056, 0.273867, 0.407325" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023667, 0.029209, 0.047189, 0.076131, 0.115749, 0.285254, 0.562755", \
           "0.024142, 0.030985, 0.048376, 0.075463, 0.116093, 0.279437, 0.564817", \
           "0.023929, 0.029139, 0.050124, 0.075937, 0.114947, 0.285199, 0.562695", \
           "0.023797, 0.028994, 0.048558, 0.077122, 0.115422, 0.280031, 0.563086", \
           "0.025181, 0.031141, 0.047280, 0.077180, 0.117099, 0.278992, 0.566146", \
           "0.023634, 0.028781, 0.047443, 0.078329, 0.115797, 0.284675, 0.573935", \
           "0.023978, 0.029262, 0.046619, 0.076910, 0.114606, 0.278755, 0.563148" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023667, 0.029209, 0.047189, 0.076131, 0.115749, 0.285254, 0.562755", \
           "0.024142, 0.030985, 0.048376, 0.075463, 0.116093, 0.279437, 0.564817", \
           "0.023929, 0.029139, 0.050124, 0.075937, 0.114947, 0.285199, 0.562695", \
           "0.023797, 0.028994, 0.048558, 0.077122, 0.115422, 0.280031, 0.563086", \
           "0.025181, 0.031141, 0.047280, 0.077180, 0.117099, 0.278992, 0.566146", \
           "0.023634, 0.028781, 0.047443, 0.078329, 0.115797, 0.284675, 0.573935", \
           "0.023978, 0.029262, 0.046619, 0.076910, 0.114606, 0.278755, 0.563148" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.276522, 0.280738, 0.293193, 0.310957, 0.331548, 0.421730, 0.576817", \
           "0.277855, 0.282115, 0.294650, 0.312393, 0.333424, 0.422558, 0.578349", \
           "0.283632, 0.287885, 0.300346, 0.318089, 0.339066, 0.428387, 0.584261", \
           "0.293729, 0.298044, 0.310576, 0.328323, 0.348906, 0.438421, 0.597333", \
           "0.308272, 0.312505, 0.325013, 0.342747, 0.363407, 0.452595, 0.609538", \
           "0.321592, 0.325825, 0.338317, 0.356020, 0.377175, 0.467591, 0.624057", \
           "0.336853, 0.341219, 0.353726, 0.371297, 0.392128, 0.480843, 0.638791" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.235044, 0.238627, 0.249214, 0.264313, 0.281816, 0.358471, 0.490295", \
           "0.236177, 0.239798, 0.250453, 0.265534, 0.283411, 0.359174, 0.491597", \
           "0.241087, 0.244702, 0.255294, 0.270376, 0.288206, 0.364129, 0.496622", \
           "0.249670, 0.253338, 0.263990, 0.279074, 0.296570, 0.372658, 0.507733", \
           "0.262031, 0.265629, 0.276261, 0.291335, 0.308896, 0.384706, 0.518107", \
           "0.273353, 0.276951, 0.287570, 0.302617, 0.320599, 0.397453, 0.530449", \
           "0.286325, 0.290036, 0.300667, 0.315603, 0.333309, 0.408717, 0.542972" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021810, 0.026980, 0.045832, 0.078039, 0.117044, 0.288932, 0.586979", \
           "0.021580, 0.026700, 0.045804, 0.077549, 0.116737, 0.284365, 0.579937", \
           "0.022072, 0.027108, 0.045864, 0.077996, 0.117409, 0.286086, 0.580036", \
           "0.021754, 0.026819, 0.045816, 0.077686, 0.117133, 0.289356, 0.580549", \
           "0.021677, 0.026871, 0.045753, 0.077797, 0.117179, 0.289648, 0.584149", \
           "0.021818, 0.026893, 0.045694, 0.078008, 0.117052, 0.285941, 0.584392", \
           "0.021738, 0.026774, 0.045787, 0.077399, 0.117110, 0.288822, 0.586398" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021810, 0.026980, 0.045832, 0.078039, 0.117044, 0.288932, 0.586979", \
           "0.021580, 0.026700, 0.045804, 0.077549, 0.116737, 0.284365, 0.579937", \
           "0.022072, 0.027108, 0.045864, 0.077996, 0.117409, 0.286086, 0.580036", \
           "0.021754, 0.026819, 0.045816, 0.077686, 0.117133, 0.289356, 0.580549", \
           "0.021677, 0.026871, 0.045753, 0.077797, 0.117179, 0.289648, 0.584149", \
           "0.021818, 0.026893, 0.045694, 0.078008, 0.117052, 0.285941, 0.584392", \
           "0.021738, 0.026774, 0.045787, 0.077399, 0.117110, 0.288822, 0.586398" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.249449, 0.254217, 0.268042, 0.286968, 0.308352, 0.398079, 0.556397", \
           "0.251171, 0.256052, 0.269597, 0.288261, 0.309361, 0.398051, 0.556281", \
           "0.256733, 0.261448, 0.275274, 0.294092, 0.314991, 0.405130, 0.562598", \
           "0.265982, 0.270618, 0.284151, 0.303073, 0.324622, 0.412679, 0.572304", \
           "0.276705, 0.281472, 0.295163, 0.313948, 0.335107, 0.425289, 0.583408", \
           "0.285982, 0.290818, 0.304441, 0.323182, 0.344579, 0.434796, 0.591907", \
           "0.295650, 0.300463, 0.314115, 0.333016, 0.354434, 0.443623, 0.600633" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.212032, 0.216084, 0.227836, 0.243923, 0.262099, 0.338367, 0.472938", \
           "0.213495, 0.217644, 0.229157, 0.245022, 0.262957, 0.338344, 0.472839", \
           "0.218223, 0.222231, 0.233983, 0.249979, 0.267743, 0.344360, 0.478208", \
           "0.226085, 0.230025, 0.241528, 0.257612, 0.275928, 0.350778, 0.486458", \
           "0.235199, 0.239251, 0.250888, 0.266856, 0.284841, 0.361496, 0.495897", \
           "0.243084, 0.247196, 0.258775, 0.274705, 0.292892, 0.369577, 0.503121", \
           "0.251303, 0.255393, 0.266998, 0.283064, 0.301269, 0.377080, 0.510538" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023736, 0.031165, 0.048654, 0.077539, 0.114353, 0.278849, 0.564178", \
           "0.023716, 0.031144, 0.049046, 0.077526, 0.115154, 0.280852, 0.562863", \
           "0.023938, 0.029122, 0.048212, 0.076631, 0.113845, 0.277052, 0.563733", \
           "0.023640, 0.029305, 0.046887, 0.076493, 0.114236, 0.277352, 0.563886", \
           "0.023532, 0.029116, 0.046700, 0.077628, 0.114508, 0.282597, 0.563886", \
           "0.024728, 0.029398, 0.047568, 0.078654, 0.114168, 0.281425, 0.566479", \
           "0.023792, 0.029165, 0.046925, 0.076188, 0.114334, 0.276480, 0.566320" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023736, 0.031165, 0.048654, 0.077539, 0.114353, 0.278849, 0.564178", \
           "0.023716, 0.031144, 0.049046, 0.077526, 0.115154, 0.280852, 0.562863", \
           "0.023938, 0.029122, 0.048212, 0.076631, 0.113845, 0.277052, 0.563733", \
           "0.023640, 0.029305, 0.046887, 0.076493, 0.114236, 0.277352, 0.563886", \
           "0.023532, 0.029116, 0.046700, 0.077628, 0.114508, 0.282597, 0.563886", \
           "0.024728, 0.029398, 0.047568, 0.078654, 0.114168, 0.281425, 0.566479", \
           "0.023792, 0.029165, 0.046925, 0.076188, 0.114334, 0.276480, 0.566320" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211601, 0.215816, 0.228271, 0.246035, 0.266627, 0.356809, 0.511896", \
           "0.212929, 0.217189, 0.229724, 0.247468, 0.268498, 0.357632, 0.513423", \
           "0.218563, 0.222817, 0.235278, 0.253021, 0.273997, 0.363319, 0.519193", \
           "0.227574, 0.231889, 0.244421, 0.262167, 0.282750, 0.372265, 0.531178", \
           "0.238117, 0.242350, 0.254858, 0.272592, 0.293252, 0.382440, 0.539383", \
           "0.247988, 0.252221, 0.264713, 0.282416, 0.303571, 0.393988, 0.550453", \
           "0.257366, 0.261732, 0.274239, 0.291810, 0.312640, 0.401356, 0.559304" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179860, 0.183444, 0.194031, 0.209130, 0.226633, 0.303287, 0.435111", \
           "0.180990, 0.184611, 0.195266, 0.210347, 0.228224, 0.303987, 0.436410", \
           "0.185779, 0.189394, 0.199986, 0.215068, 0.232898, 0.308821, 0.441314", \
           "0.193438, 0.197105, 0.207757, 0.222842, 0.240337, 0.316425, 0.451501", \
           "0.202399, 0.205997, 0.216629, 0.231703, 0.249264, 0.325074, 0.458475", \
           "0.210789, 0.214388, 0.225006, 0.240054, 0.258035, 0.334889, 0.467885", \
           "0.218761, 0.222472, 0.233103, 0.248038, 0.265744, 0.341152, 0.475408" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021711, 0.026742, 0.045796, 0.078008, 0.118061, 0.287801, 0.579251", \
           "0.021608, 0.027359, 0.045876, 0.077716, 0.117412, 0.287204, 0.586325", \
           "0.021677, 0.026714, 0.045602, 0.078385, 0.116968, 0.285970, 0.581520", \
           "0.021685, 0.026814, 0.045526, 0.078365, 0.118167, 0.286692, 0.587870", \
           "0.021799, 0.027028, 0.045696, 0.078065, 0.116865, 0.286017, 0.587042", \
           "0.021688, 0.027249, 0.045530, 0.077704, 0.117022, 0.285225, 0.586888", \
           "0.022720, 0.026967, 0.045959, 0.077929, 0.117041, 0.287757, 0.581339" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021711, 0.026742, 0.045796, 0.078008, 0.118061, 0.287801, 0.579251", \
           "0.021608, 0.027359, 0.045876, 0.077716, 0.117412, 0.287204, 0.586325", \
           "0.021677, 0.026714, 0.045602, 0.078385, 0.116968, 0.285970, 0.581520", \
           "0.021685, 0.026814, 0.045526, 0.078365, 0.118167, 0.286692, 0.587870", \
           "0.021799, 0.027028, 0.045696, 0.078065, 0.116865, 0.286017, 0.587042", \
           "0.021688, 0.027249, 0.045530, 0.077704, 0.117022, 0.285225, 0.586888", \
           "0.022720, 0.026967, 0.045959, 0.077929, 0.117041, 0.287757, 0.581339" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230720, 0.235488, 0.249313, 0.268240, 0.289623, 0.379350, 0.537668", \
           "0.232432, 0.237313, 0.250858, 0.269522, 0.290622, 0.379313, 0.537542", \
           "0.237951, 0.242666, 0.256492, 0.275311, 0.296210, 0.386348, 0.543816", \
           "0.248203, 0.252838, 0.266371, 0.285294, 0.306842, 0.394900, 0.554524", \
           "0.262593, 0.267360, 0.281051, 0.299836, 0.320996, 0.411178, 0.569297", \
           "0.275895, 0.280731, 0.294354, 0.313095, 0.334492, 0.424709, 0.581820", \
           "0.290893, 0.295705, 0.309357, 0.328259, 0.349677, 0.438866, 0.595875" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.196112, 0.200165, 0.211916, 0.228004, 0.246180, 0.322447, 0.457018", \
           "0.197567, 0.201716, 0.213229, 0.229094, 0.247029, 0.322416, 0.456911", \
           "0.202259, 0.206267, 0.218018, 0.234014, 0.251778, 0.328396, 0.462244", \
           "0.210972, 0.214913, 0.226415, 0.242500, 0.260816, 0.335665, 0.471346", \
           "0.223204, 0.227256, 0.238893, 0.254861, 0.272846, 0.349501, 0.483902", \
           "0.234510, 0.238621, 0.250201, 0.266131, 0.284318, 0.361003, 0.494547", \
           "0.247259, 0.251349, 0.262954, 0.279020, 0.297225, 0.373036, 0.506494" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024233, 0.029162, 0.046823, 0.077091, 0.114221, 0.279556, 0.572402", \
           "0.023606, 0.028895, 0.046909, 0.076049, 0.114218, 0.278178, 0.567008", \
           "0.024029, 0.029505, 0.046887, 0.077256, 0.114319, 0.277546, 0.565950", \
           "0.024240, 0.028950, 0.047769, 0.077354, 0.113871, 0.277216, 0.572516", \
           "0.024078, 0.029635, 0.046959, 0.076248, 0.115382, 0.279039, 0.565343", \
           "0.024747, 0.029655, 0.047167, 0.079557, 0.115854, 0.277583, 0.572888", \
           "0.024029, 0.028946, 0.046943, 0.077465, 0.114062, 0.282139, 0.566847" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024233, 0.029162, 0.046823, 0.077091, 0.114221, 0.279556, 0.572402", \
           "0.023606, 0.028895, 0.046909, 0.076049, 0.114218, 0.278178, 0.567008", \
           "0.024029, 0.029505, 0.046887, 0.077256, 0.114319, 0.277546, 0.565950", \
           "0.024240, 0.028950, 0.047769, 0.077354, 0.113871, 0.277216, 0.572516", \
           "0.024078, 0.029635, 0.046959, 0.076248, 0.115382, 0.279039, 0.565343", \
           "0.024747, 0.029655, 0.047167, 0.079557, 0.115854, 0.277583, 0.572888", \
           "0.024029, 0.028946, 0.046943, 0.077465, 0.114062, 0.282139, 0.566847" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091673, 0.096440, 0.110266, 0.129192, 0.150576, 0.240302, 0.398621", \
           "0.093522, 0.098403, 0.111948, 0.130612, 0.151713, 0.240403, 0.398632", \
           "0.099174, 0.103890, 0.117715, 0.136534, 0.157433, 0.247571, 0.405040", \
           "0.108364, 0.112999, 0.126532, 0.145455, 0.167003, 0.255061, 0.414685", \
           "0.119175, 0.123942, 0.137632, 0.156418, 0.177577, 0.267759, 0.425878", \
           "0.128217, 0.133054, 0.146677, 0.165418, 0.186815, 0.277032, 0.434143", \
           "0.137495, 0.142308, 0.155960, 0.174861, 0.196279, 0.285468, 0.442478" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077922, 0.081974, 0.093726, 0.109813, 0.127989, 0.204257, 0.338828", \
           "0.079494, 0.083643, 0.095156, 0.111020, 0.128956, 0.204342, 0.338838", \
           "0.084298, 0.088306, 0.100058, 0.116054, 0.133818, 0.210436, 0.344284", \
           "0.092109, 0.096050, 0.107552, 0.123636, 0.141953, 0.216802, 0.352482", \
           "0.101299, 0.105350, 0.116988, 0.132955, 0.150941, 0.227595, 0.361996", \
           "0.108985, 0.113096, 0.124676, 0.140605, 0.158793, 0.235477, 0.369022", \
           "0.116871, 0.120962, 0.132566, 0.148632, 0.166837, 0.242648, 0.376106" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022025, 0.027333, 0.045863, 0.078771, 0.117352, 0.285769, 0.579294", \
           "0.022011, 0.027133, 0.045932, 0.078723, 0.117395, 0.285100, 0.581984", \
           "0.021745, 0.026997, 0.045795, 0.077787, 0.116725, 0.286607, 0.581476", \
           "0.022137, 0.027436, 0.045890, 0.078118, 0.117343, 0.285195, 0.583009", \
           "0.022363, 0.027181, 0.046542, 0.078570, 0.119334, 0.288758, 0.585171", \
           "0.022868, 0.027059, 0.045942, 0.077810, 0.118577, 0.287040, 0.583996", \
           "0.022866, 0.028390, 0.045690, 0.078089, 0.117123, 0.286494, 0.584226" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022025, 0.027333, 0.045863, 0.078771, 0.117352, 0.285769, 0.579294", \
           "0.022011, 0.027133, 0.045932, 0.078723, 0.117395, 0.285100, 0.581984", \
           "0.021745, 0.026997, 0.045795, 0.077787, 0.116725, 0.286607, 0.581476", \
           "0.022137, 0.027436, 0.045890, 0.078118, 0.117343, 0.285195, 0.583009", \
           "0.022363, 0.027181, 0.046542, 0.078570, 0.119334, 0.288758, 0.585171", \
           "0.022868, 0.027059, 0.045942, 0.077810, 0.118577, 0.287040, 0.583996", \
           "0.022866, 0.028390, 0.045690, 0.078089, 0.117123, 0.286494, 0.584226" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096974, 0.101742, 0.115568, 0.134494, 0.155877, 0.245604, 0.403922", \
           "0.098794, 0.103675, 0.117220, 0.135884, 0.156985, 0.245675, 0.403905", \
           "0.104496, 0.109212, 0.123037, 0.141856, 0.162755, 0.252893, 0.410361", \
           "0.114918, 0.119554, 0.133087, 0.152009, 0.173558, 0.261616, 0.421240", \
           "0.130796, 0.135563, 0.149254, 0.168039, 0.189199, 0.279380, 0.437499", \
           "0.145545, 0.150382, 0.164005, 0.182746, 0.204143, 0.294360, 0.451471", \
           "0.162167, 0.166980, 0.180632, 0.199533, 0.220952, 0.310140, 0.467150" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.082428, 0.086481, 0.098232, 0.114320, 0.132496, 0.208764, 0.343334", \
           "0.083975, 0.088124, 0.099637, 0.115501, 0.133437, 0.208824, 0.343319", \
           "0.088822, 0.092830, 0.104582, 0.120577, 0.138342, 0.214959, 0.348807", \
           "0.097681, 0.101621, 0.113124, 0.129208, 0.147524, 0.222373, 0.358054", \
           "0.111177, 0.115229, 0.126866, 0.142833, 0.160819, 0.237473, 0.371875", \
           "0.123714, 0.127825, 0.139404, 0.155334, 0.173521, 0.250206, 0.383750", \
           "0.137842, 0.141933, 0.153537, 0.169603, 0.187809, 0.263619, 0.397077" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023684, 0.029062, 0.047153, 0.076837, 0.113466, 0.279351, 0.565480", \
           "0.023649, 0.029073, 0.046904, 0.076714, 0.114735, 0.277180, 0.564326", \
           "0.023639, 0.029284, 0.047178, 0.078406, 0.114450, 0.277936, 0.563825", \
           "0.023697, 0.028936, 0.046985, 0.077367, 0.114533, 0.281579, 0.565652", \
           "0.023884, 0.029009, 0.046726, 0.076125, 0.114078, 0.277089, 0.563936", \
           "0.024297, 0.030411, 0.048092, 0.077788, 0.114553, 0.279847, 0.568420", \
           "0.024051, 0.029174, 0.047257, 0.076509, 0.114926, 0.277785, 0.565811" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023684, 0.029062, 0.047153, 0.076837, 0.113466, 0.279351, 0.565480", \
           "0.023649, 0.029073, 0.046904, 0.076714, 0.114735, 0.277180, 0.564326", \
           "0.023639, 0.029284, 0.047178, 0.078406, 0.114450, 0.277936, 0.563825", \
           "0.023697, 0.028936, 0.046985, 0.077367, 0.114533, 0.281579, 0.565652", \
           "0.023884, 0.029009, 0.046726, 0.076125, 0.114078, 0.277089, 0.563936", \
           "0.024297, 0.030411, 0.048092, 0.077788, 0.114553, 0.279847, 0.568420", \
           "0.024051, 0.029174, 0.047257, 0.076509, 0.114926, 0.277785, 0.565811" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017", \
           "0.243313, 0.243342, 0.243445, 0.243607, 0.243798, 0.244606, 0.246017" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126", \
           "0.478422, 0.478451, 0.478554, 0.478716, 0.478907, 0.479715, 0.481126" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203", \
           "0.048663, 0.048668, 0.048689, 0.048721, 0.048760, 0.048921, 0.049203" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225", \
           "0.095684, 0.095690, 0.095711, 0.095743, 0.095781, 0.095943, 0.096225" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.085123, 0.089339, 0.101794, 0.119558, 0.140149, 0.230331, 0.385418", \
           "0.086161, 0.090421, 0.102957, 0.120700, 0.141731, 0.230864, 0.386655", \
           "0.091031, 0.095284, 0.107745, 0.125488, 0.146464, 0.235786, 0.391660", \
           "0.099270, 0.103585, 0.116117, 0.133863, 0.154446, 0.243961, 0.402874", \
           "0.110792, 0.115025, 0.127533, 0.145267, 0.165927, 0.255115, 0.412058", \
           "0.120712, 0.124946, 0.137438, 0.155141, 0.176296, 0.266712, 0.423178", \
           "0.131060, 0.135426, 0.147934, 0.165504, 0.186335, 0.275050, 0.432998" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072355, 0.075938, 0.086525, 0.101624, 0.119127, 0.195782, 0.327606", \
           "0.073237, 0.076858, 0.087513, 0.102595, 0.120471, 0.196235, 0.328657", \
           "0.077376, 0.080991, 0.091583, 0.106665, 0.124495, 0.200418, 0.332911", \
           "0.084380, 0.088047, 0.098699, 0.113784, 0.131279, 0.207367, 0.342443", \
           "0.094173, 0.097771, 0.108403, 0.123477, 0.141038, 0.216848, 0.350249", \
           "0.102606, 0.106204, 0.116822, 0.131870, 0.149851, 0.226705, 0.359701", \
           "0.111401, 0.115112, 0.125744, 0.140679, 0.158385, 0.233793, 0.368048" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.088104, 0.092872, 0.106697, 0.125624, 0.147007, 0.236734, 0.395052", \
           "0.089477, 0.094359, 0.107904, 0.126567, 0.147668, 0.236358, 0.394588", \
           "0.093759, 0.098474, 0.112300, 0.131119, 0.152018, 0.242156, 0.399624", \
           "0.102236, 0.106871, 0.120404, 0.139326, 0.160875, 0.248933, 0.408557", \
           "0.114245, 0.119012, 0.132703, 0.151488, 0.172648, 0.262829, 0.420948", \
           "0.124596, 0.129433, 0.143056, 0.161797, 0.183194, 0.273411, 0.430522", \
           "0.136239, 0.141052, 0.154704, 0.173605, 0.195023, 0.284212, 0.441222" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074889, 0.078941, 0.090693, 0.106780, 0.124956, 0.201224, 0.335794", \
           "0.076056, 0.080205, 0.091718, 0.107582, 0.125518, 0.200905, 0.335400", \
           "0.079695, 0.083703, 0.095455, 0.111451, 0.129215, 0.205833, 0.339681", \
           "0.086900, 0.090841, 0.102343, 0.118427, 0.136744, 0.211593, 0.347273", \
           "0.097109, 0.101160, 0.112797, 0.128765, 0.146751, 0.223405, 0.357806", \
           "0.105907, 0.110018, 0.121598, 0.137527, 0.155715, 0.232399, 0.365944", \
           "0.115803, 0.119894, 0.131498, 0.147565, 0.165770, 0.241580, 0.375039" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.112776, 0.116992, 0.129447, 0.147210, 0.167802, 0.257984, 0.413071", \
           "0.113814, 0.118074, 0.130609, 0.148353, 0.169383, 0.258517, 0.414308", \
           "0.118683, 0.122936, 0.135397, 0.153141, 0.174117, 0.263438, 0.419313", \
           "0.126923, 0.131238, 0.143770, 0.161516, 0.182099, 0.271614, 0.430527", \
           "0.138444, 0.142677, 0.155186, 0.172919, 0.193580, 0.282768, 0.439710", \
           "0.148365, 0.152598, 0.165091, 0.182794, 0.203948, 0.294365, 0.450831", \
           "0.158713, 0.163079, 0.175586, 0.193157, 0.213988, 0.302703, 0.460651" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.095859, 0.099443, 0.110030, 0.125129, 0.142632, 0.219286, 0.351110", \
           "0.096742, 0.100363, 0.111018, 0.126100, 0.143976, 0.219740, 0.352162", \
           "0.100881, 0.104496, 0.115088, 0.130170, 0.148000, 0.223923, 0.356416", \
           "0.107884, 0.111552, 0.122204, 0.137289, 0.154784, 0.230872, 0.365948", \
           "0.117678, 0.121276, 0.131908, 0.146982, 0.164543, 0.240353, 0.373754", \
           "0.126110, 0.129709, 0.140327, 0.155375, 0.173356, 0.250210, 0.383206", \
           "0.134906, 0.138617, 0.149248, 0.164183, 0.181889, 0.257297, 0.391553" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022351, 0.027335, 0.046121, 0.078729, 0.118200, 0.284811, 0.575582", \
           "0.022154, 0.027541, 0.044577, 0.078627, 0.117347, 0.287546, 0.584170", \
           "0.022250, 0.027337, 0.046380, 0.078468, 0.117598, 0.285962, 0.583505", \
           "0.022290, 0.027371, 0.046163, 0.078778, 0.117676, 0.287857, 0.587773", \
           "0.022345, 0.028108, 0.046322, 0.079104, 0.117970, 0.285510, 0.579149", \
           "0.022327, 0.027514, 0.046283, 0.079738, 0.118398, 0.285141, 0.585974", \
           "0.022408, 0.027400, 0.046367, 0.078549, 0.118329, 0.285927, 0.576906" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.113615, 0.118383, 0.132209, 0.151135, 0.172518, 0.262245, 0.420563", \
           "0.114989, 0.119870, 0.133415, 0.152079, 0.173179, 0.261870, 0.420099", \
           "0.119270, 0.123986, 0.137811, 0.156630, 0.177529, 0.267667, 0.425136", \
           "0.127747, 0.132382, 0.145915, 0.164838, 0.186386, 0.274444, 0.434068", \
           "0.139757, 0.144523, 0.158214, 0.176999, 0.198159, 0.288341, 0.446460", \
           "0.150107, 0.154944, 0.168567, 0.187308, 0.208705, 0.298922, 0.456033", \
           "0.161751, 0.166563, 0.180215, 0.199117, 0.220535, 0.309723, 0.466733" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096573, 0.100625, 0.112377, 0.128465, 0.146641, 0.222908, 0.357479", \
           "0.097740, 0.101889, 0.113403, 0.129267, 0.147202, 0.222589, 0.357084", \
           "0.101380, 0.105388, 0.117140, 0.133135, 0.150899, 0.227517, 0.361365", \
           "0.108585, 0.112525, 0.124028, 0.140112, 0.158428, 0.233277, 0.368958", \
           "0.118793, 0.122845, 0.134482, 0.150449, 0.168435, 0.245089, 0.379491", \
           "0.127591, 0.131702, 0.143282, 0.159212, 0.177399, 0.254084, 0.387628", \
           "0.137488, 0.141579, 0.153183, 0.169249, 0.187454, 0.263265, 0.396723" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024161, 0.029575, 0.047311, 0.075848, 0.114940, 0.282687, 0.557463", \
           "0.024560, 0.031318, 0.048451, 0.077405, 0.115220, 0.276773, 0.558114", \
           "0.024294, 0.029504, 0.050221, 0.075700, 0.114178, 0.282637, 0.557404", \
           "0.024237, 0.029359, 0.048700, 0.076869, 0.114517, 0.277190, 0.557604", \
           "0.025533, 0.031466, 0.047405, 0.076927, 0.116342, 0.275900, 0.560338", \
           "0.023962, 0.029187, 0.047594, 0.078092, 0.115134, 0.281932, 0.567820", \
           "0.024400, 0.029555, 0.046798, 0.076698, 0.113865, 0.275863, 0.557478" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167757, 0.171973, 0.184427, 0.202191, 0.222783, 0.312965, 0.468052", \
           "0.169149, 0.173409, 0.185944, 0.203687, 0.224718, 0.313852, 0.469643", \
           "0.174884, 0.179137, 0.191598, 0.209341, 0.230318, 0.319639, 0.475513", \
           "0.183921, 0.188236, 0.200768, 0.218515, 0.239098, 0.328612, 0.487525", \
           "0.194817, 0.199050, 0.211558, 0.229292, 0.249952, 0.339141, 0.496083", \
           "0.204038, 0.208272, 0.220764, 0.238467, 0.259621, 0.350038, 0.506504", \
           "0.213397, 0.217762, 0.230270, 0.247841, 0.268671, 0.357387, 0.515335" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.142593, 0.146177, 0.156763, 0.171863, 0.189365, 0.266020, 0.397844", \
           "0.143776, 0.147397, 0.158052, 0.173134, 0.191010, 0.266774, 0.399196", \
           "0.148651, 0.152266, 0.162858, 0.177940, 0.195770, 0.271693, 0.404186", \
           "0.156333, 0.160001, 0.170653, 0.185737, 0.203233, 0.279321, 0.414396", \
           "0.165594, 0.169192, 0.179825, 0.194898, 0.212459, 0.288270, 0.421671", \
           "0.173433, 0.177031, 0.187649, 0.202697, 0.220678, 0.297532, 0.430528", \
           "0.181387, 0.185098, 0.195730, 0.210665, 0.228371, 0.303779, 0.438034" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029244, 0.034840, 0.054930, 0.089007, 0.130727, 0.303808, 0.610119", \
           "0.029329, 0.034856, 0.055106, 0.089088, 0.130765, 0.303503, 0.610055", \
           "0.028393, 0.033899, 0.054239, 0.089108, 0.129856, 0.304748, 0.607602", \
           "0.029183, 0.034557, 0.055079, 0.089397, 0.130344, 0.304505, 0.612023", \
           "0.028900, 0.034064, 0.055165, 0.089387, 0.130246, 0.305738, 0.614663", \
           "0.029542, 0.034966, 0.055277, 0.089158, 0.129934, 0.305102, 0.612204", \
           "0.029580, 0.035068, 0.055357, 0.088689, 0.130451, 0.305223, 0.615417" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029244, 0.034840, 0.054930, 0.089007, 0.130727, 0.303808, 0.610119", \
           "0.029329, 0.034856, 0.055106, 0.089088, 0.130765, 0.303503, 0.610055", \
           "0.028393, 0.033899, 0.054239, 0.089108, 0.129856, 0.304748, 0.607602", \
           "0.029183, 0.034557, 0.055079, 0.089397, 0.130344, 0.304505, 0.612023", \
           "0.028900, 0.034064, 0.055165, 0.089387, 0.130246, 0.305738, 0.614663", \
           "0.029542, 0.034966, 0.055277, 0.089158, 0.129934, 0.305102, 0.612204", \
           "0.029580, 0.035068, 0.055357, 0.088689, 0.130451, 0.305223, 0.615417" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.170660, 0.175427, 0.189253, 0.208179, 0.229563, 0.319290, 0.477608", \
           "0.172480, 0.177361, 0.190906, 0.209570, 0.230670, 0.319360, 0.477590", \
           "0.178182, 0.182897, 0.196723, 0.215541, 0.236440, 0.326579, 0.484047", \
           "0.188604, 0.193240, 0.206772, 0.225695, 0.247243, 0.335301, 0.494925", \
           "0.204482, 0.209249, 0.222939, 0.241725, 0.262884, 0.353066, 0.511185", \
           "0.219231, 0.224067, 0.237691, 0.256431, 0.277828, 0.368045, 0.525156", \
           "0.235853, 0.240665, 0.254318, 0.273219, 0.294637, 0.383826, 0.540835" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145061, 0.149113, 0.160865, 0.176952, 0.195128, 0.271396, 0.405967", \
           "0.146608, 0.150757, 0.162270, 0.178134, 0.196070, 0.271456, 0.405952", \
           "0.151454, 0.155462, 0.167214, 0.183210, 0.200974, 0.277592, 0.411440", \
           "0.160313, 0.164254, 0.175756, 0.191841, 0.210157, 0.285006, 0.420687", \
           "0.173810, 0.177861, 0.189498, 0.205466, 0.223452, 0.300106, 0.434507", \
           "0.186346, 0.190457, 0.202037, 0.217967, 0.236154, 0.312839, 0.446383", \
           "0.200475, 0.204566, 0.216170, 0.232236, 0.250441, 0.326252, 0.459710" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029372, 0.034473, 0.053027, 0.083743, 0.121643, 0.286509, 0.568604", \
           "0.029422, 0.034522, 0.053121, 0.083769, 0.121781, 0.283310, 0.569831", \
           "0.029401, 0.034468, 0.053018, 0.083613, 0.122400, 0.284262, 0.571328", \
           "0.030406, 0.035372, 0.053579, 0.084331, 0.122698, 0.284081, 0.569105", \
           "0.029423, 0.034577, 0.052963, 0.084091, 0.121821, 0.284592, 0.572988", \
           "0.029707, 0.034846, 0.052777, 0.083807, 0.121959, 0.284946, 0.570826", \
           "0.030942, 0.035750, 0.053461, 0.083698, 0.121746, 0.284650, 0.567281" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029372, 0.034473, 0.053027, 0.083743, 0.121643, 0.286509, 0.568604", \
           "0.029422, 0.034522, 0.053121, 0.083769, 0.121781, 0.283310, 0.569831", \
           "0.029401, 0.034468, 0.053018, 0.083613, 0.122400, 0.284262, 0.571328", \
           "0.030406, 0.035372, 0.053579, 0.084331, 0.122698, 0.284081, 0.569105", \
           "0.029423, 0.034577, 0.052963, 0.084091, 0.121821, 0.284592, 0.572988", \
           "0.029707, 0.034846, 0.052777, 0.083807, 0.121959, 0.284946, 0.570826", \
           "0.030942, 0.035750, 0.053461, 0.083698, 0.121746, 0.284650, 0.567281" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361", \
           "0.270657, 0.270686, 0.270789, 0.270951, 0.271142, 0.271950, 0.273361" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108", \
           "0.307403, 0.307433, 0.307536, 0.307697, 0.307888, 0.308697, 0.310108" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672", \
           "0.054131, 0.054137, 0.054158, 0.054190, 0.054228, 0.054390, 0.054672" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022", \
           "0.061481, 0.061487, 0.061507, 0.061539, 0.061578, 0.061739, 0.062022" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.225250, 0.229466, 0.241921, 0.259685, 0.280276, 0.370458, 0.525546", \
           "0.226542, 0.230802, 0.243337, 0.261081, 0.282111, 0.371245, 0.527036", \
           "0.231988, 0.236241, 0.248702, 0.266445, 0.287422, 0.376743, 0.532618", \
           "0.241838, 0.246153, 0.258685, 0.276431, 0.297014, 0.386529, 0.545442", \
           "0.255885, 0.260118, 0.272626, 0.290360, 0.311020, 0.400209, 0.557151", \
           "0.268447, 0.272680, 0.285172, 0.302875, 0.324030, 0.414447, 0.570912", \
           "0.282213, 0.286579, 0.299087, 0.316658, 0.337488, 0.426203, 0.584151" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.191463, 0.195046, 0.205633, 0.220732, 0.238235, 0.314890, 0.446714", \
           "0.192561, 0.196182, 0.206837, 0.221918, 0.239795, 0.315558, 0.447981", \
           "0.197190, 0.200805, 0.211397, 0.226479, 0.244308, 0.320232, 0.452725", \
           "0.205562, 0.209230, 0.219882, 0.234966, 0.252462, 0.328550, 0.463625", \
           "0.217502, 0.221100, 0.231732, 0.246806, 0.264367, 0.340177, 0.473578", \
           "0.228180, 0.231778, 0.242397, 0.257444, 0.275425, 0.352280, 0.485276", \
           "0.239881, 0.243592, 0.254224, 0.269159, 0.286865, 0.362273, 0.496529" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028521, 0.034019, 0.054614, 0.088838, 0.130461, 0.307855, 0.616565", \
           "0.028357, 0.033905, 0.054462, 0.088805, 0.130472, 0.305835, 0.610137", \
           "0.028406, 0.034001, 0.054573, 0.088869, 0.130466, 0.306041, 0.610092", \
           "0.028504, 0.033922, 0.054413, 0.089118, 0.130439, 0.305850, 0.616228", \
           "0.028412, 0.033959, 0.054530, 0.088713, 0.130462, 0.306657, 0.616190", \
           "0.028416, 0.034831, 0.055480, 0.089192, 0.131461, 0.307808, 0.618060", \
           "0.028408, 0.033996, 0.054628, 0.088895, 0.130589, 0.307807, 0.616650" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028521, 0.034019, 0.054614, 0.088838, 0.130461, 0.307855, 0.616565", \
           "0.028357, 0.033905, 0.054462, 0.088805, 0.130472, 0.305835, 0.610137", \
           "0.028406, 0.034001, 0.054573, 0.088869, 0.130466, 0.306041, 0.610092", \
           "0.028504, 0.033922, 0.054413, 0.089118, 0.130439, 0.305850, 0.616228", \
           "0.028412, 0.033959, 0.054530, 0.088713, 0.130462, 0.306657, 0.616190", \
           "0.028416, 0.034831, 0.055480, 0.089192, 0.131461, 0.307808, 0.618060", \
           "0.028408, 0.033996, 0.054628, 0.088895, 0.130589, 0.307807, 0.616650" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227356, 0.232123, 0.245949, 0.264875, 0.286259, 0.375986, 0.534304", \
           "0.229182, 0.234063, 0.247608, 0.266272, 0.287373, 0.376063, 0.534293", \
           "0.234811, 0.239526, 0.253352, 0.272170, 0.293069, 0.383208, 0.540676", \
           "0.244120, 0.248756, 0.262288, 0.281211, 0.302759, 0.390817, 0.550441", \
           "0.255603, 0.260370, 0.274061, 0.292846, 0.314006, 0.404187, 0.562306", \
           "0.265649, 0.270486, 0.284109, 0.302850, 0.324247, 0.414464, 0.571575", \
           "0.275798, 0.280611, 0.294263, 0.313164, 0.334582, 0.423771, 0.580781" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.193252, 0.197305, 0.209057, 0.225144, 0.243320, 0.319588, 0.454158", \
           "0.194805, 0.198954, 0.210467, 0.226331, 0.244267, 0.319654, 0.454149", \
           "0.199589, 0.203597, 0.215349, 0.231345, 0.249109, 0.325726, 0.459575", \
           "0.207502, 0.211442, 0.222945, 0.239029, 0.257345, 0.332195, 0.467875", \
           "0.217263, 0.221315, 0.232952, 0.248919, 0.266905, 0.343559, 0.477960", \
           "0.225802, 0.229913, 0.241493, 0.257422, 0.275610, 0.352294, 0.485839", \
           "0.234429, 0.238519, 0.250124, 0.266190, 0.284395, 0.360206, 0.493664" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029402, 0.034470, 0.052814, 0.083779, 0.121787, 0.284625, 0.570627", \
           "0.029422, 0.034481, 0.052773, 0.083660, 0.121626, 0.285038, 0.568013", \
           "0.029303, 0.034386, 0.052770, 0.083685, 0.121742, 0.284534, 0.574431", \
           "0.029366, 0.034446, 0.052835, 0.083750, 0.121650, 0.285253, 0.570042", \
           "0.029351, 0.034422, 0.052775, 0.083678, 0.121588, 0.284367, 0.571738", \
           "0.029608, 0.034530, 0.052769, 0.083744, 0.121660, 0.284844, 0.574440", \
           "0.029268, 0.034413, 0.052776, 0.083552, 0.121681, 0.284854, 0.571438" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029402, 0.034470, 0.052814, 0.083779, 0.121787, 0.284625, 0.570627", \
           "0.029422, 0.034481, 0.052773, 0.083660, 0.121626, 0.285038, 0.568013", \
           "0.029303, 0.034386, 0.052770, 0.083685, 0.121742, 0.284534, 0.574431", \
           "0.029366, 0.034446, 0.052835, 0.083750, 0.121650, 0.285253, 0.570042", \
           "0.029351, 0.034422, 0.052775, 0.083678, 0.121588, 0.284367, 0.571738", \
           "0.029608, 0.034530, 0.052769, 0.083744, 0.121660, 0.284844, 0.574440", \
           "0.029268, 0.034413, 0.052776, 0.083552, 0.121681, 0.284854, 0.571438" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.238510, 0.242726, 0.255181, 0.272945, 0.293536, 0.383718, 0.538805", \
           "0.239848, 0.244108, 0.256643, 0.274386, 0.295417, 0.384551, 0.540342", \
           "0.245567, 0.249820, 0.262281, 0.280024, 0.301000, 0.390322, 0.546196", \
           "0.255113, 0.259428, 0.271960, 0.289707, 0.310290, 0.399805, 0.558717", \
           "0.266576, 0.270809, 0.283318, 0.301052, 0.321712, 0.410900, 0.567843", \
           "0.276481, 0.280714, 0.293207, 0.310909, 0.332064, 0.422481, 0.578947", \
           "0.286910, 0.291276, 0.303783, 0.321354, 0.342184, 0.430900, 0.588848" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202734, 0.206317, 0.216904, 0.232003, 0.249506, 0.326161, 0.457985", \
           "0.203871, 0.207491, 0.218146, 0.233228, 0.251104, 0.326868, 0.459290", \
           "0.208732, 0.212347, 0.222939, 0.238021, 0.255850, 0.331774, 0.464267", \
           "0.216846, 0.220514, 0.231166, 0.246251, 0.263746, 0.339834, 0.474910", \
           "0.226590, 0.230188, 0.240820, 0.255894, 0.273455, 0.349265, 0.482666", \
           "0.235009, 0.238607, 0.249226, 0.264273, 0.282255, 0.359109, 0.492105", \
           "0.243873, 0.247584, 0.258216, 0.273151, 0.290857, 0.366265, 0.500521" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028345, 0.033885, 0.054549, 0.089004, 0.130740, 0.303965, 0.614179", \
           "0.028331, 0.033754, 0.054395, 0.088577, 0.130472, 0.303837, 0.605716", \
           "0.028306, 0.033789, 0.054473, 0.088627, 0.133420, 0.305202, 0.612764", \
           "0.028357, 0.033835, 0.054487, 0.088607, 0.130182, 0.305576, 0.604939", \
           "0.028351, 0.033893, 0.054537, 0.088790, 0.132263, 0.305289, 0.604759", \
           "0.028326, 0.033997, 0.054735, 0.088846, 0.131977, 0.305671, 0.604994", \
           "0.028390, 0.033786, 0.054500, 0.088823, 0.131957, 0.307584, 0.612360" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028345, 0.033885, 0.054549, 0.089004, 0.130740, 0.303965, 0.614179", \
           "0.028331, 0.033754, 0.054395, 0.088577, 0.130472, 0.303837, 0.605716", \
           "0.028306, 0.033789, 0.054473, 0.088627, 0.133420, 0.305202, 0.612764", \
           "0.028357, 0.033835, 0.054487, 0.088607, 0.130182, 0.305576, 0.604939", \
           "0.028351, 0.033893, 0.054537, 0.088790, 0.132263, 0.305289, 0.604759", \
           "0.028326, 0.033997, 0.054735, 0.088846, 0.131977, 0.305671, 0.604994", \
           "0.028390, 0.033786, 0.054500, 0.088823, 0.131957, 0.307584, 0.612360" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.247438, 0.252205, 0.266031, 0.284957, 0.306341, 0.396068, 0.554386", \
           "0.249124, 0.254005, 0.267550, 0.286214, 0.307314, 0.396005, 0.554234", \
           "0.254542, 0.259257, 0.273083, 0.291901, 0.312800, 0.402938, 0.560407", \
           "0.264539, 0.269174, 0.282707, 0.301629, 0.323178, 0.411236, 0.570860", \
           "0.278353, 0.283119, 0.296810, 0.315595, 0.336755, 0.426937, 0.585056", \
           "0.290696, 0.295533, 0.309156, 0.327897, 0.349294, 0.439511, 0.596622", \
           "0.304317, 0.309129, 0.322781, 0.341683, 0.363101, 0.452290, 0.609299" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.210322, 0.214375, 0.226127, 0.242214, 0.260390, 0.336658, 0.471228", \
           "0.211755, 0.215904, 0.227418, 0.243282, 0.261217, 0.336604, 0.471099", \
           "0.216360, 0.220368, 0.232120, 0.248116, 0.265880, 0.342498, 0.476346", \
           "0.224858, 0.228798, 0.240301, 0.256385, 0.274701, 0.349550, 0.485231", \
           "0.236600, 0.240652, 0.252289, 0.268256, 0.286242, 0.362896, 0.497297", \
           "0.247092, 0.251203, 0.262782, 0.278712, 0.296900, 0.373584, 0.507128", \
           "0.258669, 0.262760, 0.274364, 0.290430, 0.308636, 0.384446, 0.517904" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029437, 0.034406, 0.053072, 0.084087, 0.121937, 0.285385, 0.568399", \
           "0.030103, 0.034469, 0.052836, 0.084611, 0.122120, 0.286288, 0.566178", \
           "0.029258, 0.034370, 0.052956, 0.083934, 0.121715, 0.285183, 0.566284", \
           "0.029391, 0.035229, 0.053473, 0.084355, 0.121962, 0.285862, 0.568445", \
           "0.029345, 0.034376, 0.052770, 0.084180, 0.121603, 0.285611, 0.565588", \
           "0.029259, 0.034375, 0.052710, 0.083711, 0.121415, 0.286743, 0.567994", \
           "0.029253, 0.034414, 0.052911, 0.083858, 0.121723, 0.284917, 0.565963" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029437, 0.034406, 0.053072, 0.084087, 0.121937, 0.285385, 0.568399", \
           "0.030103, 0.034469, 0.052836, 0.084611, 0.122120, 0.286288, 0.566178", \
           "0.029258, 0.034370, 0.052956, 0.083934, 0.121715, 0.285183, 0.566284", \
           "0.029391, 0.035229, 0.053473, 0.084355, 0.121962, 0.285862, 0.568445", \
           "0.029345, 0.034376, 0.052770, 0.084180, 0.121603, 0.285611, 0.565588", \
           "0.029259, 0.034375, 0.052710, 0.083711, 0.121415, 0.286743, 0.567994", \
           "0.029253, 0.034414, 0.052911, 0.083858, 0.121723, 0.284917, 0.565963" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.087343, 0.091559, 0.104014, 0.121777, 0.142369, 0.232551, 0.387638", \
           "0.088393, 0.092653, 0.105188, 0.122931, 0.143962, 0.233096, 0.388887", \
           "0.093466, 0.097719, 0.110180, 0.127923, 0.148900, 0.238221, 0.394096", \
           "0.102377, 0.106692, 0.119224, 0.136970, 0.157553, 0.247068, 0.405981", \
           "0.115462, 0.119695, 0.132204, 0.149937, 0.170598, 0.259786, 0.416729", \
           "0.127274, 0.131508, 0.144000, 0.161703, 0.182858, 0.273274, 0.429740", \
           "0.140003, 0.144369, 0.156877, 0.174448, 0.195278, 0.283993, 0.441941" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074241, 0.077825, 0.088412, 0.103511, 0.121014, 0.197668, 0.329492", \
           "0.075134, 0.078755, 0.089410, 0.104492, 0.122368, 0.198132, 0.330554", \
           "0.079446, 0.083061, 0.093653, 0.108735, 0.126565, 0.202488, 0.334981", \
           "0.087020, 0.090688, 0.101340, 0.116425, 0.133920, 0.210008, 0.345084", \
           "0.098143, 0.101741, 0.112373, 0.127447, 0.145008, 0.220818, 0.354219", \
           "0.108183, 0.111782, 0.122400, 0.137447, 0.155429, 0.232283, 0.365279", \
           "0.119003, 0.122714, 0.133345, 0.148280, 0.165986, 0.241394, 0.375650" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021328, 0.026484, 0.045476, 0.076739, 0.115609, 0.279863, 0.575208", \
           "0.021383, 0.026543, 0.045184, 0.077247, 0.115520, 0.281945, 0.573863", \
           "0.021542, 0.026782, 0.045123, 0.076952, 0.115586, 0.280636, 0.576993", \
           "0.021531, 0.026694, 0.045151, 0.076893, 0.115447, 0.282417, 0.567740", \
           "0.021647, 0.027176, 0.045755, 0.077196, 0.116073, 0.281597, 0.580231", \
           "0.021628, 0.026837, 0.045151, 0.077399, 0.115308, 0.279586, 0.566927", \
           "0.021460, 0.026490, 0.045126, 0.076881, 0.115613, 0.281537, 0.568259" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021328, 0.026484, 0.045476, 0.076739, 0.115609, 0.279863, 0.575208", \
           "0.021383, 0.026543, 0.045184, 0.077247, 0.115520, 0.281945, 0.573863", \
           "0.021542, 0.026782, 0.045123, 0.076952, 0.115586, 0.280636, 0.576993", \
           "0.021531, 0.026694, 0.045151, 0.076893, 0.115447, 0.282417, 0.567740", \
           "0.021647, 0.027176, 0.045755, 0.077196, 0.116073, 0.281597, 0.580231", \
           "0.021628, 0.026837, 0.045151, 0.077399, 0.115308, 0.279586, 0.566927", \
           "0.021460, 0.026490, 0.045126, 0.076881, 0.115613, 0.281537, 0.568259" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.093962, 0.098730, 0.112556, 0.131482, 0.152865, 0.242592, 0.400910", \
           "0.095353, 0.100235, 0.113780, 0.132443, 0.153544, 0.242234, 0.400464", \
           "0.099569, 0.104284, 0.118110, 0.136929, 0.157828, 0.247966, 0.405434", \
           "0.107886, 0.112522, 0.126054, 0.144977, 0.166525, 0.254583, 0.414207", \
           "0.121054, 0.125821, 0.139512, 0.158297, 0.179457, 0.269638, 0.427757", \
           "0.132628, 0.137465, 0.151088, 0.169829, 0.191226, 0.281443, 0.438554", \
           "0.145519, 0.150331, 0.163983, 0.182885, 0.204303, 0.293491, 0.450501" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.079868, 0.083920, 0.095672, 0.111760, 0.129936, 0.206203, 0.340774", \
           "0.081050, 0.085199, 0.096713, 0.112577, 0.130512, 0.205899, 0.340394", \
           "0.084634, 0.088642, 0.100394, 0.116389, 0.134153, 0.210771, 0.344619", \
           "0.091703, 0.095643, 0.107146, 0.123230, 0.141546, 0.216396, 0.352076", \
           "0.102896, 0.106948, 0.118585, 0.134552, 0.152538, 0.229193, 0.363594", \
           "0.112734, 0.116845, 0.128425, 0.144354, 0.162542, 0.239226, 0.372771", \
           "0.123691, 0.127781, 0.139386, 0.155452, 0.173657, 0.249468, 0.382926" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023642, 0.029052, 0.046225, 0.076197, 0.112574, 0.271633, 0.550061", \
           "0.023399, 0.028569, 0.046499, 0.076516, 0.113271, 0.274354, 0.552736", \
           "0.023284, 0.028473, 0.046125, 0.076410, 0.112291, 0.272377, 0.556954", \
           "0.023273, 0.028426, 0.046820, 0.075895, 0.113281, 0.275120, 0.551013", \
           "0.023762, 0.029003, 0.047104, 0.076798, 0.113730, 0.272231, 0.550323", \
           "0.023383, 0.028497, 0.046151, 0.076210, 0.112830, 0.273563, 0.557990", \
           "0.023348, 0.028526, 0.046242, 0.075654, 0.112497, 0.271585, 0.550350" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023642, 0.029052, 0.046225, 0.076197, 0.112574, 0.271633, 0.550061", \
           "0.023399, 0.028569, 0.046499, 0.076516, 0.113271, 0.274354, 0.552736", \
           "0.023284, 0.028473, 0.046125, 0.076410, 0.112291, 0.272377, 0.556954", \
           "0.023273, 0.028426, 0.046820, 0.075895, 0.113281, 0.275120, 0.551013", \
           "0.023762, 0.029003, 0.047104, 0.076798, 0.113730, 0.272231, 0.550323", \
           "0.023383, 0.028497, 0.046151, 0.076210, 0.112830, 0.273563, 0.557990", \
           "0.023348, 0.028526, 0.046242, 0.075654, 0.112497, 0.271585, 0.550350" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121020, 0.125236, 0.137690, 0.155454, 0.176046, 0.266228, 0.421315", \
           "0.122070, 0.126330, 0.138865, 0.156608, 0.177639, 0.266773, 0.422564", \
           "0.127143, 0.131396, 0.143857, 0.161600, 0.182577, 0.271898, 0.427772", \
           "0.136054, 0.140369, 0.152901, 0.170647, 0.191230, 0.280745, 0.439658", \
           "0.149139, 0.153372, 0.165880, 0.183614, 0.204274, 0.293463, 0.450405", \
           "0.160951, 0.165184, 0.177677, 0.195380, 0.216534, 0.306951, 0.463417", \
           "0.173680, 0.178046, 0.190554, 0.208124, 0.228955, 0.317670, 0.475618" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.102867, 0.106450, 0.117037, 0.132136, 0.149639, 0.226294, 0.358118", \
           "0.103759, 0.107380, 0.118035, 0.133117, 0.150993, 0.226757, 0.359179", \
           "0.108071, 0.111686, 0.122278, 0.137360, 0.155190, 0.231113, 0.363607", \
           "0.115646, 0.119313, 0.129965, 0.145050, 0.162545, 0.238633, 0.373709", \
           "0.126768, 0.130366, 0.140998, 0.156072, 0.173633, 0.249443, 0.382845", \
           "0.136809, 0.140407, 0.151025, 0.166073, 0.184054, 0.260908, 0.393904", \
           "0.147628, 0.151339, 0.161971, 0.176906, 0.194612, 0.270020, 0.404275" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021639, 0.026479, 0.044922, 0.076882, 0.115031, 0.280285, 0.566031", \
           "0.021619, 0.026640, 0.045108, 0.076883, 0.115480, 0.280277, 0.574134", \
           "0.021694, 0.026524, 0.045105, 0.076744, 0.115555, 0.279838, 0.569143", \
           "0.021559, 0.026631, 0.044987, 0.078289, 0.115454, 0.280892, 0.575560", \
           "0.021744, 0.027276, 0.045180, 0.077099, 0.115875, 0.280806, 0.568873", \
           "0.021844, 0.026805, 0.045146, 0.077905, 0.115980, 0.280001, 0.574611", \
           "0.021605, 0.026656, 0.045151, 0.076672, 0.115501, 0.280407, 0.571713" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021639, 0.026479, 0.044922, 0.076882, 0.115031, 0.280285, 0.566031", \
           "0.021619, 0.026640, 0.045108, 0.076883, 0.115480, 0.280277, 0.574134", \
           "0.021694, 0.026524, 0.045105, 0.076744, 0.115555, 0.279838, 0.569143", \
           "0.021559, 0.026631, 0.044987, 0.078289, 0.115454, 0.280892, 0.575560", \
           "0.021744, 0.027276, 0.045180, 0.077099, 0.115875, 0.280806, 0.568873", \
           "0.021844, 0.026805, 0.045146, 0.077905, 0.115980, 0.280001, 0.574611", \
           "0.021605, 0.026656, 0.045151, 0.076672, 0.115501, 0.280407, 0.571713" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126816, 0.131583, 0.145409, 0.164335, 0.185719, 0.275445, 0.433764", \
           "0.128207, 0.133088, 0.146633, 0.165297, 0.186397, 0.275087, 0.433317", \
           "0.132422, 0.137138, 0.150963, 0.169782, 0.190681, 0.280819, 0.438287", \
           "0.140739, 0.145375, 0.158907, 0.177830, 0.199378, 0.287436, 0.447061", \
           "0.153907, 0.158674, 0.172365, 0.191150, 0.212310, 0.302491, 0.460610", \
           "0.165481, 0.170318, 0.183941, 0.202682, 0.224079, 0.314296, 0.471407", \
           "0.178372, 0.183184, 0.196836, 0.215738, 0.237156, 0.326345, 0.483354" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.107793, 0.111846, 0.123597, 0.139685, 0.157861, 0.234129, 0.368699", \
           "0.108976, 0.113125, 0.124638, 0.140502, 0.158438, 0.233824, 0.368319", \
           "0.112559, 0.116567, 0.128319, 0.144315, 0.162079, 0.238696, 0.372544", \
           "0.119628, 0.123569, 0.135071, 0.151155, 0.169472, 0.244321, 0.380001", \
           "0.130821, 0.134873, 0.146510, 0.162478, 0.180463, 0.257118, 0.391519", \
           "0.140659, 0.144770, 0.156350, 0.172280, 0.190467, 0.267151, 0.400696", \
           "0.151616, 0.155707, 0.167311, 0.183377, 0.201582, 0.277393, 0.410851" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023452, 0.028867, 0.046392, 0.074276, 0.112825, 0.278684, 0.550161", \
           "0.023929, 0.030635, 0.047405, 0.075729, 0.112792, 0.272484, 0.548498", \
           "0.023705, 0.028783, 0.049346, 0.074316, 0.112227, 0.278651, 0.550122", \
           "0.023552, 0.028643, 0.047671, 0.075298, 0.112062, 0.272615, 0.550022", \
           "0.024985, 0.030771, 0.046463, 0.075558, 0.114402, 0.271190, 0.552261", \
           "0.023541, 0.028421, 0.046489, 0.076684, 0.113393, 0.277373, 0.559047", \
           "0.023735, 0.029140, 0.045930, 0.075397, 0.111771, 0.271080, 0.549617" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023452, 0.028867, 0.046392, 0.074276, 0.112825, 0.278684, 0.550161", \
           "0.023929, 0.030635, 0.047405, 0.075729, 0.112792, 0.272484, 0.548498", \
           "0.023705, 0.028783, 0.049346, 0.074316, 0.112227, 0.278651, 0.550122", \
           "0.023552, 0.028643, 0.047671, 0.075298, 0.112062, 0.272615, 0.550022", \
           "0.024985, 0.030771, 0.046463, 0.075558, 0.114402, 0.271190, 0.552261", \
           "0.023541, 0.028421, 0.046489, 0.076684, 0.113393, 0.277373, 0.559047", \
           "0.023735, 0.029140, 0.045930, 0.075397, 0.111771, 0.271080, 0.549617" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.091026, 0.095242, 0.107696, 0.125460, 0.146052, 0.236234, 0.391321", \
           "0.092418, 0.096678, 0.109213, 0.126956, 0.147987, 0.237121, 0.392912", \
           "0.098153, 0.102406, 0.114867, 0.132610, 0.153587, 0.242908, 0.398782", \
           "0.107190, 0.111505, 0.124037, 0.141784, 0.162367, 0.251881, 0.410794", \
           "0.118086, 0.122319, 0.134827, 0.152561, 0.173221, 0.262410, 0.419352", \
           "0.127307, 0.131541, 0.144033, 0.161736, 0.182890, 0.273307, 0.429773", \
           "0.136666, 0.141031, 0.153539, 0.171110, 0.191940, 0.280656, 0.438604" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.077372, 0.080955, 0.091542, 0.106641, 0.124144, 0.200799, 0.332623", \
           "0.078555, 0.082176, 0.092831, 0.107913, 0.125789, 0.201553, 0.333975", \
           "0.083430, 0.087045, 0.097637, 0.112719, 0.130549, 0.206472, 0.338965", \
           "0.091112, 0.094779, 0.105432, 0.120516, 0.138012, 0.214099, 0.349175", \
           "0.100373, 0.103971, 0.114603, 0.129677, 0.147238, 0.223048, 0.356449", \
           "0.108211, 0.111809, 0.122428, 0.137475, 0.155457, 0.232311, 0.365307", \
           "0.116166, 0.119877, 0.130508, 0.145443, 0.163149, 0.238557, 0.372813" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021787, 0.026992, 0.045228, 0.077298, 0.115523, 0.279950, 0.568665", \
           "0.021769, 0.026932, 0.045376, 0.077222, 0.115546, 0.279707, 0.569274", \
           "0.021629, 0.026749, 0.045321, 0.076687, 0.114902, 0.281021, 0.571951", \
           "0.021710, 0.026992, 0.045338, 0.076553, 0.115331, 0.278280, 0.572145", \
           "0.022006, 0.027041, 0.045840, 0.077026, 0.117480, 0.282826, 0.575175", \
           "0.022640, 0.026762, 0.045319, 0.076799, 0.116618, 0.281202, 0.572524", \
           "0.022697, 0.028191, 0.045192, 0.076627, 0.115240, 0.280359, 0.574785" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.021787, 0.026992, 0.045228, 0.077298, 0.115523, 0.279950, 0.568665", \
           "0.021769, 0.026932, 0.045376, 0.077222, 0.115546, 0.279707, 0.569274", \
           "0.021629, 0.026749, 0.045321, 0.076687, 0.114902, 0.281021, 0.571951", \
           "0.021710, 0.026992, 0.045338, 0.076553, 0.115331, 0.278280, 0.572145", \
           "0.022006, 0.027041, 0.045840, 0.077026, 0.117480, 0.282826, 0.575175", \
           "0.022640, 0.026762, 0.045319, 0.076799, 0.116618, 0.281202, 0.572524", \
           "0.022697, 0.028191, 0.045192, 0.076627, 0.115240, 0.280359, 0.574785" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.096160, 0.100927, 0.114753, 0.133679, 0.155063, 0.244790, 0.403108", \
           "0.097980, 0.102861, 0.116406, 0.135070, 0.156170, 0.244860, 0.403090", \
           "0.103682, 0.108397, 0.122223, 0.141041, 0.161940, 0.252079, 0.409547", \
           "0.114104, 0.118740, 0.132272, 0.151195, 0.172743, 0.260801, 0.420425", \
           "0.129982, 0.134749, 0.148440, 0.167225, 0.188384, 0.278566, 0.436685", \
           "0.144731, 0.149567, 0.163191, 0.181932, 0.203328, 0.293545, 0.450657", \
           "0.161353, 0.166165, 0.179818, 0.198719, 0.220137, 0.309326, 0.466336" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.081736, 0.085788, 0.097540, 0.113627, 0.131803, 0.208071, 0.342642", \
           "0.083283, 0.087432, 0.098945, 0.114809, 0.132745, 0.208131, 0.342627", \
           "0.088130, 0.092137, 0.103889, 0.119885, 0.137649, 0.214267, 0.348115", \
           "0.096988, 0.100929, 0.112431, 0.128516, 0.146832, 0.221681, 0.357362", \
           "0.110485, 0.114536, 0.126174, 0.142141, 0.160127, 0.236781, 0.371182", \
           "0.123021, 0.127132, 0.138712, 0.154642, 0.172829, 0.249514, 0.383058", \
           "0.137150, 0.141241, 0.152845, 0.168911, 0.187116, 0.262927, 0.396385" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023562, 0.028775, 0.046362, 0.075258, 0.110978, 0.272969, 0.554084", \
           "0.023606, 0.028603, 0.046053, 0.074828, 0.112375, 0.270444, 0.546230", \
           "0.023400, 0.029011, 0.046429, 0.076735, 0.112070, 0.270474, 0.549883", \
           "0.023617, 0.028548, 0.046265, 0.075676, 0.111869, 0.274577, 0.550908", \
           "0.023697, 0.028813, 0.045864, 0.074520, 0.111367, 0.270501, 0.549991", \
           "0.024060, 0.030058, 0.047344, 0.076341, 0.111560, 0.271571, 0.553335", \
           "0.023834, 0.028868, 0.046384, 0.074742, 0.111890, 0.270089, 0.550203" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023562, 0.028775, 0.046362, 0.075258, 0.110978, 0.272969, 0.554084", \
           "0.023606, 0.028603, 0.046053, 0.074828, 0.112375, 0.270444, 0.546230", \
           "0.023400, 0.029011, 0.046429, 0.076735, 0.112070, 0.270474, 0.549883", \
           "0.023617, 0.028548, 0.046265, 0.075676, 0.111869, 0.274577, 0.550908", \
           "0.023697, 0.028813, 0.045864, 0.074520, 0.111367, 0.270501, 0.549991", \
           "0.024060, 0.030058, 0.047344, 0.076341, 0.111560, 0.271571, 0.553335", \
           "0.023834, 0.028868, 0.046384, 0.074742, 0.111890, 0.270089, 0.550203" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851", \
           "0.497146, 0.497175, 0.497278, 0.497440, 0.497631, 0.498439, 0.499851" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888", \
           "0.255183, 0.255213, 0.255316, 0.255477, 0.255668, 0.256477, 0.257888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970", \
           "0.099429, 0.099435, 0.099456, 0.099488, 0.099526, 0.099688, 0.099970" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578", \
           "0.051037, 0.051043, 0.051063, 0.051095, 0.051134, 0.051295, 0.051578" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.276714, 0.280930, 0.293385, 0.311148, 0.331740, 0.421922, 0.577009", \
             "0.278006, 0.282266, 0.294801, 0.312545, 0.333576, 0.422709, 0.578500", \
             "0.283787, 0.288040, 0.300501, 0.318245, 0.339221, 0.428542, 0.584417", \
             "0.293813, 0.298128, 0.310660, 0.328406, 0.348989, 0.438504, 0.597417", \
             "0.308287, 0.312520, 0.325029, 0.342763, 0.363423, 0.452611, 0.609554", \
             "0.321614, 0.325847, 0.338339, 0.356042, 0.377197, 0.467613, 0.624079", \
             "0.336827, 0.341193, 0.353701, 0.371272, 0.392102, 0.480817, 0.638765" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.235207, 0.238790, 0.249377, 0.264476, 0.281979, 0.358634, 0.490458", \
             "0.236305, 0.239926, 0.250581, 0.265663, 0.283539, 0.359303, 0.491725", \
             "0.241219, 0.244834, 0.255426, 0.270508, 0.288338, 0.364261, 0.496754", \
             "0.249741, 0.253409, 0.264061, 0.279145, 0.296641, 0.372728, 0.507804", \
             "0.262044, 0.265642, 0.276274, 0.291348, 0.308909, 0.384719, 0.518121", \
             "0.273372, 0.276970, 0.287588, 0.302636, 0.320617, 0.397471, 0.530467", \
             "0.286303, 0.290014, 0.300646, 0.315581, 0.333287, 0.408695, 0.542951" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021639, 0.026563, 0.045191, 0.076743, 0.115318, 0.283048, 0.575139", \
             "0.021530, 0.026561, 0.045075, 0.076516, 0.114973, 0.279861, 0.567155", \
             "0.021546, 0.026721, 0.045198, 0.076456, 0.115255, 0.282779, 0.569303", \
             "0.021421, 0.026383, 0.045219, 0.076636, 0.115144, 0.283250, 0.571378", \
             "0.021556, 0.026554, 0.045285, 0.076772, 0.115144, 0.284923, 0.572621", \
             "0.021602, 0.026601, 0.045283, 0.076475, 0.115103, 0.282013, 0.573020", \
             "0.021423, 0.026592, 0.044865, 0.076213, 0.115527, 0.282706, 0.581151" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.249407, 0.254175, 0.268000, 0.286927, 0.308310, 0.398037, 0.556355", \
             "0.251130, 0.256011, 0.269556, 0.288220, 0.309321, 0.398011, 0.556241", \
             "0.256759, 0.261474, 0.275300, 0.294118, 0.315017, 0.405156, 0.562624", \
             "0.265887, 0.270522, 0.284055, 0.302977, 0.324526, 0.412584, 0.572208", \
             "0.276714, 0.281481, 0.295172, 0.313957, 0.335116, 0.425298, 0.583417", \
             "0.285929, 0.290766, 0.304389, 0.323130, 0.344527, 0.434744, 0.591855", \
             "0.295610, 0.300422, 0.314075, 0.332976, 0.354394, 0.443583, 0.600592" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211996, 0.216049, 0.227800, 0.243888, 0.262064, 0.338331, 0.472902", \
             "0.213461, 0.217610, 0.229123, 0.244987, 0.262923, 0.338309, 0.472805", \
             "0.218245, 0.222253, 0.234005, 0.250001, 0.267765, 0.344382, 0.478231", \
             "0.226004, 0.229944, 0.241447, 0.257531, 0.275847, 0.350696, 0.486377", \
             "0.235207, 0.239259, 0.250896, 0.266863, 0.284849, 0.361503, 0.495905", \
             "0.243040, 0.247151, 0.258731, 0.274660, 0.292848, 0.369532, 0.503077", \
             "0.251269, 0.255359, 0.266964, 0.283030, 0.301235, 0.377045, 0.510504" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.023436, 0.030753, 0.047259, 0.075428, 0.111261, 0.271935, 0.548971", \
             "0.023470, 0.030726, 0.049041, 0.075853, 0.112349, 0.274025, 0.548779", \
             "0.023810, 0.028588, 0.047413, 0.074981, 0.111747, 0.269982, 0.548563", \
             "0.023333, 0.028950, 0.046175, 0.074997, 0.111032, 0.270390, 0.548272", \
             "0.023768, 0.028732, 0.045841, 0.075571, 0.112551, 0.275327, 0.548878", \
             "0.024678, 0.029123, 0.046370, 0.076153, 0.111272, 0.273984, 0.551074", \
             "0.023525, 0.028593, 0.046075, 0.074509, 0.111169, 0.269342, 0.552049" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.211623, 0.215839, 0.228294, 0.246058, 0.266649, 0.356831, 0.511919", \
             "0.212957, 0.217217, 0.229753, 0.247496, 0.268527, 0.357660, 0.513451", \
             "0.218615, 0.222868, 0.235330, 0.253073, 0.274049, 0.363371, 0.519245", \
             "0.227584, 0.231899, 0.244431, 0.262178, 0.282761, 0.372275, 0.531188", \
             "0.238223, 0.242456, 0.254964, 0.272698, 0.293358, 0.382547, 0.539489", \
             "0.247937, 0.252170, 0.264662, 0.282365, 0.303520, 0.393937, 0.550402", \
             "0.257378, 0.261744, 0.274252, 0.291822, 0.312653, 0.401368, 0.559316" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.179880, 0.183463, 0.194050, 0.209149, 0.226652, 0.303307, 0.435131", \
             "0.181014, 0.184635, 0.195290, 0.210372, 0.228248, 0.304011, 0.436434", \
             "0.185823, 0.189438, 0.200030, 0.215112, 0.232942, 0.308865, 0.441358", \
             "0.193447, 0.197114, 0.207766, 0.222851, 0.240346, 0.316434, 0.451510", \
             "0.202490, 0.206088, 0.216720, 0.231793, 0.249355, 0.325165, 0.458566", \
             "0.210746, 0.214344, 0.224963, 0.240010, 0.257992, 0.334846, 0.467842", \
             "0.218771, 0.222482, 0.233114, 0.248049, 0.265755, 0.341163, 0.475419" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.021476, 0.026489, 0.045159, 0.076826, 0.116245, 0.283235, 0.569994", \
             "0.021386, 0.027047, 0.045251, 0.076442, 0.115404, 0.282601, 0.574242", \
             "0.021466, 0.026464, 0.044981, 0.076995, 0.115097, 0.280546, 0.570787", \
             "0.021466, 0.026529, 0.044838, 0.076964, 0.116346, 0.281477, 0.576310", \
             "0.021595, 0.026731, 0.045023, 0.076791, 0.115035, 0.280652, 0.575106", \
             "0.021490, 0.026973, 0.044803, 0.076438, 0.115176, 0.282240, 0.574938", \
             "0.022465, 0.026709, 0.045256, 0.076478, 0.114785, 0.281813, 0.568671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.230728, 0.235495, 0.249321, 0.268247, 0.289631, 0.379357, 0.537676", \
             "0.232421, 0.237302, 0.250847, 0.269511, 0.290611, 0.379301, 0.537531", \
             "0.237940, 0.242656, 0.256481, 0.275300, 0.296199, 0.386337, 0.543806", \
             "0.248187, 0.252823, 0.266355, 0.285278, 0.306826, 0.394884, 0.554508", \
             "0.262597, 0.267364, 0.281054, 0.299840, 0.320999, 0.411181, 0.569300", \
             "0.275873, 0.280710, 0.294333, 0.313074, 0.334471, 0.424688, 0.581799", \
             "0.290852, 0.295665, 0.309317, 0.328218, 0.349636, 0.438825, 0.595835" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.196119, 0.200171, 0.211923, 0.228010, 0.246186, 0.322454, 0.457024", \
             "0.197558, 0.201707, 0.213220, 0.229084, 0.247020, 0.322406, 0.456901", \
             "0.202249, 0.206257, 0.218009, 0.234005, 0.251769, 0.328387, 0.462235", \
             "0.210959, 0.214899, 0.226402, 0.242486, 0.260802, 0.335652, 0.471332", \
             "0.223207, 0.227259, 0.238896, 0.254864, 0.272849, 0.349504, 0.483905", \
             "0.234492, 0.238603, 0.250183, 0.266113, 0.284300, 0.360984, 0.494529", \
             "0.247224, 0.251315, 0.262919, 0.278986, 0.297191, 0.373001, 0.506460" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.024001, 0.028901, 0.045739, 0.075390, 0.111563, 0.272830, 0.554928", \
             "0.023355, 0.028474, 0.046034, 0.074319, 0.111519, 0.271115, 0.552264", \
             "0.023795, 0.029216, 0.046120, 0.075577, 0.111583, 0.270934, 0.550518", \
             "0.023997, 0.028634, 0.046943, 0.075693, 0.111316, 0.270709, 0.555088", \
             "0.023854, 0.029305, 0.046077, 0.074380, 0.112521, 0.272374, 0.550671", \
             "0.024631, 0.029308, 0.046305, 0.077850, 0.113220, 0.270720, 0.555669", \
             "0.023749, 0.028577, 0.046085, 0.075805, 0.111471, 0.275007, 0.552080" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.580214, 0.584345, 0.593918, 0.609187, 0.642261, 0.708138, 0.839860", \
           "0.581531, 0.585115, 0.594697, 0.610071, 0.643048, 0.708652, 0.841210", \
           "0.586684, 0.590491, 0.599882, 0.615466, 0.648221, 0.713907, 0.846172", \
           "0.595016, 0.598920, 0.608425, 0.624061, 0.656467, 0.721952, 0.852602", \
           "0.606209, 0.610608, 0.621396, 0.636592, 0.668593, 0.734619, 0.865989", \
           "0.616100, 0.621026, 0.631716, 0.646884, 0.678151, 0.742624, 0.874199", \
           "0.626299, 0.631995, 0.643724, 0.659421, 0.690478, 0.755093, 0.885996" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.587873, 0.591658, 0.600901, 0.615870, 0.647824, 0.711463, 0.838187", \
           "0.588985, 0.592828, 0.602124, 0.617641, 0.648663, 0.711895, 0.837942", \
           "0.594283, 0.598161, 0.607591, 0.622342, 0.654189, 0.717094, 0.842831", \
           "0.602635, 0.606897, 0.616199, 0.630940, 0.662410, 0.725199, 0.848128", \
           "0.613933, 0.616994, 0.628623, 0.643404, 0.674002, 0.736003, 0.861179", \
           "0.623624, 0.628920, 0.639577, 0.652568, 0.685305, 0.746308, 0.870380", \
           "0.631625, 0.639480, 0.651169, 0.666717, 0.697676, 0.759548, 0.879167" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.623899, 0.628030, 0.637604, 0.652872, 0.685946, 0.751823, 0.883546", \
           "0.625216, 0.628800, 0.638382, 0.653756, 0.686733, 0.752337, 0.884895", \
           "0.630369, 0.634176, 0.643567, 0.659151, 0.691907, 0.757592, 0.889858", \
           "0.638702, 0.642605, 0.652111, 0.667747, 0.700153, 0.765638, 0.896287", \
           "0.649894, 0.654294, 0.665081, 0.680277, 0.712278, 0.778304, 0.909675", \
           "0.659786, 0.664711, 0.675401, 0.690569, 0.721837, 0.786309, 0.917884", \
           "0.669984, 0.675681, 0.687409, 0.703106, 0.734164, 0.798778, 0.929681" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.631558, 0.635344, 0.644586, 0.659556, 0.691509, 0.755148, 0.881873", \
           "0.632670, 0.636514, 0.645809, 0.661327, 0.692348, 0.755580, 0.881627", \
           "0.637968, 0.641847, 0.651277, 0.666027, 0.697874, 0.760780, 0.886516", \
           "0.646320, 0.650582, 0.659884, 0.674625, 0.706095, 0.768884, 0.891813", \
           "0.657618, 0.660679, 0.672308, 0.687089, 0.717688, 0.779689, 0.904864", \
           "0.667310, 0.672605, 0.683262, 0.696253, 0.728990, 0.789994, 0.914065", \
           "0.675311, 0.683165, 0.694854, 0.710402, 0.741361, 0.803233, 0.922852" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.665831, 0.669962, 0.679536, 0.694804, 0.727878, 0.793755, 0.925478", \
           "0.667148, 0.670732, 0.680314, 0.695688, 0.728665, 0.794269, 0.926827", \
           "0.672301, 0.676108, 0.685499, 0.701083, 0.733838, 0.799524, 0.931790", \
           "0.680634, 0.684537, 0.694043, 0.709679, 0.742085, 0.807570, 0.938219", \
           "0.691826, 0.696225, 0.707013, 0.722209, 0.754210, 0.820236, 0.951607", \
           "0.701718, 0.706643, 0.717333, 0.732501, 0.763769, 0.828241, 0.959816", \
           "0.711916, 0.717613, 0.729341, 0.745038, 0.776096, 0.840710, 0.971613" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.673490, 0.677276, 0.686518, 0.701487, 0.733441, 0.797080, 0.923805", \
           "0.674602, 0.678446, 0.687741, 0.703258, 0.734280, 0.797512, 0.923559", \
           "0.679900, 0.683779, 0.693208, 0.707959, 0.739806, 0.802712, 0.928448", \
           "0.688252, 0.692514, 0.701816, 0.716557, 0.748027, 0.810816, 0.933745", \
           "0.699550, 0.702611, 0.714240, 0.729021, 0.759620, 0.821621, 0.946796", \
           "0.709242, 0.714537, 0.725194, 0.738185, 0.770922, 0.831926, 0.955997", \
           "0.717242, 0.725097, 0.736786, 0.752334, 0.783293, 0.845165, 0.964784" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.735809, 0.739940, 0.749514, 0.764783, 0.797856, 0.863733, 0.995456", \
           "0.737126, 0.740710, 0.750292, 0.765667, 0.798643, 0.864247, 0.996805", \
           "0.742280, 0.746087, 0.755477, 0.771061, 0.803817, 0.869502, 1.001768", \
           "0.750612, 0.754515, 0.764021, 0.779657, 0.812063, 0.877548, 1.008197", \
           "0.761805, 0.766204, 0.776991, 0.792187, 0.824188, 0.890214, 1.021585", \
           "0.771696, 0.776621, 0.787311, 0.802479, 0.833747, 0.898219, 1.029795", \
           "0.781894, 0.787591, 0.799320, 0.815016, 0.846074, 0.910688, 1.041591" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.743468, 0.747254, 0.756497, 0.771466, 0.803419, 0.867058, 0.993783", \
           "0.744580, 0.748424, 0.757720, 0.773237, 0.804258, 0.867490, 0.993537", \
           "0.749879, 0.753757, 0.763187, 0.777937, 0.809785, 0.872690, 0.998426", \
           "0.758230, 0.762492, 0.771794, 0.786535, 0.818005, 0.880794, 1.003723", \
           "0.769528, 0.772589, 0.784218, 0.798999, 0.829598, 0.891599, 1.016774", \
           "0.779220, 0.784515, 0.795173, 0.808164, 0.840900, 0.901904, 1.025976", \
           "0.787221, 0.795075, 0.806765, 0.822313, 0.853271, 0.915143, 1.034762" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.834043, 0.838174, 0.847747, 0.863016, 0.896090, 0.961967, 1.093689", \
           "0.835360, 0.838944, 0.848526, 0.863900, 0.896877, 0.962481, 1.095039", \
           "0.840513, 0.844320, 0.853711, 0.869295, 0.902050, 0.967736, 1.100001", \
           "0.848845, 0.852749, 0.862254, 0.877890, 0.910296, 0.975781, 1.106431", \
           "0.860038, 0.864437, 0.875225, 0.890421, 0.922421, 0.988448, 1.119818", \
           "0.869929, 0.874855, 0.885545, 0.900713, 0.931980, 0.996453, 1.128028", \
           "0.880128, 0.885824, 0.897553, 0.913249, 0.944307, 1.008922, 1.139825" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.841702, 0.845487, 0.854730, 0.869699, 0.901653, 0.965291, 1.092016", \
           "0.842814, 0.846657, 0.855953, 0.871470, 0.902492, 0.965724, 1.091771", \
           "0.848112, 0.851990, 0.861420, 0.876171, 0.908018, 0.970923, 1.096660", \
           "0.856464, 0.860726, 0.870028, 0.884769, 0.916239, 0.979028, 1.101957", \
           "0.867761, 0.870822, 0.882452, 0.897233, 0.927831, 0.989832, 1.115008", \
           "0.877453, 0.882749, 0.893406, 0.906397, 0.939134, 1.000137, 1.124209", \
           "0.885454, 0.893309, 0.904998, 0.920546, 0.951505, 1.013377, 1.132996" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.857257, 0.861388, 0.870962, 0.886231, 0.919304, 0.985181, 1.116904", \
           "0.858574, 0.862158, 0.871740, 0.887115, 0.920092, 0.985695, 1.118253", \
           "0.863728, 0.867535, 0.876925, 0.892509, 0.925265, 0.990950, 1.123216", \
           "0.872060, 0.875963, 0.885469, 0.901105, 0.933511, 0.998996, 1.129645", \
           "0.883253, 0.887652, 0.898439, 0.913635, 0.945636, 1.011662, 1.143033", \
           "0.893144, 0.898069, 0.908760, 0.923927, 0.955195, 1.019667, 1.151243", \
           "0.903342, 0.909039, 0.920768, 0.936464, 0.967522, 1.032136, 1.163040" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.864916, 0.868702, 0.877945, 0.892914, 0.924868, 0.988506, 1.115231", \
           "0.866028, 0.869872, 0.879168, 0.894685, 0.925706, 0.988938, 1.114985", \
           "0.871327, 0.875205, 0.884635, 0.899385, 0.931233, 0.994138, 1.119874", \
           "0.879678, 0.883940, 0.893242, 0.907983, 0.939453, 1.002242, 1.125172", \
           "0.890976, 0.894037, 0.905666, 0.920448, 0.951046, 1.013047, 1.138222", \
           "0.900668, 0.905963, 0.916621, 0.929612, 0.962348, 1.023352, 1.147424", \
           "0.908669, 0.916523, 0.928213, 0.943761, 0.974719, 1.036592, 1.156210" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.917852, 0.921983, 0.931557, 0.946825, 0.979899, 1.045776, 1.177499", \
           "0.919169, 0.922753, 0.932335, 0.947709, 0.980686, 1.046290, 1.178848", \
           "0.924322, 0.928129, 0.937520, 0.953104, 0.985860, 1.051545, 1.183811", \
           "0.932655, 0.936558, 0.946064, 0.961700, 0.994106, 1.059591, 1.190240", \
           "0.943847, 0.948246, 0.959034, 0.974230, 1.006231, 1.072257, 1.203628", \
           "0.953739, 0.958664, 0.969354, 0.984522, 1.015790, 1.080262, 1.211837", \
           "0.963937, 0.969634, 0.981362, 0.997059, 1.028117, 1.092731, 1.223634" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.925511, 0.929297, 0.938539, 0.953509, 0.985462, 1.049101, 1.175826", \
           "0.926623, 0.930467, 0.939762, 0.955279, 0.986301, 1.049533, 1.175580", \
           "0.931921, 0.935800, 0.945229, 0.959980, 0.991827, 1.054733, 1.180469", \
           "0.940273, 0.944535, 0.953837, 0.968578, 1.000048, 1.062837, 1.185766", \
           "0.951571, 0.954632, 0.966261, 0.981042, 1.011641, 1.073642, 1.198817", \
           "0.961263, 0.966558, 0.977215, 0.990206, 1.022943, 1.083947, 1.208018", \
           "0.969263, 0.977118, 0.988807, 1.004355, 1.035314, 1.097186, 1.216805" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.965079, 0.969210, 0.978784, 0.994052, 1.027126, 1.093003, 1.224726", \
           "0.966396, 0.969980, 0.979562, 0.994936, 1.027913, 1.093517, 1.226075", \
           "0.971549, 0.975356, 0.984747, 1.000331, 1.033087, 1.098772, 1.231038", \
           "0.979882, 0.983785, 0.993291, 1.008927, 1.041333, 1.106818, 1.237467", \
           "0.991074, 0.995474, 1.006261, 1.021457, 1.053458, 1.119484, 1.250855", \
           "1.000966, 1.005891, 1.016581, 1.031749, 1.063017, 1.127489, 1.259064", \
           "1.011164, 1.016861, 1.028589, 1.044286, 1.075344, 1.139958, 1.270861" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.972738, 0.976524, 0.985766, 1.000736, 1.032689, 1.096328, 1.223053", \
           "0.973850, 0.977694, 0.986989, 1.002507, 1.033528, 1.096760, 1.222807", \
           "0.979148, 0.983027, 0.992457, 1.007207, 1.039054, 1.101960, 1.227696", \
           "0.987500, 0.991762, 1.001064, 1.015805, 1.047275, 1.110064, 1.232993", \
           "0.998798, 1.001859, 1.013488, 1.028269, 1.058868, 1.120869, 1.246044", \
           "1.008490, 1.013785, 1.024442, 1.037433, 1.070170, 1.131174, 1.255246", \
           "1.016491, 1.024345, 1.036034, 1.051582, 1.082541, 1.144413, 1.264032" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.271601, 0.275732, 0.285305, 0.300574, 0.333648, 0.399525, 0.531247", \
           "0.272918, 0.276502, 0.286084, 0.301458, 0.334435, 0.400039, 0.532596", \
           "0.278071, 0.281878, 0.291269, 0.306853, 0.339608, 0.405293, 0.537559", \
           "0.286403, 0.290307, 0.299812, 0.315448, 0.347854, 0.413339, 0.543989", \
           "0.297596, 0.301995, 0.312783, 0.327979, 0.359979, 0.426005, 0.557376", \
           "0.307487, 0.312413, 0.323103, 0.338270, 0.369538, 0.434010, 0.565586", \
           "0.317686, 0.323382, 0.335111, 0.350807, 0.381865, 0.446480, 0.577383" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.177751, 0.181882, 0.191456, 0.206724, 0.239798, 0.305675, 0.437398", \
           "0.179068, 0.182652, 0.192234, 0.207608, 0.240585, 0.306189, 0.438747", \
           "0.184221, 0.188028, 0.197419, 0.213003, 0.245758, 0.311444, 0.443710", \
           "0.192554, 0.196457, 0.205963, 0.221599, 0.254005, 0.319490, 0.450139", \
           "0.203746, 0.208145, 0.218933, 0.234129, 0.266130, 0.332156, 0.463527", \
           "0.213638, 0.218563, 0.229253, 0.244421, 0.275689, 0.340161, 0.471736", \
           "0.223836, 0.229533, 0.241261, 0.256958, 0.288016, 0.352630, 0.483533" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.295316, 0.299101, 0.308344, 0.323313, 0.355267, 0.418905, 0.545630", \
           "0.296428, 0.300271, 0.309567, 0.325084, 0.356106, 0.419338, 0.545385", \
           "0.301726, 0.305604, 0.315034, 0.329785, 0.361632, 0.424537, 0.550274", \
           "0.310078, 0.314340, 0.323642, 0.338383, 0.369853, 0.432642, 0.555571", \
           "0.321375, 0.324437, 0.336066, 0.350847, 0.381445, 0.443446, 0.568622", \
           "0.331067, 0.336363, 0.347020, 0.360011, 0.392748, 0.453751, 0.577823", \
           "0.339068, 0.346923, 0.358612, 0.374160, 0.405119, 0.466991, 0.586610" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.197779, 0.201565, 0.210808, 0.225777, 0.257731, 0.321369, 0.448094", \
           "0.198892, 0.202735, 0.212031, 0.227548, 0.258569, 0.321801, 0.447849", \
           "0.204190, 0.208068, 0.217498, 0.232249, 0.264096, 0.327001, 0.452738", \
           "0.212542, 0.216803, 0.226106, 0.240847, 0.272317, 0.335106, 0.458035", \
           "0.223839, 0.226900, 0.238530, 0.253311, 0.283909, 0.345910, 0.471086", \
           "0.233531, 0.238827, 0.249484, 0.262475, 0.295211, 0.356215, 0.480287", \
           "0.241532, 0.249386, 0.261076, 0.276624, 0.307583, 0.369455, 0.489074" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.068154, 0.068470, 0.069301, 0.070645, 0.073412, 0.078946, 0.090015");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019492, 0.019808, 0.020638, 0.021982, 0.024750, 0.030284, 0.041352");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.068154, 0.068470, 0.069301, 0.070645, 0.073412, 0.078946, 0.090015");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019492, 0.019808, 0.020638, 0.021982, 0.024750, 0.030284, 0.041352");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.367200;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.580214, 0.584345, 0.593918, 0.609187, 0.642261, 0.708138, 0.839860", \
           "0.581531, 0.585115, 0.594697, 0.610071, 0.643048, 0.708652, 0.841210", \
           "0.586684, 0.590491, 0.599882, 0.615466, 0.648221, 0.713907, 0.846172", \
           "0.595016, 0.598920, 0.608425, 0.624061, 0.656467, 0.721952, 0.852602", \
           "0.606209, 0.610608, 0.621396, 0.636592, 0.668593, 0.734619, 0.865989", \
           "0.616100, 0.621026, 0.631716, 0.646884, 0.678151, 0.742624, 0.874199", \
           "0.626299, 0.631995, 0.643724, 0.659421, 0.690478, 0.755093, 0.885996" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.587873, 0.591658, 0.600901, 0.615870, 0.647824, 0.711463, 0.838187", \
           "0.588985, 0.592828, 0.602124, 0.617641, 0.648663, 0.711895, 0.837942", \
           "0.594283, 0.598161, 0.607591, 0.622342, 0.654189, 0.717094, 0.842831", \
           "0.602635, 0.606897, 0.616199, 0.630940, 0.662410, 0.725199, 0.848128", \
           "0.613933, 0.616994, 0.628623, 0.643404, 0.674002, 0.736003, 0.861179", \
           "0.623624, 0.628920, 0.639577, 0.652568, 0.685305, 0.746308, 0.870380", \
           "0.631625, 0.639480, 0.651169, 0.666717, 0.697676, 0.759548, 0.879167" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.623899, 0.628030, 0.637604, 0.652872, 0.685946, 0.751823, 0.883546", \
           "0.625216, 0.628800, 0.638382, 0.653756, 0.686733, 0.752337, 0.884895", \
           "0.630369, 0.634176, 0.643567, 0.659151, 0.691907, 0.757592, 0.889858", \
           "0.638702, 0.642605, 0.652111, 0.667747, 0.700153, 0.765638, 0.896287", \
           "0.649894, 0.654294, 0.665081, 0.680277, 0.712278, 0.778304, 0.909675", \
           "0.659786, 0.664711, 0.675401, 0.690569, 0.721837, 0.786309, 0.917884", \
           "0.669984, 0.675681, 0.687409, 0.703106, 0.734164, 0.798778, 0.929681" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.631558, 0.635344, 0.644586, 0.659556, 0.691509, 0.755148, 0.881873", \
           "0.632670, 0.636514, 0.645809, 0.661327, 0.692348, 0.755580, 0.881627", \
           "0.637968, 0.641847, 0.651277, 0.666027, 0.697874, 0.760780, 0.886516", \
           "0.646320, 0.650582, 0.659884, 0.674625, 0.706095, 0.768884, 0.891813", \
           "0.657618, 0.660679, 0.672308, 0.687089, 0.717688, 0.779689, 0.904864", \
           "0.667310, 0.672605, 0.683262, 0.696253, 0.728990, 0.789994, 0.914065", \
           "0.675311, 0.683165, 0.694854, 0.710402, 0.741361, 0.803233, 0.922852" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.665831, 0.669962, 0.679536, 0.694804, 0.727878, 0.793755, 0.925478", \
           "0.667148, 0.670732, 0.680314, 0.695688, 0.728665, 0.794269, 0.926827", \
           "0.672301, 0.676108, 0.685499, 0.701083, 0.733838, 0.799524, 0.931790", \
           "0.680634, 0.684537, 0.694043, 0.709679, 0.742085, 0.807570, 0.938219", \
           "0.691826, 0.696225, 0.707013, 0.722209, 0.754210, 0.820236, 0.951607", \
           "0.701718, 0.706643, 0.717333, 0.732501, 0.763769, 0.828241, 0.959816", \
           "0.711916, 0.717613, 0.729341, 0.745038, 0.776096, 0.840710, 0.971613" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.673490, 0.677276, 0.686518, 0.701487, 0.733441, 0.797080, 0.923805", \
           "0.674602, 0.678446, 0.687741, 0.703258, 0.734280, 0.797512, 0.923559", \
           "0.679900, 0.683779, 0.693208, 0.707959, 0.739806, 0.802712, 0.928448", \
           "0.688252, 0.692514, 0.701816, 0.716557, 0.748027, 0.810816, 0.933745", \
           "0.699550, 0.702611, 0.714240, 0.729021, 0.759620, 0.821621, 0.946796", \
           "0.709242, 0.714537, 0.725194, 0.738185, 0.770922, 0.831926, 0.955997", \
           "0.717242, 0.725097, 0.736786, 0.752334, 0.783293, 0.845165, 0.964784" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.735809, 0.739940, 0.749514, 0.764783, 0.797856, 0.863733, 0.995456", \
           "0.737126, 0.740710, 0.750292, 0.765667, 0.798643, 0.864247, 0.996805", \
           "0.742280, 0.746087, 0.755477, 0.771061, 0.803817, 0.869502, 1.001768", \
           "0.750612, 0.754515, 0.764021, 0.779657, 0.812063, 0.877548, 1.008197", \
           "0.761805, 0.766204, 0.776991, 0.792187, 0.824188, 0.890214, 1.021585", \
           "0.771696, 0.776621, 0.787311, 0.802479, 0.833747, 0.898219, 1.029795", \
           "0.781894, 0.787591, 0.799320, 0.815016, 0.846074, 0.910688, 1.041591" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.743468, 0.747254, 0.756497, 0.771466, 0.803419, 0.867058, 0.993783", \
           "0.744580, 0.748424, 0.757720, 0.773237, 0.804258, 0.867490, 0.993537", \
           "0.749879, 0.753757, 0.763187, 0.777937, 0.809785, 0.872690, 0.998426", \
           "0.758230, 0.762492, 0.771794, 0.786535, 0.818005, 0.880794, 1.003723", \
           "0.769528, 0.772589, 0.784218, 0.798999, 0.829598, 0.891599, 1.016774", \
           "0.779220, 0.784515, 0.795173, 0.808164, 0.840900, 0.901904, 1.025976", \
           "0.787221, 0.795075, 0.806765, 0.822313, 0.853271, 0.915143, 1.034762" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.834043, 0.838174, 0.847747, 0.863016, 0.896090, 0.961967, 1.093689", \
           "0.835360, 0.838944, 0.848526, 0.863900, 0.896877, 0.962481, 1.095039", \
           "0.840513, 0.844320, 0.853711, 0.869295, 0.902050, 0.967736, 1.100001", \
           "0.848845, 0.852749, 0.862254, 0.877890, 0.910296, 0.975781, 1.106431", \
           "0.860038, 0.864437, 0.875225, 0.890421, 0.922421, 0.988448, 1.119818", \
           "0.869929, 0.874855, 0.885545, 0.900713, 0.931980, 0.996453, 1.128028", \
           "0.880128, 0.885824, 0.897553, 0.913249, 0.944307, 1.008922, 1.139825" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.841702, 0.845487, 0.854730, 0.869699, 0.901653, 0.965291, 1.092016", \
           "0.842814, 0.846657, 0.855953, 0.871470, 0.902492, 0.965724, 1.091771", \
           "0.848112, 0.851990, 0.861420, 0.876171, 0.908018, 0.970923, 1.096660", \
           "0.856464, 0.860726, 0.870028, 0.884769, 0.916239, 0.979028, 1.101957", \
           "0.867761, 0.870822, 0.882452, 0.897233, 0.927831, 0.989832, 1.115008", \
           "0.877453, 0.882749, 0.893406, 0.906397, 0.939134, 1.000137, 1.124209", \
           "0.885454, 0.893309, 0.904998, 0.920546, 0.951505, 1.013377, 1.132996" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.857257, 0.861388, 0.870962, 0.886231, 0.919304, 0.985181, 1.116904", \
           "0.858574, 0.862158, 0.871740, 0.887115, 0.920092, 0.985695, 1.118253", \
           "0.863728, 0.867535, 0.876925, 0.892509, 0.925265, 0.990950, 1.123216", \
           "0.872060, 0.875963, 0.885469, 0.901105, 0.933511, 0.998996, 1.129645", \
           "0.883253, 0.887652, 0.898439, 0.913635, 0.945636, 1.011662, 1.143033", \
           "0.893144, 0.898069, 0.908760, 0.923927, 0.955195, 1.019667, 1.151243", \
           "0.903342, 0.909039, 0.920768, 0.936464, 0.967522, 1.032136, 1.163040" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.864916, 0.868702, 0.877945, 0.892914, 0.924868, 0.988506, 1.115231", \
           "0.866028, 0.869872, 0.879168, 0.894685, 0.925706, 0.988938, 1.114985", \
           "0.871327, 0.875205, 0.884635, 0.899385, 0.931233, 0.994138, 1.119874", \
           "0.879678, 0.883940, 0.893242, 0.907983, 0.939453, 1.002242, 1.125172", \
           "0.890976, 0.894037, 0.905666, 0.920448, 0.951046, 1.013047, 1.138222", \
           "0.900668, 0.905963, 0.916621, 0.929612, 0.962348, 1.023352, 1.147424", \
           "0.908669, 0.916523, 0.928213, 0.943761, 0.974719, 1.036592, 1.156210" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.917852, 0.921983, 0.931557, 0.946825, 0.979899, 1.045776, 1.177499", \
           "0.919169, 0.922753, 0.932335, 0.947709, 0.980686, 1.046290, 1.178848", \
           "0.924322, 0.928129, 0.937520, 0.953104, 0.985860, 1.051545, 1.183811", \
           "0.932655, 0.936558, 0.946064, 0.961700, 0.994106, 1.059591, 1.190240", \
           "0.943847, 0.948246, 0.959034, 0.974230, 1.006231, 1.072257, 1.203628", \
           "0.953739, 0.958664, 0.969354, 0.984522, 1.015790, 1.080262, 1.211837", \
           "0.963937, 0.969634, 0.981362, 0.997059, 1.028117, 1.092731, 1.223634" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.925511, 0.929297, 0.938539, 0.953509, 0.985462, 1.049101, 1.175826", \
           "0.926623, 0.930467, 0.939762, 0.955279, 0.986301, 1.049533, 1.175580", \
           "0.931921, 0.935800, 0.945229, 0.959980, 0.991827, 1.054733, 1.180469", \
           "0.940273, 0.944535, 0.953837, 0.968578, 1.000048, 1.062837, 1.185766", \
           "0.951571, 0.954632, 0.966261, 0.981042, 1.011641, 1.073642, 1.198817", \
           "0.961263, 0.966558, 0.977215, 0.990206, 1.022943, 1.083947, 1.208018", \
           "0.969263, 0.977118, 0.988807, 1.004355, 1.035314, 1.097186, 1.216805" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.965079, 0.969210, 0.978784, 0.994052, 1.027126, 1.093003, 1.224726", \
           "0.966396, 0.969980, 0.979562, 0.994936, 1.027913, 1.093517, 1.226075", \
           "0.971549, 0.975356, 0.984747, 1.000331, 1.033087, 1.098772, 1.231038", \
           "0.979882, 0.983785, 0.993291, 1.008927, 1.041333, 1.106818, 1.237467", \
           "0.991074, 0.995474, 1.006261, 1.021457, 1.053458, 1.119484, 1.250855", \
           "1.000966, 1.005891, 1.016581, 1.031749, 1.063017, 1.127489, 1.259064", \
           "1.011164, 1.016861, 1.028589, 1.044286, 1.075344, 1.139958, 1.270861" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416329, 0.420460, 0.430033, 0.445302, 0.478376, 0.544253, 0.675975", \
           "0.417646, 0.421230, 0.430812, 0.446186, 0.479163, 0.544767, 0.677325", \
           "0.422799, 0.426606, 0.435997, 0.451581, 0.484336, 0.550022, 0.682287", \
           "0.431131, 0.435035, 0.444540, 0.460176, 0.492582, 0.558067, 0.688717", \
           "0.442324, 0.446723, 0.457511, 0.472707, 0.504708, 0.570734, 0.702104", \
           "0.452215, 0.457141, 0.467831, 0.482999, 0.514266, 0.578739, 0.710314", \
           "0.462414, 0.468110, 0.479839, 0.495536, 0.526593, 0.591208, 0.722111" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.972738, 0.976524, 0.985766, 1.000736, 1.032689, 1.096328, 1.223053", \
           "0.973850, 0.977694, 0.986989, 1.002507, 1.033528, 1.096760, 1.222807", \
           "0.979148, 0.983027, 0.992457, 1.007207, 1.039054, 1.101960, 1.227696", \
           "0.987500, 0.991762, 1.001064, 1.015805, 1.047275, 1.110064, 1.232993", \
           "0.998798, 1.001859, 1.013488, 1.028269, 1.058868, 1.120869, 1.246044", \
           "1.008490, 1.013785, 1.024442, 1.037433, 1.070170, 1.131174, 1.255246", \
           "1.016491, 1.024345, 1.036034, 1.051582, 1.082541, 1.144413, 1.264032" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.416504, 0.420289, 0.429532, 0.444501, 0.476455, 0.540094, 0.666818", \
           "0.417616, 0.421459, 0.430755, 0.446272, 0.477294, 0.540526, 0.666573", \
           "0.422914, 0.426792, 0.436222, 0.450973, 0.482820, 0.545725, 0.671462", \
           "0.431266, 0.435528, 0.444830, 0.459571, 0.491041, 0.553830, 0.676759", \
           "0.442564, 0.445625, 0.457254, 0.472035, 0.502633, 0.564634, 0.689810", \
           "0.452255, 0.457551, 0.468208, 0.481199, 0.513936, 0.574939, 0.699011", \
           "0.460256, 0.468111, 0.479800, 0.495348, 0.526307, 0.588179, 0.707798" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.271601, 0.275732, 0.285305, 0.300574, 0.333648, 0.399525, 0.531247", \
           "0.272918, 0.276502, 0.286084, 0.301458, 0.334435, 0.400039, 0.532596", \
           "0.278071, 0.281878, 0.291269, 0.306853, 0.339608, 0.405293, 0.537559", \
           "0.286403, 0.290307, 0.299812, 0.315448, 0.347854, 0.413339, 0.543989", \
           "0.297596, 0.301995, 0.312783, 0.327979, 0.359979, 0.426005, 0.557376", \
           "0.307487, 0.312413, 0.323103, 0.338270, 0.369538, 0.434010, 0.565586", \
           "0.317686, 0.323382, 0.335111, 0.350807, 0.381865, 0.446480, 0.577383" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.177751, 0.181882, 0.191456, 0.206724, 0.239798, 0.305675, 0.437398", \
           "0.179068, 0.182652, 0.192234, 0.207608, 0.240585, 0.306189, 0.438747", \
           "0.184221, 0.188028, 0.197419, 0.213003, 0.245758, 0.311444, 0.443710", \
           "0.192554, 0.196457, 0.205963, 0.221599, 0.254005, 0.319490, 0.450139", \
           "0.203746, 0.208145, 0.218933, 0.234129, 0.266130, 0.332156, 0.463527", \
           "0.213638, 0.218563, 0.229253, 0.244421, 0.275689, 0.340161, 0.471736", \
           "0.223836, 0.229533, 0.241261, 0.256958, 0.288016, 0.352630, 0.483533" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314", \
           "0.020339, 0.025309, 0.040513, 0.069180, 0.129636, 0.251970, 0.500314" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.295316, 0.299101, 0.308344, 0.323313, 0.355267, 0.418905, 0.545630", \
           "0.296428, 0.300271, 0.309567, 0.325084, 0.356106, 0.419338, 0.545385", \
           "0.301726, 0.305604, 0.315034, 0.329785, 0.361632, 0.424537, 0.550274", \
           "0.310078, 0.314340, 0.323642, 0.338383, 0.369853, 0.432642, 0.555571", \
           "0.321375, 0.324437, 0.336066, 0.350847, 0.381445, 0.443446, 0.568622", \
           "0.331067, 0.336363, 0.347020, 0.360011, 0.392748, 0.453751, 0.577823", \
           "0.339068, 0.346923, 0.358612, 0.374160, 0.405119, 0.466991, 0.586610" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.197779, 0.201565, 0.210808, 0.225777, 0.257731, 0.321369, 0.448094", \
           "0.198892, 0.202735, 0.212031, 0.227548, 0.258569, 0.321801, 0.447849", \
           "0.204190, 0.208068, 0.217498, 0.232249, 0.264096, 0.327001, 0.452738", \
           "0.212542, 0.216803, 0.226106, 0.240847, 0.272317, 0.335106, 0.458035", \
           "0.223839, 0.226900, 0.238530, 0.253311, 0.283909, 0.345910, 0.471086", \
           "0.233531, 0.238827, 0.249484, 0.262475, 0.295211, 0.356215, 0.480287", \
           "0.241532, 0.249386, 0.261076, 0.276624, 0.307583, 0.369455, 0.489074" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604", \
           "0.019030, 0.024888, 0.037399, 0.063252, 0.117899, 0.226846, 0.444604" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.068154, 0.068470, 0.069301, 0.070645, 0.073412, 0.078946, 0.090015");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019492, 0.019808, 0.020638, 0.021982, 0.024750, 0.030284, 0.041352");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.068154, 0.068470, 0.069301, 0.070645, 0.073412, 0.078946, 0.090015");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.019492, 0.019808, 0.020638, 0.021982, 0.024750, 0.030284, 0.041352");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.627628, 0.629847, 0.636730, 0.646867, 0.658793, 0.709670, 0.800735", \
           "0.628970, 0.631180, 0.638021, 0.648197, 0.660065, 0.710610, 0.800378", \
           "0.634067, 0.636301, 0.643156, 0.653324, 0.665262, 0.715947, 0.806724", \
           "0.642302, 0.644593, 0.651561, 0.661715, 0.673613, 0.724222, 0.815760", \
           "0.653385, 0.656054, 0.663679, 0.674054, 0.685630, 0.736464, 0.827104", \
           "0.663128, 0.666283, 0.674885, 0.685630, 0.697540, 0.747970, 0.838719", \
           "0.673063, 0.676695, 0.686442, 0.698105, 0.710254, 0.760800, 0.849856" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.639183, 0.641489, 0.648629, 0.658873, 0.670680, 0.719932, 0.806312", \
           "0.640542, 0.642891, 0.650188, 0.660395, 0.672148, 0.721439, 0.807684", \
           "0.645727, 0.648126, 0.655305, 0.665501, 0.677393, 0.726537, 0.812740", \
           "0.653541, 0.656278, 0.663416, 0.673761, 0.685578, 0.734903, 0.821003", \
           "0.664979, 0.668010, 0.676238, 0.686924, 0.698705, 0.747901, 0.834204", \
           "0.674609, 0.677786, 0.686747, 0.700073, 0.710199, 0.759337, 0.845185", \
           "0.683776, 0.688012, 0.697338, 0.710084, 0.722588, 0.771776, 0.859305" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.671314, 0.673532, 0.680416, 0.690552, 0.702479, 0.753356, 0.844420", \
           "0.672656, 0.674865, 0.681706, 0.691882, 0.703750, 0.754295, 0.844063", \
           "0.677752, 0.679986, 0.686841, 0.697009, 0.708947, 0.759633, 0.850410", \
           "0.685987, 0.688279, 0.695246, 0.705400, 0.717298, 0.767907, 0.859445", \
           "0.697071, 0.699739, 0.707364, 0.717740, 0.729316, 0.780150, 0.870789", \
           "0.706814, 0.709968, 0.718570, 0.729316, 0.741225, 0.791655, 0.882405", \
           "0.716749, 0.720380, 0.730127, 0.741790, 0.753939, 0.804485, 0.893542" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.682869, 0.685175, 0.692314, 0.702559, 0.714365, 0.763617, 0.849997", \
           "0.684227, 0.686576, 0.693873, 0.704081, 0.715833, 0.765124, 0.851370", \
           "0.689412, 0.691812, 0.698990, 0.709187, 0.721078, 0.770223, 0.856426", \
           "0.697226, 0.699963, 0.707101, 0.717446, 0.729263, 0.778588, 0.864688", \
           "0.708664, 0.711695, 0.719923, 0.730610, 0.742391, 0.791586, 0.877889", \
           "0.718295, 0.721471, 0.730432, 0.743759, 0.753884, 0.803022, 0.888870", \
           "0.727461, 0.731698, 0.741023, 0.753769, 0.766273, 0.815461, 0.902991" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.713245, 0.715464, 0.722347, 0.732484, 0.744411, 0.795287, 0.886352", \
           "0.714588, 0.716797, 0.723638, 0.733814, 0.745682, 0.796227, 0.885995", \
           "0.719684, 0.721918, 0.728773, 0.738941, 0.750879, 0.801565, 0.892342", \
           "0.727919, 0.730210, 0.737178, 0.747332, 0.759230, 0.809839, 0.901377", \
           "0.739003, 0.741671, 0.749296, 0.759671, 0.771248, 0.822081, 0.912721", \
           "0.748746, 0.751900, 0.760502, 0.771247, 0.783157, 0.833587, 0.924337", \
           "0.758680, 0.762312, 0.772059, 0.783722, 0.795871, 0.846417, 0.935473" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.724801, 0.727106, 0.734246, 0.744491, 0.756297, 0.805549, 0.891929", \
           "0.726159, 0.728508, 0.735805, 0.746012, 0.757765, 0.807056, 0.893301", \
           "0.731344, 0.733744, 0.740922, 0.751118, 0.763010, 0.812154, 0.898358", \
           "0.739158, 0.741895, 0.749033, 0.759378, 0.771195, 0.820520, 0.906620", \
           "0.750596, 0.753627, 0.761855, 0.772542, 0.784322, 0.833518, 0.919821", \
           "0.760227, 0.763403, 0.772364, 0.785690, 0.795816, 0.844954, 0.930802", \
           "0.769393, 0.773629, 0.782955, 0.795701, 0.808205, 0.857393, 0.944922" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.783224, 0.785442, 0.792326, 0.802462, 0.814389, 0.865266, 0.956330", \
           "0.784566, 0.786775, 0.793616, 0.803792, 0.815660, 0.866205, 0.955973", \
           "0.789662, 0.791896, 0.798751, 0.808919, 0.820857, 0.871543, 0.962320", \
           "0.797897, 0.800189, 0.807156, 0.817310, 0.829208, 0.879817, 0.971355", \
           "0.808981, 0.811649, 0.819274, 0.829650, 0.841226, 0.892060, 0.982699", \
           "0.818724, 0.821879, 0.830480, 0.841226, 0.853135, 0.903565, 0.994315", \
           "0.828659, 0.832291, 0.842037, 0.853700, 0.865849, 0.916395, 1.005452" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.794779, 0.797085, 0.804224, 0.814469, 0.826275, 0.875527, 0.961907", \
           "0.796137, 0.798486, 0.805783, 0.815991, 0.827743, 0.877035, 0.963280", \
           "0.801322, 0.803722, 0.810900, 0.821097, 0.832988, 0.882133, 0.968336", \
           "0.809136, 0.811873, 0.819011, 0.829356, 0.841173, 0.890498, 0.976599", \
           "0.820574, 0.823605, 0.831833, 0.842520, 0.854301, 0.903497, 0.989799", \
           "0.830205, 0.833381, 0.842343, 0.855669, 0.865794, 0.914932, 1.000780", \
           "0.839371, 0.843608, 0.852933, 0.865679, 0.878183, 0.927371, 1.014901" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.881457, 0.883676, 0.890559, 0.900696, 0.912622, 0.963499, 1.054564", \
           "0.882799, 0.885009, 0.891849, 0.902026, 0.913894, 0.964439, 1.054207", \
           "0.887896, 0.890130, 0.896984, 0.907153, 0.919091, 0.969776, 1.060553", \
           "0.896130, 0.898422, 0.905390, 0.915544, 0.927442, 0.978051, 1.069589", \
           "0.907214, 0.909883, 0.917508, 0.927883, 0.939459, 0.990293, 1.080933", \
           "0.916957, 0.920112, 0.928714, 0.939459, 0.951369, 1.001799, 1.092548", \
           "0.926892, 0.930524, 0.940270, 0.951934, 0.964083, 1.014629, 1.103685" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.893012, 0.895318, 0.902458, 0.912702, 0.924508, 0.973761, 1.060140", \
           "0.894370, 0.896720, 0.904017, 0.914224, 0.925977, 0.975268, 1.061513", \
           "0.899556, 0.901955, 0.909134, 0.919330, 0.931222, 0.980366, 1.066569", \
           "0.907370, 0.910107, 0.917244, 0.927590, 0.939407, 0.988732, 1.074832", \
           "0.918808, 0.921839, 0.930066, 0.940753, 0.952534, 1.001730, 1.088033", \
           "0.928438, 0.931615, 0.940576, 0.953902, 0.964028, 1.013166, 1.099014", \
           "0.937605, 0.941841, 0.951166, 0.963913, 0.976417, 1.025605, 1.113134" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.904672, 0.906890, 0.913774, 0.923910, 0.935837, 0.986714, 1.077778", \
           "0.906014, 0.908223, 0.915064, 0.925240, 0.937108, 0.987654, 1.077421", \
           "0.911111, 0.913344, 0.920199, 0.930367, 0.942305, 0.992991, 1.083768", \
           "0.919345, 0.921637, 0.928604, 0.938758, 0.950656, 1.001265, 1.092803", \
           "0.930429, 0.933097, 0.940722, 0.951098, 0.962674, 1.013508, 1.104147", \
           "0.940172, 0.943327, 0.951928, 0.962674, 0.974583, 1.025014, 1.115763", \
           "0.950107, 0.953739, 0.963485, 0.975148, 0.987297, 1.037843, 1.126900" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.916227, 0.918533, 0.925672, 0.935917, 0.947723, 0.996975, 1.083355", \
           "0.917585, 0.919934, 0.927231, 0.937439, 0.949191, 0.998483, 1.084728", \
           "0.922771, 0.925170, 0.932348, 0.942545, 0.954436, 1.003581, 1.089784", \
           "0.930584, 0.933321, 0.940459, 0.950804, 0.962621, 1.011946, 1.098047", \
           "0.942022, 0.945053, 0.953281, 0.963968, 0.975749, 1.024945, 1.111247", \
           "0.951653, 0.954829, 0.963791, 0.977117, 0.987242, 1.036380, 1.122228", \
           "0.960819, 0.965056, 0.974381, 0.987128, 0.999631, 1.048819, 1.136349" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.965266, 0.967485, 0.974368, 0.984505, 0.996432, 1.047309, 1.138373", \
           "0.966609, 0.968818, 0.975659, 0.985835, 0.997703, 1.048248, 1.138016", \
           "0.971705, 0.973939, 0.980794, 0.990962, 1.002900, 1.053586, 1.144363", \
           "0.979940, 0.982231, 0.989199, 0.999353, 1.011251, 1.061860, 1.153398", \
           "0.991024, 0.993692, 1.001317, 1.011693, 1.023269, 1.074103, 1.164742", \
           "1.000767, 1.003921, 1.012523, 1.023269, 1.035178, 1.085608, 1.176358", \
           "1.010701, 1.014333, 1.024080, 1.035743, 1.047892, 1.098438, 1.187494" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.976822, 0.979127, 0.986267, 0.996512, 1.008318, 1.057570, 1.143950", \
           "0.978180, 0.980529, 0.987826, 0.998033, 1.009786, 1.059077, 1.145322", \
           "0.983365, 0.985765, 0.992943, 1.003139, 1.015031, 1.064175, 1.150379", \
           "0.991179, 0.993916, 1.001054, 1.011399, 1.023216, 1.072541, 1.158641", \
           "1.002617, 1.005648, 1.013876, 1.024563, 1.036344, 1.085539, 1.171842", \
           "1.012248, 1.015424, 1.024385, 1.037711, 1.047837, 1.096975, 1.182823", \
           "1.021414, 1.025650, 1.034976, 1.047722, 1.060226, 1.109414, 1.196943" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012494, 1.014712, 1.021596, 1.031732, 1.043659, 1.094536, 1.185600", \
           "1.013836, 1.016045, 1.022886, 1.033062, 1.044930, 1.095475, 1.185243", \
           "1.018932, 1.021166, 1.028021, 1.038189, 1.050127, 1.100813, 1.191590", \
           "1.027167, 1.029459, 1.036426, 1.046580, 1.058478, 1.109087, 1.200625", \
           "1.038251, 1.040919, 1.048544, 1.058920, 1.070496, 1.121330, 1.211969", \
           "1.047994, 1.051148, 1.059750, 1.070496, 1.082405, 1.132835, 1.223585", \
           "1.057929, 1.061560, 1.071307, 1.082970, 1.095119, 1.145665, 1.234722" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.024049, 1.026355, 1.033494, 1.043739, 1.055545, 1.104797, 1.191177", \
           "1.025407, 1.027756, 1.035053, 1.045261, 1.057013, 1.106304, 1.192550", \
           "1.030592, 1.032992, 1.040170, 1.050367, 1.062258, 1.111403, 1.197606", \
           "1.038406, 1.041143, 1.048281, 1.058626, 1.070443, 1.119768, 1.205868", \
           "1.049844, 1.052875, 1.061103, 1.071790, 1.083571, 1.132767, 1.219069", \
           "1.059475, 1.062651, 1.071612, 1.084939, 1.095064, 1.144202, 1.230050", \
           "1.068641, 1.072878, 1.082203, 1.094949, 1.107453, 1.156641, 1.244171" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.319015, 0.321234, 0.328117, 0.338253, 0.350180, 0.401057, 0.492122", \
           "0.320357, 0.322567, 0.329407, 0.339584, 0.351452, 0.401997, 0.491765", \
           "0.325454, 0.327688, 0.334542, 0.344711, 0.356649, 0.407334, 0.498111", \
           "0.333688, 0.335980, 0.342948, 0.353102, 0.365000, 0.415609, 0.507147", \
           "0.344772, 0.347441, 0.355066, 0.365441, 0.377017, 0.427851, 0.518491", \
           "0.354515, 0.357670, 0.366271, 0.377017, 0.388927, 0.439357, 0.530106", \
           "0.364450, 0.368082, 0.377828, 0.389492, 0.401641, 0.452187, 0.541243" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.210987, 0.213205, 0.220089, 0.230225, 0.242152, 0.293029, 0.384093", \
           "0.212329, 0.214538, 0.221379, 0.231555, 0.243423, 0.293968, 0.383736", \
           "0.217425, 0.219659, 0.226514, 0.236682, 0.248620, 0.299306, 0.390083", \
           "0.225660, 0.227952, 0.234919, 0.245073, 0.256971, 0.307580, 0.399118", \
           "0.236744, 0.239412, 0.247037, 0.257413, 0.268989, 0.319823, 0.410462", \
           "0.246487, 0.249642, 0.258243, 0.268989, 0.280898, 0.331328, 0.422078", \
           "0.256422, 0.260054, 0.269800, 0.281463, 0.293612, 0.344158, 0.433215" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.346626, 0.348932, 0.356072, 0.366316, 0.378122, 0.427375, 0.513754", \
           "0.347984, 0.350334, 0.357631, 0.367838, 0.379591, 0.428882, 0.515127", \
           "0.353170, 0.355569, 0.362748, 0.372944, 0.384836, 0.433980, 0.520183", \
           "0.360984, 0.363721, 0.370859, 0.381204, 0.393021, 0.442346, 0.528446", \
           "0.372422, 0.375453, 0.383680, 0.394367, 0.406148, 0.455344, 0.541647", \
           "0.382052, 0.385229, 0.394190, 0.407516, 0.417642, 0.466780, 0.552628", \
           "0.391219, 0.395455, 0.404780, 0.417527, 0.430031, 0.479219, 0.566748" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230887, 0.233193, 0.240332, 0.250577, 0.262383, 0.311635, 0.398015", \
           "0.232245, 0.234594, 0.241891, 0.252099, 0.263851, 0.313142, 0.399388", \
           "0.237430, 0.239830, 0.247008, 0.257205, 0.269096, 0.318241, 0.404444", \
           "0.245244, 0.247981, 0.255119, 0.265464, 0.277281, 0.326606, 0.412706", \
           "0.256682, 0.259713, 0.267941, 0.278628, 0.290409, 0.339604, 0.425907", \
           "0.266313, 0.269489, 0.278450, 0.291777, 0.301902, 0.351040, 0.436888", \
           "0.275479, 0.279716, 0.289041, 0.301787, 0.314291, 0.363479, 0.451009" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033978, 0.034018, 0.034156, 0.034374, 0.034631, 0.035718, 0.037615");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009647, 0.009687, 0.009825, 0.010042, 0.010299, 0.011386, 0.013284");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033978, 0.034018, 0.034156, 0.034374, 0.034631, 0.035718, 0.037615");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009647, 0.009687, 0.009825, 0.010042, 0.010299, 0.011386, 0.013284");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.367200;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.627628, 0.629847, 0.636730, 0.646867, 0.658793, 0.709670, 0.800735", \
           "0.628970, 0.631180, 0.638021, 0.648197, 0.660065, 0.710610, 0.800378", \
           "0.634067, 0.636301, 0.643156, 0.653324, 0.665262, 0.715947, 0.806724", \
           "0.642302, 0.644593, 0.651561, 0.661715, 0.673613, 0.724222, 0.815760", \
           "0.653385, 0.656054, 0.663679, 0.674054, 0.685630, 0.736464, 0.827104", \
           "0.663128, 0.666283, 0.674885, 0.685630, 0.697540, 0.747970, 0.838719", \
           "0.673063, 0.676695, 0.686442, 0.698105, 0.710254, 0.760800, 0.849856" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.639183, 0.641489, 0.648629, 0.658873, 0.670680, 0.719932, 0.806312", \
           "0.640542, 0.642891, 0.650188, 0.660395, 0.672148, 0.721439, 0.807684", \
           "0.645727, 0.648126, 0.655305, 0.665501, 0.677393, 0.726537, 0.812740", \
           "0.653541, 0.656278, 0.663416, 0.673761, 0.685578, 0.734903, 0.821003", \
           "0.664979, 0.668010, 0.676238, 0.686924, 0.698705, 0.747901, 0.834204", \
           "0.674609, 0.677786, 0.686747, 0.700073, 0.710199, 0.759337, 0.845185", \
           "0.683776, 0.688012, 0.697338, 0.710084, 0.722588, 0.771776, 0.859305" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.671314, 0.673532, 0.680416, 0.690552, 0.702479, 0.753356, 0.844420", \
           "0.672656, 0.674865, 0.681706, 0.691882, 0.703750, 0.754295, 0.844063", \
           "0.677752, 0.679986, 0.686841, 0.697009, 0.708947, 0.759633, 0.850410", \
           "0.685987, 0.688279, 0.695246, 0.705400, 0.717298, 0.767907, 0.859445", \
           "0.697071, 0.699739, 0.707364, 0.717740, 0.729316, 0.780150, 0.870789", \
           "0.706814, 0.709968, 0.718570, 0.729316, 0.741225, 0.791655, 0.882405", \
           "0.716749, 0.720380, 0.730127, 0.741790, 0.753939, 0.804485, 0.893542" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.682869, 0.685175, 0.692314, 0.702559, 0.714365, 0.763617, 0.849997", \
           "0.684227, 0.686576, 0.693873, 0.704081, 0.715833, 0.765124, 0.851370", \
           "0.689412, 0.691812, 0.698990, 0.709187, 0.721078, 0.770223, 0.856426", \
           "0.697226, 0.699963, 0.707101, 0.717446, 0.729263, 0.778588, 0.864688", \
           "0.708664, 0.711695, 0.719923, 0.730610, 0.742391, 0.791586, 0.877889", \
           "0.718295, 0.721471, 0.730432, 0.743759, 0.753884, 0.803022, 0.888870", \
           "0.727461, 0.731698, 0.741023, 0.753769, 0.766273, 0.815461, 0.902991" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.713245, 0.715464, 0.722347, 0.732484, 0.744411, 0.795287, 0.886352", \
           "0.714588, 0.716797, 0.723638, 0.733814, 0.745682, 0.796227, 0.885995", \
           "0.719684, 0.721918, 0.728773, 0.738941, 0.750879, 0.801565, 0.892342", \
           "0.727919, 0.730210, 0.737178, 0.747332, 0.759230, 0.809839, 0.901377", \
           "0.739003, 0.741671, 0.749296, 0.759671, 0.771248, 0.822081, 0.912721", \
           "0.748746, 0.751900, 0.760502, 0.771247, 0.783157, 0.833587, 0.924337", \
           "0.758680, 0.762312, 0.772059, 0.783722, 0.795871, 0.846417, 0.935473" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.724801, 0.727106, 0.734246, 0.744491, 0.756297, 0.805549, 0.891929", \
           "0.726159, 0.728508, 0.735805, 0.746012, 0.757765, 0.807056, 0.893301", \
           "0.731344, 0.733744, 0.740922, 0.751118, 0.763010, 0.812154, 0.898358", \
           "0.739158, 0.741895, 0.749033, 0.759378, 0.771195, 0.820520, 0.906620", \
           "0.750596, 0.753627, 0.761855, 0.772542, 0.784322, 0.833518, 0.919821", \
           "0.760227, 0.763403, 0.772364, 0.785690, 0.795816, 0.844954, 0.930802", \
           "0.769393, 0.773629, 0.782955, 0.795701, 0.808205, 0.857393, 0.944922" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.783224, 0.785442, 0.792326, 0.802462, 0.814389, 0.865266, 0.956330", \
           "0.784566, 0.786775, 0.793616, 0.803792, 0.815660, 0.866205, 0.955973", \
           "0.789662, 0.791896, 0.798751, 0.808919, 0.820857, 0.871543, 0.962320", \
           "0.797897, 0.800189, 0.807156, 0.817310, 0.829208, 0.879817, 0.971355", \
           "0.808981, 0.811649, 0.819274, 0.829650, 0.841226, 0.892060, 0.982699", \
           "0.818724, 0.821879, 0.830480, 0.841226, 0.853135, 0.903565, 0.994315", \
           "0.828659, 0.832291, 0.842037, 0.853700, 0.865849, 0.916395, 1.005452" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.794779, 0.797085, 0.804224, 0.814469, 0.826275, 0.875527, 0.961907", \
           "0.796137, 0.798486, 0.805783, 0.815991, 0.827743, 0.877035, 0.963280", \
           "0.801322, 0.803722, 0.810900, 0.821097, 0.832988, 0.882133, 0.968336", \
           "0.809136, 0.811873, 0.819011, 0.829356, 0.841173, 0.890498, 0.976599", \
           "0.820574, 0.823605, 0.831833, 0.842520, 0.854301, 0.903497, 0.989799", \
           "0.830205, 0.833381, 0.842343, 0.855669, 0.865794, 0.914932, 1.000780", \
           "0.839371, 0.843608, 0.852933, 0.865679, 0.878183, 0.927371, 1.014901" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.881457, 0.883676, 0.890559, 0.900696, 0.912622, 0.963499, 1.054564", \
           "0.882799, 0.885009, 0.891849, 0.902026, 0.913894, 0.964439, 1.054207", \
           "0.887896, 0.890130, 0.896984, 0.907153, 0.919091, 0.969776, 1.060553", \
           "0.896130, 0.898422, 0.905390, 0.915544, 0.927442, 0.978051, 1.069589", \
           "0.907214, 0.909883, 0.917508, 0.927883, 0.939459, 0.990293, 1.080933", \
           "0.916957, 0.920112, 0.928714, 0.939459, 0.951369, 1.001799, 1.092548", \
           "0.926892, 0.930524, 0.940270, 0.951934, 0.964083, 1.014629, 1.103685" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.893012, 0.895318, 0.902458, 0.912702, 0.924508, 0.973761, 1.060140", \
           "0.894370, 0.896720, 0.904017, 0.914224, 0.925977, 0.975268, 1.061513", \
           "0.899556, 0.901955, 0.909134, 0.919330, 0.931222, 0.980366, 1.066569", \
           "0.907370, 0.910107, 0.917244, 0.927590, 0.939407, 0.988732, 1.074832", \
           "0.918808, 0.921839, 0.930066, 0.940753, 0.952534, 1.001730, 1.088033", \
           "0.928438, 0.931615, 0.940576, 0.953902, 0.964028, 1.013166, 1.099014", \
           "0.937605, 0.941841, 0.951166, 0.963913, 0.976417, 1.025605, 1.113134" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.904672, 0.906890, 0.913774, 0.923910, 0.935837, 0.986714, 1.077778", \
           "0.906014, 0.908223, 0.915064, 0.925240, 0.937108, 0.987654, 1.077421", \
           "0.911111, 0.913344, 0.920199, 0.930367, 0.942305, 0.992991, 1.083768", \
           "0.919345, 0.921637, 0.928604, 0.938758, 0.950656, 1.001265, 1.092803", \
           "0.930429, 0.933097, 0.940722, 0.951098, 0.962674, 1.013508, 1.104147", \
           "0.940172, 0.943327, 0.951928, 0.962674, 0.974583, 1.025014, 1.115763", \
           "0.950107, 0.953739, 0.963485, 0.975148, 0.987297, 1.037843, 1.126900" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.916227, 0.918533, 0.925672, 0.935917, 0.947723, 0.996975, 1.083355", \
           "0.917585, 0.919934, 0.927231, 0.937439, 0.949191, 0.998483, 1.084728", \
           "0.922771, 0.925170, 0.932348, 0.942545, 0.954436, 1.003581, 1.089784", \
           "0.930584, 0.933321, 0.940459, 0.950804, 0.962621, 1.011946, 1.098047", \
           "0.942022, 0.945053, 0.953281, 0.963968, 0.975749, 1.024945, 1.111247", \
           "0.951653, 0.954829, 0.963791, 0.977117, 0.987242, 1.036380, 1.122228", \
           "0.960819, 0.965056, 0.974381, 0.987128, 0.999631, 1.048819, 1.136349" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.965266, 0.967485, 0.974368, 0.984505, 0.996432, 1.047309, 1.138373", \
           "0.966609, 0.968818, 0.975659, 0.985835, 0.997703, 1.048248, 1.138016", \
           "0.971705, 0.973939, 0.980794, 0.990962, 1.002900, 1.053586, 1.144363", \
           "0.979940, 0.982231, 0.989199, 0.999353, 1.011251, 1.061860, 1.153398", \
           "0.991024, 0.993692, 1.001317, 1.011693, 1.023269, 1.074103, 1.164742", \
           "1.000767, 1.003921, 1.012523, 1.023269, 1.035178, 1.085608, 1.176358", \
           "1.010701, 1.014333, 1.024080, 1.035743, 1.047892, 1.098438, 1.187494" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.976822, 0.979127, 0.986267, 0.996512, 1.008318, 1.057570, 1.143950", \
           "0.978180, 0.980529, 0.987826, 0.998033, 1.009786, 1.059077, 1.145322", \
           "0.983365, 0.985765, 0.992943, 1.003139, 1.015031, 1.064175, 1.150379", \
           "0.991179, 0.993916, 1.001054, 1.011399, 1.023216, 1.072541, 1.158641", \
           "1.002617, 1.005648, 1.013876, 1.024563, 1.036344, 1.085539, 1.171842", \
           "1.012248, 1.015424, 1.024385, 1.037711, 1.047837, 1.096975, 1.182823", \
           "1.021414, 1.025650, 1.034976, 1.047722, 1.060226, 1.109414, 1.196943" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012494, 1.014712, 1.021596, 1.031732, 1.043659, 1.094536, 1.185600", \
           "1.013836, 1.016045, 1.022886, 1.033062, 1.044930, 1.095475, 1.185243", \
           "1.018932, 1.021166, 1.028021, 1.038189, 1.050127, 1.100813, 1.191590", \
           "1.027167, 1.029459, 1.036426, 1.046580, 1.058478, 1.109087, 1.200625", \
           "1.038251, 1.040919, 1.048544, 1.058920, 1.070496, 1.121330, 1.211969", \
           "1.047994, 1.051148, 1.059750, 1.070496, 1.082405, 1.132835, 1.223585", \
           "1.057929, 1.061560, 1.071307, 1.082970, 1.095119, 1.145665, 1.234722" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449214, 0.451433, 0.458316, 0.468453, 0.480379, 0.531256, 0.622321", \
           "0.450556, 0.452766, 0.459607, 0.469783, 0.481651, 0.532196, 0.621964", \
           "0.455653, 0.457887, 0.464742, 0.474910, 0.486848, 0.537533, 0.628310", \
           "0.463888, 0.466179, 0.473147, 0.483301, 0.495199, 0.545808, 0.637346", \
           "0.474971, 0.477640, 0.485265, 0.495640, 0.507217, 0.558050, 0.648690", \
           "0.484714, 0.487869, 0.496471, 0.507216, 0.519126, 0.569556, 0.660306", \
           "0.494649, 0.498281, 0.508028, 0.519691, 0.531840, 0.582386, 0.671442" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.024049, 1.026355, 1.033494, 1.043739, 1.055545, 1.104797, 1.191177", \
           "1.025407, 1.027756, 1.035053, 1.045261, 1.057013, 1.106304, 1.192550", \
           "1.030592, 1.032992, 1.040170, 1.050367, 1.062258, 1.111403, 1.197606", \
           "1.038406, 1.041143, 1.048281, 1.058626, 1.070443, 1.119768, 1.205868", \
           "1.049844, 1.052875, 1.061103, 1.071790, 1.083571, 1.132767, 1.219069", \
           "1.059475, 1.062651, 1.071612, 1.084939, 1.095064, 1.144202, 1.230050", \
           "1.068641, 1.072878, 1.082203, 1.094949, 1.107453, 1.156641, 1.244171" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.449285, 0.451591, 0.458731, 0.468976, 0.480782, 0.530034, 0.616414", \
           "0.450644, 0.452993, 0.460290, 0.470497, 0.482250, 0.531541, 0.617786", \
           "0.455829, 0.458228, 0.465407, 0.475603, 0.487495, 0.536639, 0.622842", \
           "0.463643, 0.466380, 0.473518, 0.483863, 0.495680, 0.545005, 0.631105", \
           "0.475081, 0.478112, 0.486340, 0.497026, 0.508807, 0.558003, 0.644306", \
           "0.484712, 0.487888, 0.496849, 0.510175, 0.520301, 0.569439, 0.655287", \
           "0.493878, 0.498114, 0.507440, 0.520186, 0.532690, 0.581878, 0.669407" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.319015, 0.321234, 0.328117, 0.338253, 0.350180, 0.401057, 0.492122", \
           "0.320357, 0.322567, 0.329407, 0.339584, 0.351452, 0.401997, 0.491765", \
           "0.325454, 0.327688, 0.334542, 0.344711, 0.356649, 0.407334, 0.498111", \
           "0.333688, 0.335980, 0.342948, 0.353102, 0.365000, 0.415609, 0.507147", \
           "0.344772, 0.347441, 0.355066, 0.365441, 0.377017, 0.427851, 0.518491", \
           "0.354515, 0.357670, 0.366271, 0.377017, 0.388927, 0.439357, 0.530106", \
           "0.364450, 0.368082, 0.377828, 0.389492, 0.401641, 0.452187, 0.541243" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.210987, 0.213205, 0.220089, 0.230225, 0.242152, 0.293029, 0.384093", \
           "0.212329, 0.214538, 0.221379, 0.231555, 0.243423, 0.293968, 0.383736", \
           "0.217425, 0.219659, 0.226514, 0.236682, 0.248620, 0.299306, 0.390083", \
           "0.225660, 0.227952, 0.234919, 0.245073, 0.256971, 0.307580, 0.399118", \
           "0.236744, 0.239412, 0.247037, 0.257413, 0.268989, 0.319823, 0.410462", \
           "0.246487, 0.249642, 0.258243, 0.268989, 0.280898, 0.331328, 0.422078", \
           "0.256422, 0.260054, 0.269800, 0.281463, 0.293612, 0.344158, 0.433215" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817", \
           "0.019401, 0.021881, 0.031024, 0.048467, 0.070935, 0.167594, 0.336817" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.346626, 0.348932, 0.356072, 0.366316, 0.378122, 0.427375, 0.513754", \
           "0.347984, 0.350334, 0.357631, 0.367838, 0.379591, 0.428882, 0.515127", \
           "0.353170, 0.355569, 0.362748, 0.372944, 0.384836, 0.433980, 0.520183", \
           "0.360984, 0.363721, 0.370859, 0.381204, 0.393021, 0.442346, 0.528446", \
           "0.372422, 0.375453, 0.383680, 0.394367, 0.406148, 0.455344, 0.541647", \
           "0.382052, 0.385229, 0.394190, 0.407516, 0.417642, 0.466780, 0.552628", \
           "0.391219, 0.395455, 0.404780, 0.417527, 0.430031, 0.479219, 0.566748" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.230887, 0.233193, 0.240332, 0.250577, 0.262383, 0.311635, 0.398015", \
           "0.232245, 0.234594, 0.241891, 0.252099, 0.263851, 0.313142, 0.399388", \
           "0.237430, 0.239830, 0.247008, 0.257205, 0.269096, 0.318241, 0.404444", \
           "0.245244, 0.247981, 0.255119, 0.265464, 0.277281, 0.326606, 0.412706", \
           "0.256682, 0.259713, 0.267941, 0.278628, 0.290409, 0.339604, 0.425907", \
           "0.266313, 0.269489, 0.278450, 0.291777, 0.301902, 0.351040, 0.436888", \
           "0.275479, 0.279716, 0.289041, 0.301787, 0.314291, 0.363479, 0.451009" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716", \
           "0.019747, 0.021951, 0.030703, 0.046264, 0.066293, 0.155882, 0.312716" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033978, 0.034018, 0.034156, 0.034374, 0.034631, 0.035718, 0.037615");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009647, 0.009687, 0.009825, 0.010042, 0.010299, 0.011386, 0.013284");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.033978, 0.034018, 0.034156, 0.034374, 0.034631, 0.035718, 0.037615");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.009647, 0.009687, 0.009825, 0.010042, 0.010299, 0.011386, 0.013284");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014299;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.159;
      min_pulse_width_low : 0.135;
      /*min_period : 0.853;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.443317, 0.444658, 0.449762, 0.457914, 0.468728, 0.478234, 0.487902", \
            "0.441975, 0.443317, 0.448421, 0.456573, 0.467387, 0.476892, 0.486561", \
            "0.436887, 0.438228, 0.443332, 0.451484, 0.462299, 0.471804, 0.481472", \
            "0.428728, 0.430069, 0.435173, 0.443325, 0.454139, 0.463645, 0.473313", \
            "0.417909, 0.419250, 0.424354, 0.432507, 0.443321, 0.452826, 0.462494", \
            "0.408418, 0.409760, 0.414864, 0.423016, 0.433830, 0.443335, 0.453004", \
            "0.398731, 0.400072, 0.405176, 0.413328, 0.424142, 0.433647, 0.443316" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.487002, 0.488343, 0.493447, 0.501600, 0.512414, 0.521919, 0.531587", \
            "0.485661, 0.487002, 0.492106, 0.500258, 0.511072, 0.520578, 0.530246", \
            "0.480572, 0.481913, 0.487017, 0.495170, 0.505984, 0.515489, 0.525158", \
            "0.472413, 0.473754, 0.478858, 0.487011, 0.497825, 0.507330, 0.516998", \
            "0.461594, 0.462935, 0.468039, 0.476192, 0.487006, 0.496511, 0.506180", \
            "0.452104, 0.453445, 0.458549, 0.466701, 0.477515, 0.487021, 0.496689", \
            "0.442416, 0.443757, 0.448861, 0.457013, 0.467828, 0.477333, 0.487001" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.528934, 0.530275, 0.535379, 0.543531, 0.554346, 0.563851, 0.573519", \
            "0.527593, 0.528934, 0.534038, 0.542190, 0.553004, 0.562510, 0.572178", \
            "0.522504, 0.523845, 0.528949, 0.537102, 0.547916, 0.557421, 0.567089", \
            "0.514345, 0.515686, 0.520790, 0.528943, 0.539757, 0.549262, 0.558930", \
            "0.503526, 0.504867, 0.509971, 0.518124, 0.528938, 0.538443, 0.548112", \
            "0.494036, 0.495377, 0.500481, 0.508633, 0.519447, 0.528953, 0.538621", \
            "0.484348, 0.485689, 0.490793, 0.498945, 0.509759, 0.519265, 0.528933" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.598912, 0.600253, 0.605357, 0.613510, 0.624324, 0.633829, 0.643498", \
            "0.597571, 0.598912, 0.604016, 0.612168, 0.622983, 0.632488, 0.642156", \
            "0.592482, 0.593823, 0.598927, 0.607080, 0.617894, 0.627399, 0.637068", \
            "0.584323, 0.585664, 0.590768, 0.598921, 0.609735, 0.619240, 0.628909", \
            "0.573504, 0.574846, 0.579950, 0.588102, 0.598916, 0.608421, 0.618090", \
            "0.564014, 0.565355, 0.570459, 0.578611, 0.589426, 0.598931, 0.608599", \
            "0.554326, 0.555667, 0.560771, 0.568924, 0.579738, 0.589243, 0.598911" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.697146, 0.698487, 0.703591, 0.711743, 0.722557, 0.732063, 0.741731", \
            "0.695804, 0.697146, 0.702250, 0.710402, 0.721216, 0.730721, 0.740390", \
            "0.690716, 0.692057, 0.697161, 0.705313, 0.716127, 0.725633, 0.735301", \
            "0.682557, 0.683898, 0.689002, 0.697154, 0.707968, 0.717474, 0.727142", \
            "0.671738, 0.673079, 0.678183, 0.686336, 0.697150, 0.706655, 0.716323", \
            "0.662247, 0.663589, 0.668693, 0.676845, 0.687659, 0.697164, 0.706833", \
            "0.652559, 0.653901, 0.659005, 0.667157, 0.677971, 0.687476, 0.697145" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.720360, 0.721701, 0.726805, 0.734958, 0.745772, 0.755277, 0.764946", \
            "0.719019, 0.720360, 0.725464, 0.733617, 0.744431, 0.753936, 0.763604", \
            "0.713930, 0.715271, 0.720375, 0.728528, 0.739342, 0.748847, 0.758516", \
            "0.705771, 0.707112, 0.712216, 0.720369, 0.731183, 0.740688, 0.750357", \
            "0.694952, 0.696294, 0.701398, 0.709550, 0.720364, 0.729869, 0.739538", \
            "0.685462, 0.686803, 0.691907, 0.700060, 0.710874, 0.720379, 0.730047", \
            "0.675774, 0.677115, 0.682219, 0.690372, 0.701186, 0.710691, 0.720359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.780955, 0.782296, 0.787400, 0.795553, 0.806367, 0.815872, 0.825540", \
            "0.779614, 0.780955, 0.786059, 0.794211, 0.805025, 0.814531, 0.824199", \
            "0.774525, 0.775866, 0.780970, 0.789123, 0.799937, 0.809442, 0.819110", \
            "0.766366, 0.767707, 0.772811, 0.780964, 0.791778, 0.801283, 0.810951", \
            "0.755547, 0.756888, 0.761992, 0.770145, 0.780959, 0.790464, 0.800133", \
            "0.746057, 0.747398, 0.752502, 0.760654, 0.771468, 0.780974, 0.790642", \
            "0.736369, 0.737710, 0.742814, 0.750966, 0.761780, 0.771286, 0.780954" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.828182, 0.829523, 0.834627, 0.842780, 0.853594, 0.863099, 0.872768", \
            "0.826841, 0.828182, 0.833286, 0.841438, 0.852253, 0.861758, 0.871426", \
            "0.821752, 0.823093, 0.828197, 0.836350, 0.847164, 0.856669, 0.866338", \
            "0.813593, 0.814934, 0.820038, 0.828191, 0.839005, 0.848510, 0.858179", \
            "0.802774, 0.804115, 0.809219, 0.817372, 0.828186, 0.837691, 0.847360", \
            "0.793284, 0.794625, 0.799729, 0.807881, 0.818696, 0.828201, 0.837869", \
            "0.783596, 0.784937, 0.790041, 0.798193, 0.809008, 0.818513, 0.828181" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.443317, 0.444658, 0.449762, 0.457914, 0.468728, 0.478234, 0.487902", \
            "0.441975, 0.443317, 0.448421, 0.456573, 0.467387, 0.476892, 0.486561", \
            "0.436887, 0.438228, 0.443332, 0.451484, 0.462299, 0.471804, 0.481472", \
            "0.428728, 0.430069, 0.435173, 0.443325, 0.454139, 0.463645, 0.473313", \
            "0.417909, 0.419250, 0.424354, 0.432507, 0.443321, 0.452826, 0.462494", \
            "0.408418, 0.409760, 0.414864, 0.423016, 0.433830, 0.443335, 0.453004", \
            "0.398731, 0.400072, 0.405176, 0.413328, 0.424142, 0.433647, 0.443316" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.596630, 0.597971, 0.603075, 0.611227, 0.622042, 0.631547, 0.641215", \
            "0.595289, 0.596630, 0.601734, 0.609886, 0.620700, 0.630205, 0.639874", \
            "0.590200, 0.591541, 0.596645, 0.604798, 0.615612, 0.625117, 0.634785", \
            "0.582041, 0.583382, 0.588486, 0.596638, 0.607453, 0.616958, 0.626626", \
            "0.571222, 0.572563, 0.577667, 0.585820, 0.596634, 0.606139, 0.615808", \
            "0.561732, 0.563073, 0.568177, 0.576329, 0.587143, 0.596649, 0.606317", \
            "0.552044, 0.553385, 0.558489, 0.566641, 0.577455, 0.586961, 0.596629" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.657303, 0.658644, 0.663748, 0.671901, 0.682715, 0.692220, 0.701888", \
            "0.655962, 0.657303, 0.662407, 0.670559, 0.681373, 0.690879, 0.700547", \
            "0.650873, 0.652214, 0.657318, 0.665471, 0.676285, 0.685790, 0.695458", \
            "0.642714, 0.644055, 0.649159, 0.657312, 0.668126, 0.677631, 0.687299", \
            "0.631895, 0.633236, 0.638340, 0.646493, 0.657307, 0.666812, 0.676481", \
            "0.622405, 0.623746, 0.628850, 0.637002, 0.647816, 0.657322, 0.666990", \
            "0.612717, 0.614058, 0.619162, 0.627314, 0.638128, 0.647634, 0.657302" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.694334, 0.695675, 0.700779, 0.708932, 0.719746, 0.729251, 0.738920", \
            "0.692993, 0.694334, 0.699438, 0.707591, 0.718405, 0.727910, 0.737578", \
            "0.687904, 0.689245, 0.694349, 0.702502, 0.713316, 0.722821, 0.732490", \
            "0.679745, 0.681086, 0.686190, 0.694343, 0.705157, 0.714662, 0.724331", \
            "0.668926, 0.670268, 0.675372, 0.683524, 0.694338, 0.703843, 0.713512", \
            "0.659436, 0.660777, 0.665881, 0.674034, 0.684848, 0.694353, 0.704021", \
            "0.649748, 0.651089, 0.656193, 0.664346, 0.675160, 0.684665, 0.694333" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.487002, 0.488343, 0.493447, 0.501600, 0.512414, 0.521919, 0.531587", \
            "0.485661, 0.487002, 0.492106, 0.500258, 0.511072, 0.520578, 0.530246", \
            "0.480572, 0.481913, 0.487017, 0.495170, 0.505984, 0.515489, 0.525158", \
            "0.472413, 0.473754, 0.478858, 0.487011, 0.497825, 0.507330, 0.516998", \
            "0.461594, 0.462935, 0.468039, 0.476192, 0.487006, 0.496511, 0.506180", \
            "0.452104, 0.453445, 0.458549, 0.466701, 0.477515, 0.487021, 0.496689", \
            "0.442416, 0.443757, 0.448861, 0.457013, 0.467828, 0.477333, 0.487001" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.640315, 0.641656, 0.646760, 0.654913, 0.665727, 0.675232, 0.684901", \
            "0.638974, 0.640315, 0.645419, 0.653572, 0.664386, 0.673891, 0.683559", \
            "0.633885, 0.635226, 0.640330, 0.648483, 0.659297, 0.668802, 0.678471", \
            "0.625726, 0.627067, 0.632171, 0.640324, 0.651138, 0.660643, 0.670312", \
            "0.614907, 0.616249, 0.621353, 0.629505, 0.640319, 0.649824, 0.659493", \
            "0.605417, 0.606758, 0.611862, 0.620015, 0.630829, 0.640334, 0.650002", \
            "0.595729, 0.597070, 0.602174, 0.610327, 0.621141, 0.630646, 0.640314" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.700988, 0.702329, 0.707433, 0.715586, 0.726400, 0.735905, 0.745574", \
            "0.699647, 0.700988, 0.706092, 0.714245, 0.725059, 0.734564, 0.744232", \
            "0.694558, 0.695900, 0.701004, 0.709156, 0.719970, 0.729475, 0.739144", \
            "0.686399, 0.687740, 0.692844, 0.700997, 0.711811, 0.721316, 0.730985", \
            "0.675581, 0.676922, 0.682026, 0.690178, 0.700992, 0.710497, 0.720166", \
            "0.666090, 0.667431, 0.672535, 0.680688, 0.691502, 0.701007, 0.710675", \
            "0.656402, 0.657743, 0.662847, 0.671000, 0.681814, 0.691319, 0.700988" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.738019, 0.739361, 0.744465, 0.752617, 0.763431, 0.772936, 0.782605", \
            "0.736678, 0.738019, 0.743123, 0.751276, 0.762090, 0.771595, 0.781264", \
            "0.731590, 0.732931, 0.738035, 0.746187, 0.757001, 0.766506, 0.776175", \
            "0.723430, 0.724772, 0.729876, 0.738028, 0.748842, 0.758347, 0.768016", \
            "0.712612, 0.713953, 0.719057, 0.727209, 0.738023, 0.747529, 0.757197", \
            "0.703121, 0.704462, 0.709566, 0.717719, 0.728533, 0.738038, 0.747707", \
            "0.693433, 0.694774, 0.699878, 0.708031, 0.718845, 0.728350, 0.738019" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.528934, 0.530275, 0.535379, 0.543531, 0.554346, 0.563851, 0.573519", \
            "0.527593, 0.528934, 0.534038, 0.542190, 0.553004, 0.562510, 0.572178", \
            "0.522504, 0.523845, 0.528949, 0.537102, 0.547916, 0.557421, 0.567089", \
            "0.514345, 0.515686, 0.520790, 0.528943, 0.539757, 0.549262, 0.558930", \
            "0.503526, 0.504867, 0.509971, 0.518124, 0.528938, 0.538443, 0.548112", \
            "0.494036, 0.495377, 0.500481, 0.508633, 0.519447, 0.528953, 0.538621", \
            "0.484348, 0.485689, 0.490793, 0.498945, 0.509759, 0.519265, 0.528933" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.682247, 0.683588, 0.688692, 0.696845, 0.707659, 0.717164, 0.726832", \
            "0.680906, 0.682247, 0.687351, 0.695503, 0.706318, 0.715823, 0.725491", \
            "0.675817, 0.677158, 0.682262, 0.690415, 0.701229, 0.710734, 0.720403", \
            "0.667658, 0.668999, 0.674103, 0.682256, 0.693070, 0.702575, 0.712244", \
            "0.656839, 0.658180, 0.663284, 0.671437, 0.682251, 0.691756, 0.701425", \
            "0.647349, 0.648690, 0.653794, 0.661946, 0.672761, 0.682266, 0.691934", \
            "0.637661, 0.639002, 0.644106, 0.652258, 0.663073, 0.672578, 0.682246" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.742920, 0.744261, 0.749365, 0.757518, 0.768332, 0.777837, 0.787506", \
            "0.741579, 0.742920, 0.748024, 0.756176, 0.766991, 0.776496, 0.786164", \
            "0.736490, 0.737831, 0.742935, 0.751088, 0.761902, 0.771407, 0.781076", \
            "0.728331, 0.729672, 0.734776, 0.742929, 0.753743, 0.763248, 0.772917", \
            "0.717512, 0.718854, 0.723958, 0.732110, 0.742924, 0.752429, 0.762098", \
            "0.708022, 0.709363, 0.714467, 0.722619, 0.733434, 0.742939, 0.752607", \
            "0.698334, 0.699675, 0.704779, 0.712932, 0.723746, 0.733251, 0.742919" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.779951, 0.781293, 0.786397, 0.794549, 0.805363, 0.814868, 0.824537", \
            "0.778610, 0.779951, 0.785055, 0.793208, 0.804022, 0.813527, 0.823196", \
            "0.773521, 0.774863, 0.779967, 0.788119, 0.798933, 0.808438, 0.818107", \
            "0.765362, 0.766704, 0.771808, 0.779960, 0.790774, 0.800279, 0.809948", \
            "0.754544, 0.755885, 0.760989, 0.769141, 0.779955, 0.789460, 0.799129", \
            "0.745053, 0.746394, 0.751498, 0.759651, 0.770465, 0.779970, 0.789639", \
            "0.735365, 0.736706, 0.741810, 0.749963, 0.760777, 0.770282, 0.779951" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.598912, 0.600253, 0.605357, 0.613510, 0.624324, 0.633829, 0.643498", \
            "0.597571, 0.598912, 0.604016, 0.612168, 0.622983, 0.632488, 0.642156", \
            "0.592482, 0.593823, 0.598927, 0.607080, 0.617894, 0.627399, 0.637068", \
            "0.584323, 0.585664, 0.590768, 0.598921, 0.609735, 0.619240, 0.628909", \
            "0.573504, 0.574846, 0.579950, 0.588102, 0.598916, 0.608421, 0.618090", \
            "0.564014, 0.565355, 0.570459, 0.578611, 0.589426, 0.598931, 0.608599", \
            "0.554326, 0.555667, 0.560771, 0.568924, 0.579738, 0.589243, 0.598911" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.752225, 0.753566, 0.758670, 0.766823, 0.777637, 0.787142, 0.796811", \
            "0.750884, 0.752225, 0.757329, 0.765482, 0.776296, 0.785801, 0.795469", \
            "0.745795, 0.747137, 0.752241, 0.760393, 0.771207, 0.780712, 0.790381", \
            "0.737636, 0.738977, 0.744081, 0.752234, 0.763048, 0.772553, 0.782222", \
            "0.726818, 0.728159, 0.733263, 0.741415, 0.752229, 0.761734, 0.771403", \
            "0.717327, 0.718668, 0.723772, 0.731925, 0.742739, 0.752244, 0.761912", \
            "0.707639, 0.708980, 0.714084, 0.722237, 0.733051, 0.742556, 0.752225" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.812898, 0.814240, 0.819344, 0.827496, 0.838310, 0.847815, 0.857484", \
            "0.811557, 0.812898, 0.818002, 0.826155, 0.836969, 0.846474, 0.856143", \
            "0.806468, 0.807810, 0.812914, 0.821066, 0.831880, 0.841385, 0.851054", \
            "0.798309, 0.799651, 0.804755, 0.812907, 0.823721, 0.833226, 0.842895", \
            "0.787491, 0.788832, 0.793936, 0.802088, 0.812902, 0.822407, 0.832076", \
            "0.778000, 0.779341, 0.784445, 0.792598, 0.803412, 0.812917, 0.822586", \
            "0.768312, 0.769653, 0.774757, 0.782910, 0.793724, 0.803229, 0.812898" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.849930, 0.851271, 0.856375, 0.864527, 0.875341, 0.884846, 0.894515", \
            "0.848588, 0.849929, 0.855034, 0.863186, 0.874000, 0.883505, 0.893174", \
            "0.843500, 0.844841, 0.849945, 0.858097, 0.868911, 0.878417, 0.888085", \
            "0.835341, 0.836682, 0.841786, 0.849938, 0.860752, 0.870257, 0.879926", \
            "0.824522, 0.825863, 0.830967, 0.839119, 0.849934, 0.859439, 0.869107", \
            "0.815031, 0.816372, 0.821477, 0.829629, 0.840443, 0.849948, 0.859617", \
            "0.805343, 0.806685, 0.811789, 0.819941, 0.830755, 0.840260, 0.849929" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.697146, 0.698487, 0.703591, 0.711743, 0.722557, 0.732063, 0.741731", \
            "0.695804, 0.697146, 0.702250, 0.710402, 0.721216, 0.730721, 0.740390", \
            "0.690716, 0.692057, 0.697161, 0.705313, 0.716127, 0.725633, 0.735301", \
            "0.682557, 0.683898, 0.689002, 0.697154, 0.707968, 0.717474, 0.727142", \
            "0.671738, 0.673079, 0.678183, 0.686336, 0.697150, 0.706655, 0.716323", \
            "0.662247, 0.663589, 0.668693, 0.676845, 0.687659, 0.697164, 0.706833", \
            "0.652559, 0.653901, 0.659005, 0.667157, 0.677971, 0.687476, 0.697145" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.850459, 0.851800, 0.856904, 0.865056, 0.875871, 0.885376, 0.895044", \
            "0.849118, 0.850459, 0.855563, 0.863715, 0.874529, 0.884034, 0.893703", \
            "0.844029, 0.845370, 0.850474, 0.858626, 0.869441, 0.878946, 0.888614", \
            "0.835870, 0.837211, 0.842315, 0.850467, 0.861282, 0.870787, 0.880455", \
            "0.825051, 0.826392, 0.831496, 0.839649, 0.850463, 0.859968, 0.869636", \
            "0.815561, 0.816902, 0.822006, 0.830158, 0.840972, 0.850477, 0.860146", \
            "0.805873, 0.807214, 0.812318, 0.820470, 0.831284, 0.840789, 0.850458" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.911132, 0.912473, 0.917577, 0.925730, 0.936544, 0.946049, 0.955717", \
            "0.909791, 0.911132, 0.916236, 0.924388, 0.935202, 0.944708, 0.954376", \
            "0.904702, 0.906043, 0.911147, 0.919300, 0.930114, 0.939619, 0.949287", \
            "0.896543, 0.897884, 0.902988, 0.911141, 0.921955, 0.931460, 0.941128", \
            "0.885724, 0.887065, 0.892169, 0.900322, 0.911136, 0.920641, 0.930310", \
            "0.876234, 0.877575, 0.882679, 0.890831, 0.901645, 0.911151, 0.920819", \
            "0.866546, 0.867887, 0.872991, 0.881143, 0.891957, 0.901463, 0.911131" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.948163, 0.949504, 0.954608, 0.962761, 0.973575, 0.983080, 0.992749", \
            "0.946822, 0.948163, 0.953267, 0.961419, 0.972234, 0.981739, 0.991407", \
            "0.941733, 0.943074, 0.948178, 0.956331, 0.967145, 0.976650, 0.986319", \
            "0.933574, 0.934915, 0.940019, 0.948172, 0.958986, 0.968491, 0.978160", \
            "0.922755, 0.924097, 0.929201, 0.937353, 0.948167, 0.957672, 0.967341", \
            "0.913265, 0.914606, 0.919710, 0.927862, 0.938677, 0.948182, 0.957850", \
            "0.903577, 0.904918, 0.910022, 0.918174, 0.928989, 0.938494, 0.948162" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.720360, 0.721701, 0.726805, 0.734958, 0.745772, 0.755277, 0.764946", \
            "0.719019, 0.720360, 0.725464, 0.733617, 0.744431, 0.753936, 0.763604", \
            "0.713930, 0.715271, 0.720375, 0.728528, 0.739342, 0.748847, 0.758516", \
            "0.705771, 0.707112, 0.712216, 0.720369, 0.731183, 0.740688, 0.750357", \
            "0.694952, 0.696294, 0.701398, 0.709550, 0.720364, 0.729869, 0.739538", \
            "0.685462, 0.686803, 0.691907, 0.700060, 0.710874, 0.720379, 0.730047", \
            "0.675774, 0.677115, 0.682219, 0.690372, 0.701186, 0.710691, 0.720359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.873673, 0.875015, 0.880119, 0.888271, 0.899085, 0.908590, 0.918259", \
            "0.872332, 0.873673, 0.878777, 0.886930, 0.897744, 0.907249, 0.916918", \
            "0.867243, 0.868585, 0.873689, 0.881841, 0.892655, 0.902160, 0.911829", \
            "0.859084, 0.860426, 0.865530, 0.873682, 0.884496, 0.894001, 0.903670", \
            "0.848266, 0.849607, 0.854711, 0.862863, 0.873677, 0.883182, 0.892851", \
            "0.838775, 0.840116, 0.845220, 0.853373, 0.864187, 0.873692, 0.883361", \
            "0.829087, 0.830428, 0.835532, 0.843685, 0.854499, 0.864004, 0.873673" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.934346, 0.935688, 0.940792, 0.948944, 0.959758, 0.969263, 0.978932", \
            "0.933005, 0.934346, 0.939450, 0.947603, 0.958417, 0.967922, 0.977591", \
            "0.927917, 0.929258, 0.934362, 0.942514, 0.953328, 0.962833, 0.972502", \
            "0.919757, 0.921099, 0.926203, 0.934355, 0.945169, 0.954674, 0.964343", \
            "0.908939, 0.910280, 0.915384, 0.923536, 0.934350, 0.943856, 0.953524", \
            "0.899448, 0.900789, 0.905893, 0.914046, 0.924860, 0.934365, 0.944034", \
            "0.889760, 0.891101, 0.896205, 0.904358, 0.915172, 0.924677, 0.934346" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.971378, 0.972719, 0.977823, 0.985975, 0.996789, 1.006295, 1.015963", \
            "0.970036, 0.971378, 0.976482, 0.984634, 0.995448, 1.004953, 1.014622", \
            "0.964948, 0.966289, 0.971393, 0.979545, 0.990359, 0.999865, 1.009533", \
            "0.956789, 0.958130, 0.963234, 0.971386, 0.982200, 0.991706, 1.001374", \
            "0.945970, 0.947311, 0.952415, 0.960567, 0.971382, 0.980887, 0.990555", \
            "0.936479, 0.937821, 0.942925, 0.951077, 0.961891, 0.971396, 0.981065", \
            "0.926791, 0.928133, 0.933237, 0.941389, 0.952203, 0.961708, 0.971377" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.780955, 0.782296, 0.787400, 0.795553, 0.806367, 0.815872, 0.825540", \
            "0.779614, 0.780955, 0.786059, 0.794211, 0.805025, 0.814531, 0.824199", \
            "0.774525, 0.775866, 0.780970, 0.789123, 0.799937, 0.809442, 0.819110", \
            "0.766366, 0.767707, 0.772811, 0.780964, 0.791778, 0.801283, 0.810951", \
            "0.755547, 0.756888, 0.761992, 0.770145, 0.780959, 0.790464, 0.800133", \
            "0.746057, 0.747398, 0.752502, 0.760654, 0.771468, 0.780974, 0.790642", \
            "0.736369, 0.737710, 0.742814, 0.750966, 0.761780, 0.771286, 0.780954" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.934268, 0.935609, 0.940713, 0.948866, 0.959680, 0.969185, 0.978854", \
            "0.932927, 0.934268, 0.939372, 0.947524, 0.958339, 0.967844, 0.977512", \
            "0.927838, 0.929179, 0.934283, 0.942436, 0.953250, 0.962755, 0.972424", \
            "0.919679, 0.921020, 0.926124, 0.934277, 0.945091, 0.954596, 0.964265", \
            "0.908860, 0.910202, 0.915306, 0.923458, 0.934272, 0.943777, 0.953446", \
            "0.899370, 0.900711, 0.905815, 0.913967, 0.924782, 0.934287, 0.943955", \
            "0.889682, 0.891023, 0.896127, 0.904279, 0.915094, 0.924599, 0.934267" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.994941, 0.996282, 1.001386, 1.009539, 1.020353, 1.029858, 1.039527", \
            "0.993600, 0.994941, 1.000045, 1.008198, 1.019012, 1.028517, 1.038185", \
            "0.988511, 0.989852, 0.994956, 1.003109, 1.013923, 1.023428, 1.033097", \
            "0.980352, 0.981693, 0.986797, 0.994950, 1.005764, 1.015269, 1.024938", \
            "0.969533, 0.970875, 0.975979, 0.984131, 0.994945, 1.004450, 1.014119", \
            "0.960043, 0.961384, 0.966488, 0.974641, 0.985455, 0.994960, 1.004628", \
            "0.950355, 0.951696, 0.956800, 0.964953, 0.975767, 0.985272, 0.994940" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.031972, 1.033314, 1.038418, 1.046570, 1.057384, 1.066889, 1.076558", \
            "1.030631, 1.031972, 1.037076, 1.045229, 1.056043, 1.065548, 1.075217", \
            "1.025542, 1.026884, 1.031988, 1.040140, 1.050954, 1.060459, 1.070128", \
            "1.017383, 1.018725, 1.023829, 1.031981, 1.042795, 1.052300, 1.061969", \
            "1.006565, 1.007906, 1.013010, 1.021162, 1.031976, 1.041482, 1.051150", \
            "0.997074, 0.998415, 1.003519, 1.011672, 1.022486, 1.031991, 1.041660", \
            "0.987386, 0.988727, 0.993831, 1.001984, 1.012798, 1.022303, 1.031972" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.828182, 0.829523, 0.834627, 0.842780, 0.853594, 0.863099, 0.872768", \
            "0.826841, 0.828182, 0.833286, 0.841438, 0.852253, 0.861758, 0.871426", \
            "0.821752, 0.823093, 0.828197, 0.836350, 0.847164, 0.856669, 0.866338", \
            "0.813593, 0.814934, 0.820038, 0.828191, 0.839005, 0.848510, 0.858179", \
            "0.802774, 0.804115, 0.809219, 0.817372, 0.828186, 0.837691, 0.847360", \
            "0.793284, 0.794625, 0.799729, 0.807881, 0.818696, 0.828201, 0.837869", \
            "0.783596, 0.784937, 0.790041, 0.798193, 0.809008, 0.818513, 0.828181" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.981495, 0.982836, 0.987940, 0.996093, 1.006907, 1.016412, 1.026081", \
            "0.980154, 0.981495, 0.986599, 0.994752, 1.005566, 1.015071, 1.024739", \
            "0.975065, 0.976406, 0.981510, 0.989663, 1.000477, 1.009982, 1.019651", \
            "0.966906, 0.968247, 0.973351, 0.981504, 0.992318, 1.001823, 1.011492", \
            "0.956087, 0.957429, 0.962533, 0.970685, 0.981499, 0.991004, 1.000673", \
            "0.946597, 0.947938, 0.953042, 0.961195, 0.972009, 0.981514, 0.991182", \
            "0.936909, 0.938250, 0.943354, 0.951507, 0.962321, 0.971826, 0.981494" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.042168, 1.043509, 1.048614, 1.056766, 1.067580, 1.077085, 1.086754", \
            "1.040827, 1.042168, 1.047272, 1.055425, 1.066239, 1.075744, 1.085412", \
            "1.035738, 1.037080, 1.042184, 1.050336, 1.061150, 1.070655, 1.080324", \
            "1.027579, 1.028920, 1.034025, 1.042177, 1.052991, 1.062496, 1.072165", \
            "1.016761, 1.018102, 1.023206, 1.031358, 1.042172, 1.051677, 1.061346", \
            "1.007270, 1.008611, 1.013715, 1.021868, 1.032682, 1.042187, 1.051855", \
            "0.997582, 0.998923, 1.004027, 1.012180, 1.022994, 1.032499, 1.042168" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.079199, 1.080541, 1.085645, 1.093797, 1.104611, 1.114116, 1.123785", \
            "1.077858, 1.079199, 1.084303, 1.092456, 1.103270, 1.112775, 1.122444", \
            "1.072770, 1.074111, 1.079215, 1.087367, 1.098181, 1.107686, 1.117355", \
            "1.064611, 1.065952, 1.071056, 1.079208, 1.090022, 1.099527, 1.109196", \
            "1.053792, 1.055133, 1.060237, 1.068389, 1.079203, 1.088709, 1.098377", \
            "1.044301, 1.045642, 1.050746, 1.058899, 1.069713, 1.079218, 1.088887", \
            "1.034613, 1.035954, 1.041058, 1.049211, 1.060025, 1.069530, 1.079199" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.853;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.897;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.938;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.006;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.008;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.050;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.067;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.092;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.107;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.110;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.130;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.148;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.152;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.162;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.189;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.190;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.222;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.238;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.259;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.260;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.283;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.321;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.344;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.344;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.358;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.381;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.391;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.404;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.441;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.452;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.489;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.019973, 14.019973, 14.019973, 14.019973, 14.019973, 14.019973, 14.019973");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.157063, 14.157063, 14.157063, 14.157063, 14.157063, 14.157063, 14.157063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.294153, 14.294153, 14.294153, 14.294153, 14.294153, 14.294153, 14.294153");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.431242, 14.431242, 14.431242, 14.431242, 14.431242, 14.431242, 14.431242");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.568332, 14.568332, 14.568332, 14.568332, 14.568332, 14.568332, 14.568332");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.705421, 14.705421, 14.705421, 14.705421, 14.705421, 14.705421, 14.705421");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.842511, 14.842511, 14.842511, 14.842511, 14.842511, 14.842511, 14.842511");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.979601, 14.979601, 14.979601, 14.979601, 14.979601, 14.979601, 14.979601");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.022293, 0.022293, 0.022293, 0.022293, 0.022293, 0.022293, 0.022293");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.630948, 2.630948, 2.630948, 2.630948, 2.630948, 2.630948, 2.630948");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003699;
      max_transition : 0.306000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.156789, 0.156876, 0.162317, 0.176173, 0.200767, 0.223470, 0.250752", \
            "0.155668, 0.155755, 0.161196, 0.175053, 0.199646, 0.222349, 0.249631", \
            "0.154842, 0.154929, 0.160370, 0.174226, 0.198820, 0.221523, 0.248805", \
            "0.154881, 0.154968, 0.160409, 0.174266, 0.198859, 0.221562, 0.248844", \
            "0.157765, 0.157852, 0.163293, 0.177150, 0.201743, 0.224446, 0.251728", \
            "0.160912, 0.160999, 0.166440, 0.180297, 0.204890, 0.227594, 0.254875", \
            "0.167249, 0.167336, 0.172777, 0.186633, 0.211227, 0.233930, 0.261212" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.122580, 0.122605, 0.121623, 0.116643, 0.106629, 0.096885, 0.084402", \
            "0.123910, 0.123935, 0.122954, 0.117974, 0.107960, 0.098216, 0.085732", \
            "0.128983, 0.129008, 0.128026, 0.123046, 0.113032, 0.103288, 0.090805", \
            "0.137106, 0.137131, 0.136149, 0.131170, 0.121155, 0.111411, 0.098928", \
            "0.148758, 0.148783, 0.147802, 0.142822, 0.132807, 0.123063, 0.110580", \
            "0.159037, 0.159062, 0.158081, 0.153101, 0.143086, 0.133342, 0.120859", \
            "0.169045, 0.169070, 0.168088, 0.163108, 0.153094, 0.143350, 0.130867" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.118812, 0.118678, 0.118017, 0.114109, 0.105855, 0.098348, 0.089107", \
            "0.120143, 0.120009, 0.119348, 0.115440, 0.107185, 0.099679, 0.090437", \
            "0.125215, 0.125081, 0.124420, 0.120512, 0.112258, 0.104751, 0.095510", \
            "0.133338, 0.133204, 0.132543, 0.128635, 0.120381, 0.112874, 0.103633", \
            "0.144990, 0.144856, 0.144195, 0.140288, 0.132033, 0.124526, 0.115285", \
            "0.155269, 0.155135, 0.154474, 0.150567, 0.142312, 0.134805, 0.125564", \
            "0.165277, 0.165143, 0.164482, 0.160574, 0.152320, 0.144813, 0.135572" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.347580, 0.347493, 0.342052, 0.328196, 0.303602, 0.280899, 0.253617", \
            "0.348701, 0.348614, 0.343173, 0.329316, 0.304723, 0.282020, 0.254738", \
            "0.349527, 0.349440, 0.343999, 0.330143, 0.305549, 0.282846, 0.255564", \
            "0.349488, 0.349401, 0.343960, 0.330103, 0.305510, 0.282807, 0.255525", \
            "0.346604, 0.346517, 0.341076, 0.327219, 0.302626, 0.279923, 0.252641", \
            "0.343457, 0.343370, 0.337929, 0.324072, 0.299479, 0.276775, 0.249494", \
            "0.337120, 0.337033, 0.331592, 0.317736, 0.293142, 0.270439, 0.243158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003458;
      max_transition : 0.306000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110656, 0.111834, 0.116352, 0.123635, 0.134771, 0.144757, 0.155756", \
           "0.109303, 0.110481, 0.115000, 0.122282, 0.133418, 0.143404, 0.154403", \
           "0.104191, 0.105369, 0.109888, 0.117170, 0.128306, 0.138292, 0.149291", \
           "0.096037, 0.097215, 0.101734, 0.109016, 0.120152, 0.130138, 0.141137", \
           "0.084435, 0.085613, 0.090132, 0.097414, 0.108550, 0.118536, 0.129535", \
           "0.074115, 0.075293, 0.079811, 0.087094, 0.098230, 0.108216, 0.119214", \
           "0.063301, 0.064480, 0.068998, 0.076281, 0.087417, 0.097403, 0.108401" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109060, 0.110048, 0.114494, 0.123034, 0.136533, 0.148889, 0.162551", \
           "0.107708, 0.108695, 0.113142, 0.121681, 0.135180, 0.147536, 0.161199", \
           "0.102596, 0.103583, 0.108030, 0.116569, 0.130068, 0.142424, 0.156087", \
           "0.094442, 0.095430, 0.099876, 0.108416, 0.121915, 0.134270, 0.147933", \
           "0.082840, 0.083828, 0.088274, 0.096814, 0.110312, 0.122668, 0.136331", \
           "0.072519, 0.073507, 0.077953, 0.086493, 0.099992, 0.112348, 0.126010", \
           "0.061706, 0.062694, 0.067140, 0.075680, 0.089179, 0.101535, 0.115197" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125446, 0.124310, 0.120230, 0.117027, 0.115410, 0.114875, 0.117378", \
           "0.126799, 0.125663, 0.121583, 0.118380, 0.116763, 0.116228, 0.118732", \
           "0.131911, 0.130775, 0.126695, 0.123492, 0.121875, 0.121339, 0.123843", \
           "0.140063, 0.138927, 0.134847, 0.131644, 0.130027, 0.129492, 0.131995", \
           "0.151650, 0.150513, 0.146433, 0.143230, 0.141613, 0.141078, 0.143582", \
           "0.161979, 0.160842, 0.156762, 0.153559, 0.151942, 0.151407, 0.153911", \
           "0.172807, 0.171671, 0.167590, 0.164387, 0.162770, 0.162235, 0.164739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125539, 0.124539, 0.120187, 0.115995, 0.112505, 0.109787, 0.108966", \
           "0.126892, 0.125892, 0.121540, 0.117348, 0.113858, 0.111140, 0.110319", \
           "0.132004, 0.131004, 0.126652, 0.122460, 0.118970, 0.116252, 0.115431", \
           "0.140156, 0.139156, 0.134804, 0.130612, 0.127122, 0.124404, 0.123583", \
           "0.151742, 0.150742, 0.146391, 0.142198, 0.138708, 0.135991, 0.135169", \
           "0.162072, 0.161071, 0.156720, 0.152527, 0.149038, 0.146320, 0.145498", \
           "0.172900, 0.171899, 0.167548, 0.163356, 0.159866, 0.157148, 0.156326" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003821;
      max_transition : 0.306000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156187, 0.157396, 0.162083, 0.169764, 0.182212, 0.195021, 0.209335", \
           "0.154846, 0.156054, 0.160741, 0.168422, 0.180871, 0.193680, 0.207994", \
           "0.149741, 0.150950, 0.155637, 0.163317, 0.175766, 0.188575, 0.202889", \
           "0.141589, 0.142797, 0.147484, 0.155165, 0.167613, 0.180423, 0.194736", \
           "0.130775, 0.131983, 0.136670, 0.144351, 0.156799, 0.169609, 0.183922", \
           "0.121269, 0.122478, 0.127165, 0.134846, 0.147294, 0.160103, 0.174417", \
           "0.111601, 0.112810, 0.117497, 0.125177, 0.137626, 0.150435, 0.164749" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.155797, 0.156885, 0.161221, 0.169499, 0.183711, 0.198105, 0.214271", \
           "0.154455, 0.155544, 0.159880, 0.168157, 0.182370, 0.196764, 0.212929", \
           "0.149350, 0.150439, 0.154775, 0.163052, 0.177265, 0.191659, 0.207824", \
           "0.141198, 0.142286, 0.146622, 0.154900, 0.169112, 0.183506, 0.199672", \
           "0.130384, 0.131472, 0.135808, 0.144086, 0.158298, 0.172692, 0.188858", \
           "0.120879, 0.121967, 0.126303, 0.134581, 0.148793, 0.163187, 0.179353", \
           "0.111210, 0.112299, 0.116635, 0.124912, 0.139125, 0.153519, 0.169684" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.126431, 0.125293, 0.120522, 0.116134, 0.112899, 0.110897, 0.111262", \
           "0.127788, 0.126650, 0.121879, 0.117491, 0.114256, 0.112254, 0.112619", \
           "0.132901, 0.131763, 0.126992, 0.122604, 0.119369, 0.117367, 0.117732", \
           "0.141050, 0.139911, 0.135141, 0.130752, 0.127517, 0.125515, 0.125881", \
           "0.152646, 0.151508, 0.146737, 0.142349, 0.139114, 0.137112, 0.137477", \
           "0.162956, 0.161817, 0.157047, 0.152658, 0.149423, 0.147421, 0.147787", \
           "0.173794, 0.172655, 0.167885, 0.163497, 0.160262, 0.158260, 0.158625" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122378, 0.121436, 0.116588, 0.111437, 0.107160, 0.104373, 0.102903", \
           "0.123734, 0.122793, 0.117945, 0.112794, 0.108517, 0.105730, 0.104260", \
           "0.128847, 0.127906, 0.123058, 0.117907, 0.113630, 0.110843, 0.109373", \
           "0.136996, 0.136055, 0.131206, 0.126056, 0.121779, 0.118992, 0.117522", \
           "0.148593, 0.147651, 0.142803, 0.137652, 0.133375, 0.130588, 0.129118", \
           "0.158902, 0.157961, 0.153112, 0.147962, 0.143685, 0.140898, 0.139428", \
           "0.169740, 0.168799, 0.163951, 0.158800, 0.154523, 0.151736, 0.150266" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156187, 0.157396, 0.162083, 0.169764, 0.182212, 0.195021, 0.209335", \
           "0.154846, 0.156054, 0.160741, 0.168422, 0.180871, 0.193680, 0.207994", \
           "0.149741, 0.150950, 0.155637, 0.163317, 0.175766, 0.188575, 0.202889", \
           "0.141589, 0.142797, 0.147484, 0.155165, 0.167613, 0.180423, 0.194736", \
           "0.130775, 0.131983, 0.136670, 0.144351, 0.156799, 0.169609, 0.183922", \
           "0.121269, 0.122478, 0.127165, 0.134846, 0.147294, 0.160103, 0.174417", \
           "0.111601, 0.112810, 0.117497, 0.125177, 0.137626, 0.150435, 0.164749" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.155797, 0.156885, 0.161221, 0.169499, 0.183711, 0.198105, 0.214271", \
           "0.154455, 0.155544, 0.159880, 0.168157, 0.182370, 0.196764, 0.212929", \
           "0.149350, 0.150439, 0.154775, 0.163052, 0.177265, 0.191659, 0.207824", \
           "0.141198, 0.142286, 0.146622, 0.154900, 0.169112, 0.183506, 0.199672", \
           "0.130384, 0.131472, 0.135808, 0.144086, 0.158298, 0.172692, 0.188858", \
           "0.120879, 0.121967, 0.126303, 0.134581, 0.148793, 0.163187, 0.179353", \
           "0.111210, 0.112299, 0.116635, 0.124912, 0.139125, 0.153519, 0.169684" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.126431, 0.125293, 0.120522, 0.116134, 0.112899, 0.110897, 0.111262", \
           "0.127788, 0.126650, 0.121879, 0.117491, 0.114256, 0.112254, 0.112619", \
           "0.132901, 0.131763, 0.126992, 0.122604, 0.119369, 0.117367, 0.117732", \
           "0.141050, 0.139911, 0.135141, 0.130752, 0.127517, 0.125515, 0.125881", \
           "0.152646, 0.151508, 0.146737, 0.142349, 0.139114, 0.137112, 0.137477", \
           "0.162956, 0.161817, 0.157047, 0.152658, 0.149423, 0.147421, 0.147787", \
           "0.173794, 0.172655, 0.167885, 0.163497, 0.160262, 0.158260, 0.158625" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122378, 0.121436, 0.116588, 0.111437, 0.107160, 0.104373, 0.102903", \
           "0.123734, 0.122793, 0.117945, 0.112794, 0.108517, 0.105730, 0.104260", \
           "0.128847, 0.127906, 0.123058, 0.117907, 0.113630, 0.110843, 0.109373", \
           "0.136996, 0.136055, 0.131206, 0.126056, 0.121779, 0.118992, 0.117522", \
           "0.148593, 0.147651, 0.142803, 0.137652, 0.133375, 0.130588, 0.129118", \
           "0.158902, 0.157961, 0.153112, 0.147962, 0.143685, 0.140898, 0.139428", \
           "0.169740, 0.168799, 0.163951, 0.158800, 0.154523, 0.151736, 0.150266" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004169;
      max_transition : 0.306000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014153, 0.015579, 0.019590, 0.026371, 0.038163, 0.050634, 0.065083", \
           "0.013000, 0.014426, 0.018437, 0.025217, 0.037009, 0.049481, 0.063930", \
           "0.008610, 0.010036, 0.014046, 0.020827, 0.032619, 0.045091, 0.059540", \
           "0.001598, 0.003025, 0.007035, 0.013816, 0.025608, 0.038080, 0.052529", \
           "0.000000, 0.000000, 0.000000, 0.004516, 0.016308, 0.028779, 0.043228", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008134, 0.020605, 0.035054", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012290, 0.026739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.016457, 0.018116, 0.022779, 0.030664, 0.044376, 0.058877, 0.075678", \
           "0.015116, 0.016774, 0.021438, 0.029323, 0.043034, 0.057536, 0.074337", \
           "0.010011, 0.011669, 0.016333, 0.024218, 0.037929, 0.052431, 0.069232", \
           "0.001859, 0.003517, 0.008181, 0.016065, 0.029777, 0.044279, 0.061080", \
           "0.000000, 0.000000, 0.000000, 0.005251, 0.018963, 0.033464, 0.050266", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009458, 0.023959, 0.040760", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014291, 0.031092" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156588, 0.155102, 0.149862, 0.144297, 0.139100, 0.135746, 0.134200", \
           "0.157952, 0.156465, 0.151226, 0.145660, 0.140464, 0.137109, 0.135564", \
           "0.163053, 0.161567, 0.156327, 0.150762, 0.145565, 0.142211, 0.140665", \
           "0.171325, 0.169838, 0.164599, 0.159034, 0.153837, 0.150482, 0.148937", \
           "0.182814, 0.181328, 0.176088, 0.170523, 0.165326, 0.161972, 0.160426", \
           "0.193118, 0.191632, 0.186392, 0.180827, 0.175630, 0.172276, 0.170730", \
           "0.203990, 0.202504, 0.197264, 0.191699, 0.186502, 0.183148, 0.181602" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.148515, 0.146867, 0.142139, 0.135148, 0.127057, 0.120320, 0.113881", \
           "0.149879, 0.148230, 0.143503, 0.136511, 0.128421, 0.121684, 0.115244", \
           "0.154980, 0.153332, 0.148604, 0.141613, 0.133522, 0.126785, 0.120346", \
           "0.163252, 0.161604, 0.156876, 0.149885, 0.141794, 0.135057, 0.128617", \
           "0.174742, 0.173093, 0.168365, 0.161374, 0.153283, 0.146546, 0.140107", \
           "0.185045, 0.183397, 0.178669, 0.171678, 0.163587, 0.156850, 0.150411", \
           "0.195917, 0.194269, 0.189541, 0.182550, 0.174459, 0.167722, 0.161283" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.046162, 0.046162, 0.046162, 0.046162, 0.046162, 0.046162, 0.046162");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.014299;
      clock : true;
      max_transition : 0.306000;
      min_pulse_width_high : 0.159;
      min_pulse_width_low : 0.135;
      /*min_period : 0.853;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.127618, 0.128959, 0.134064, 0.142217, 0.153031, 0.162536, 0.172204");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733, 0.039733");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.165698, 0.167039, 0.172144, 0.180297, 0.191111, 0.200616, 0.210284");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721, 0.036721");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.443317, 0.444658, 0.449762, 0.457914, 0.468728, 0.478234, 0.487902", \
            "0.441975, 0.443317, 0.448421, 0.456573, 0.467387, 0.476892, 0.486561", \
            "0.436887, 0.438228, 0.443332, 0.451484, 0.462299, 0.471804, 0.481472", \
            "0.428728, 0.430069, 0.435173, 0.443325, 0.454139, 0.463645, 0.473313", \
            "0.417909, 0.419250, 0.424354, 0.432507, 0.443321, 0.452826, 0.462494", \
            "0.408418, 0.409760, 0.414864, 0.423016, 0.433830, 0.443335, 0.453004", \
            "0.398731, 0.400072, 0.405176, 0.413328, 0.424142, 0.433647, 0.443316" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.487002, 0.488343, 0.493447, 0.501600, 0.512414, 0.521919, 0.531587", \
            "0.485661, 0.487002, 0.492106, 0.500258, 0.511072, 0.520578, 0.530246", \
            "0.480572, 0.481913, 0.487017, 0.495170, 0.505984, 0.515489, 0.525158", \
            "0.472413, 0.473754, 0.478858, 0.487011, 0.497825, 0.507330, 0.516998", \
            "0.461594, 0.462935, 0.468039, 0.476192, 0.487006, 0.496511, 0.506180", \
            "0.452104, 0.453445, 0.458549, 0.466701, 0.477515, 0.487021, 0.496689", \
            "0.442416, 0.443757, 0.448861, 0.457013, 0.467828, 0.477333, 0.487001" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.528934, 0.530275, 0.535379, 0.543531, 0.554346, 0.563851, 0.573519", \
            "0.527593, 0.528934, 0.534038, 0.542190, 0.553004, 0.562510, 0.572178", \
            "0.522504, 0.523845, 0.528949, 0.537102, 0.547916, 0.557421, 0.567089", \
            "0.514345, 0.515686, 0.520790, 0.528943, 0.539757, 0.549262, 0.558930", \
            "0.503526, 0.504867, 0.509971, 0.518124, 0.528938, 0.538443, 0.548112", \
            "0.494036, 0.495377, 0.500481, 0.508633, 0.519447, 0.528953, 0.538621", \
            "0.484348, 0.485689, 0.490793, 0.498945, 0.509759, 0.519265, 0.528933" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.598912, 0.600253, 0.605357, 0.613510, 0.624324, 0.633829, 0.643498", \
            "0.597571, 0.598912, 0.604016, 0.612168, 0.622983, 0.632488, 0.642156", \
            "0.592482, 0.593823, 0.598927, 0.607080, 0.617894, 0.627399, 0.637068", \
            "0.584323, 0.585664, 0.590768, 0.598921, 0.609735, 0.619240, 0.628909", \
            "0.573504, 0.574846, 0.579950, 0.588102, 0.598916, 0.608421, 0.618090", \
            "0.564014, 0.565355, 0.570459, 0.578611, 0.589426, 0.598931, 0.608599", \
            "0.554326, 0.555667, 0.560771, 0.568924, 0.579738, 0.589243, 0.598911" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.697146, 0.698487, 0.703591, 0.711743, 0.722557, 0.732063, 0.741731", \
            "0.695804, 0.697146, 0.702250, 0.710402, 0.721216, 0.730721, 0.740390", \
            "0.690716, 0.692057, 0.697161, 0.705313, 0.716127, 0.725633, 0.735301", \
            "0.682557, 0.683898, 0.689002, 0.697154, 0.707968, 0.717474, 0.727142", \
            "0.671738, 0.673079, 0.678183, 0.686336, 0.697150, 0.706655, 0.716323", \
            "0.662247, 0.663589, 0.668693, 0.676845, 0.687659, 0.697164, 0.706833", \
            "0.652559, 0.653901, 0.659005, 0.667157, 0.677971, 0.687476, 0.697145" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.720360, 0.721701, 0.726805, 0.734958, 0.745772, 0.755277, 0.764946", \
            "0.719019, 0.720360, 0.725464, 0.733617, 0.744431, 0.753936, 0.763604", \
            "0.713930, 0.715271, 0.720375, 0.728528, 0.739342, 0.748847, 0.758516", \
            "0.705771, 0.707112, 0.712216, 0.720369, 0.731183, 0.740688, 0.750357", \
            "0.694952, 0.696294, 0.701398, 0.709550, 0.720364, 0.729869, 0.739538", \
            "0.685462, 0.686803, 0.691907, 0.700060, 0.710874, 0.720379, 0.730047", \
            "0.675774, 0.677115, 0.682219, 0.690372, 0.701186, 0.710691, 0.720359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.780955, 0.782296, 0.787400, 0.795553, 0.806367, 0.815872, 0.825540", \
            "0.779614, 0.780955, 0.786059, 0.794211, 0.805025, 0.814531, 0.824199", \
            "0.774525, 0.775866, 0.780970, 0.789123, 0.799937, 0.809442, 0.819110", \
            "0.766366, 0.767707, 0.772811, 0.780964, 0.791778, 0.801283, 0.810951", \
            "0.755547, 0.756888, 0.761992, 0.770145, 0.780959, 0.790464, 0.800133", \
            "0.746057, 0.747398, 0.752502, 0.760654, 0.771468, 0.780974, 0.790642", \
            "0.736369, 0.737710, 0.742814, 0.750966, 0.761780, 0.771286, 0.780954" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.828182, 0.829523, 0.834627, 0.842780, 0.853594, 0.863099, 0.872768", \
            "0.826841, 0.828182, 0.833286, 0.841438, 0.852253, 0.861758, 0.871426", \
            "0.821752, 0.823093, 0.828197, 0.836350, 0.847164, 0.856669, 0.866338", \
            "0.813593, 0.814934, 0.820038, 0.828191, 0.839005, 0.848510, 0.858179", \
            "0.802774, 0.804115, 0.809219, 0.817372, 0.828186, 0.837691, 0.847360", \
            "0.793284, 0.794625, 0.799729, 0.807881, 0.818696, 0.828201, 0.837869", \
            "0.783596, 0.784937, 0.790041, 0.798193, 0.809008, 0.818513, 0.828181" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.443317, 0.444658, 0.449762, 0.457914, 0.468728, 0.478234, 0.487902", \
            "0.441975, 0.443317, 0.448421, 0.456573, 0.467387, 0.476892, 0.486561", \
            "0.436887, 0.438228, 0.443332, 0.451484, 0.462299, 0.471804, 0.481472", \
            "0.428728, 0.430069, 0.435173, 0.443325, 0.454139, 0.463645, 0.473313", \
            "0.417909, 0.419250, 0.424354, 0.432507, 0.443321, 0.452826, 0.462494", \
            "0.408418, 0.409760, 0.414864, 0.423016, 0.433830, 0.443335, 0.453004", \
            "0.398731, 0.400072, 0.405176, 0.413328, 0.424142, 0.433647, 0.443316" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.596630, 0.597971, 0.603075, 0.611227, 0.622042, 0.631547, 0.641215", \
            "0.595289, 0.596630, 0.601734, 0.609886, 0.620700, 0.630205, 0.639874", \
            "0.590200, 0.591541, 0.596645, 0.604798, 0.615612, 0.625117, 0.634785", \
            "0.582041, 0.583382, 0.588486, 0.596638, 0.607453, 0.616958, 0.626626", \
            "0.571222, 0.572563, 0.577667, 0.585820, 0.596634, 0.606139, 0.615808", \
            "0.561732, 0.563073, 0.568177, 0.576329, 0.587143, 0.596649, 0.606317", \
            "0.552044, 0.553385, 0.558489, 0.566641, 0.577455, 0.586961, 0.596629" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.657303, 0.658644, 0.663748, 0.671901, 0.682715, 0.692220, 0.701888", \
            "0.655962, 0.657303, 0.662407, 0.670559, 0.681373, 0.690879, 0.700547", \
            "0.650873, 0.652214, 0.657318, 0.665471, 0.676285, 0.685790, 0.695458", \
            "0.642714, 0.644055, 0.649159, 0.657312, 0.668126, 0.677631, 0.687299", \
            "0.631895, 0.633236, 0.638340, 0.646493, 0.657307, 0.666812, 0.676481", \
            "0.622405, 0.623746, 0.628850, 0.637002, 0.647816, 0.657322, 0.666990", \
            "0.612717, 0.614058, 0.619162, 0.627314, 0.638128, 0.647634, 0.657302" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.694334, 0.695675, 0.700779, 0.708932, 0.719746, 0.729251, 0.738920", \
            "0.692993, 0.694334, 0.699438, 0.707591, 0.718405, 0.727910, 0.737578", \
            "0.687904, 0.689245, 0.694349, 0.702502, 0.713316, 0.722821, 0.732490", \
            "0.679745, 0.681086, 0.686190, 0.694343, 0.705157, 0.714662, 0.724331", \
            "0.668926, 0.670268, 0.675372, 0.683524, 0.694338, 0.703843, 0.713512", \
            "0.659436, 0.660777, 0.665881, 0.674034, 0.684848, 0.694353, 0.704021", \
            "0.649748, 0.651089, 0.656193, 0.664346, 0.675160, 0.684665, 0.694333" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.487002, 0.488343, 0.493447, 0.501600, 0.512414, 0.521919, 0.531587", \
            "0.485661, 0.487002, 0.492106, 0.500258, 0.511072, 0.520578, 0.530246", \
            "0.480572, 0.481913, 0.487017, 0.495170, 0.505984, 0.515489, 0.525158", \
            "0.472413, 0.473754, 0.478858, 0.487011, 0.497825, 0.507330, 0.516998", \
            "0.461594, 0.462935, 0.468039, 0.476192, 0.487006, 0.496511, 0.506180", \
            "0.452104, 0.453445, 0.458549, 0.466701, 0.477515, 0.487021, 0.496689", \
            "0.442416, 0.443757, 0.448861, 0.457013, 0.467828, 0.477333, 0.487001" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.640315, 0.641656, 0.646760, 0.654913, 0.665727, 0.675232, 0.684901", \
            "0.638974, 0.640315, 0.645419, 0.653572, 0.664386, 0.673891, 0.683559", \
            "0.633885, 0.635226, 0.640330, 0.648483, 0.659297, 0.668802, 0.678471", \
            "0.625726, 0.627067, 0.632171, 0.640324, 0.651138, 0.660643, 0.670312", \
            "0.614907, 0.616249, 0.621353, 0.629505, 0.640319, 0.649824, 0.659493", \
            "0.605417, 0.606758, 0.611862, 0.620015, 0.630829, 0.640334, 0.650002", \
            "0.595729, 0.597070, 0.602174, 0.610327, 0.621141, 0.630646, 0.640314" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.700988, 0.702329, 0.707433, 0.715586, 0.726400, 0.735905, 0.745574", \
            "0.699647, 0.700988, 0.706092, 0.714245, 0.725059, 0.734564, 0.744232", \
            "0.694558, 0.695900, 0.701004, 0.709156, 0.719970, 0.729475, 0.739144", \
            "0.686399, 0.687740, 0.692844, 0.700997, 0.711811, 0.721316, 0.730985", \
            "0.675581, 0.676922, 0.682026, 0.690178, 0.700992, 0.710497, 0.720166", \
            "0.666090, 0.667431, 0.672535, 0.680688, 0.691502, 0.701007, 0.710675", \
            "0.656402, 0.657743, 0.662847, 0.671000, 0.681814, 0.691319, 0.700988" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.738019, 0.739361, 0.744465, 0.752617, 0.763431, 0.772936, 0.782605", \
            "0.736678, 0.738019, 0.743123, 0.751276, 0.762090, 0.771595, 0.781264", \
            "0.731590, 0.732931, 0.738035, 0.746187, 0.757001, 0.766506, 0.776175", \
            "0.723430, 0.724772, 0.729876, 0.738028, 0.748842, 0.758347, 0.768016", \
            "0.712612, 0.713953, 0.719057, 0.727209, 0.738023, 0.747529, 0.757197", \
            "0.703121, 0.704462, 0.709566, 0.717719, 0.728533, 0.738038, 0.747707", \
            "0.693433, 0.694774, 0.699878, 0.708031, 0.718845, 0.728350, 0.738019" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.528934, 0.530275, 0.535379, 0.543531, 0.554346, 0.563851, 0.573519", \
            "0.527593, 0.528934, 0.534038, 0.542190, 0.553004, 0.562510, 0.572178", \
            "0.522504, 0.523845, 0.528949, 0.537102, 0.547916, 0.557421, 0.567089", \
            "0.514345, 0.515686, 0.520790, 0.528943, 0.539757, 0.549262, 0.558930", \
            "0.503526, 0.504867, 0.509971, 0.518124, 0.528938, 0.538443, 0.548112", \
            "0.494036, 0.495377, 0.500481, 0.508633, 0.519447, 0.528953, 0.538621", \
            "0.484348, 0.485689, 0.490793, 0.498945, 0.509759, 0.519265, 0.528933" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.682247, 0.683588, 0.688692, 0.696845, 0.707659, 0.717164, 0.726832", \
            "0.680906, 0.682247, 0.687351, 0.695503, 0.706318, 0.715823, 0.725491", \
            "0.675817, 0.677158, 0.682262, 0.690415, 0.701229, 0.710734, 0.720403", \
            "0.667658, 0.668999, 0.674103, 0.682256, 0.693070, 0.702575, 0.712244", \
            "0.656839, 0.658180, 0.663284, 0.671437, 0.682251, 0.691756, 0.701425", \
            "0.647349, 0.648690, 0.653794, 0.661946, 0.672761, 0.682266, 0.691934", \
            "0.637661, 0.639002, 0.644106, 0.652258, 0.663073, 0.672578, 0.682246" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.742920, 0.744261, 0.749365, 0.757518, 0.768332, 0.777837, 0.787506", \
            "0.741579, 0.742920, 0.748024, 0.756176, 0.766991, 0.776496, 0.786164", \
            "0.736490, 0.737831, 0.742935, 0.751088, 0.761902, 0.771407, 0.781076", \
            "0.728331, 0.729672, 0.734776, 0.742929, 0.753743, 0.763248, 0.772917", \
            "0.717512, 0.718854, 0.723958, 0.732110, 0.742924, 0.752429, 0.762098", \
            "0.708022, 0.709363, 0.714467, 0.722619, 0.733434, 0.742939, 0.752607", \
            "0.698334, 0.699675, 0.704779, 0.712932, 0.723746, 0.733251, 0.742919" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.779951, 0.781293, 0.786397, 0.794549, 0.805363, 0.814868, 0.824537", \
            "0.778610, 0.779951, 0.785055, 0.793208, 0.804022, 0.813527, 0.823196", \
            "0.773521, 0.774863, 0.779967, 0.788119, 0.798933, 0.808438, 0.818107", \
            "0.765362, 0.766704, 0.771808, 0.779960, 0.790774, 0.800279, 0.809948", \
            "0.754544, 0.755885, 0.760989, 0.769141, 0.779955, 0.789460, 0.799129", \
            "0.745053, 0.746394, 0.751498, 0.759651, 0.770465, 0.779970, 0.789639", \
            "0.735365, 0.736706, 0.741810, 0.749963, 0.760777, 0.770282, 0.779951" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.598912, 0.600253, 0.605357, 0.613510, 0.624324, 0.633829, 0.643498", \
            "0.597571, 0.598912, 0.604016, 0.612168, 0.622983, 0.632488, 0.642156", \
            "0.592482, 0.593823, 0.598927, 0.607080, 0.617894, 0.627399, 0.637068", \
            "0.584323, 0.585664, 0.590768, 0.598921, 0.609735, 0.619240, 0.628909", \
            "0.573504, 0.574846, 0.579950, 0.588102, 0.598916, 0.608421, 0.618090", \
            "0.564014, 0.565355, 0.570459, 0.578611, 0.589426, 0.598931, 0.608599", \
            "0.554326, 0.555667, 0.560771, 0.568924, 0.579738, 0.589243, 0.598911" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.752225, 0.753566, 0.758670, 0.766823, 0.777637, 0.787142, 0.796811", \
            "0.750884, 0.752225, 0.757329, 0.765482, 0.776296, 0.785801, 0.795469", \
            "0.745795, 0.747137, 0.752241, 0.760393, 0.771207, 0.780712, 0.790381", \
            "0.737636, 0.738977, 0.744081, 0.752234, 0.763048, 0.772553, 0.782222", \
            "0.726818, 0.728159, 0.733263, 0.741415, 0.752229, 0.761734, 0.771403", \
            "0.717327, 0.718668, 0.723772, 0.731925, 0.742739, 0.752244, 0.761912", \
            "0.707639, 0.708980, 0.714084, 0.722237, 0.733051, 0.742556, 0.752225" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.812898, 0.814240, 0.819344, 0.827496, 0.838310, 0.847815, 0.857484", \
            "0.811557, 0.812898, 0.818002, 0.826155, 0.836969, 0.846474, 0.856143", \
            "0.806468, 0.807810, 0.812914, 0.821066, 0.831880, 0.841385, 0.851054", \
            "0.798309, 0.799651, 0.804755, 0.812907, 0.823721, 0.833226, 0.842895", \
            "0.787491, 0.788832, 0.793936, 0.802088, 0.812902, 0.822407, 0.832076", \
            "0.778000, 0.779341, 0.784445, 0.792598, 0.803412, 0.812917, 0.822586", \
            "0.768312, 0.769653, 0.774757, 0.782910, 0.793724, 0.803229, 0.812898" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.849930, 0.851271, 0.856375, 0.864527, 0.875341, 0.884846, 0.894515", \
            "0.848588, 0.849929, 0.855034, 0.863186, 0.874000, 0.883505, 0.893174", \
            "0.843500, 0.844841, 0.849945, 0.858097, 0.868911, 0.878417, 0.888085", \
            "0.835341, 0.836682, 0.841786, 0.849938, 0.860752, 0.870257, 0.879926", \
            "0.824522, 0.825863, 0.830967, 0.839119, 0.849934, 0.859439, 0.869107", \
            "0.815031, 0.816372, 0.821477, 0.829629, 0.840443, 0.849948, 0.859617", \
            "0.805343, 0.806685, 0.811789, 0.819941, 0.830755, 0.840260, 0.849929" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.697146, 0.698487, 0.703591, 0.711743, 0.722557, 0.732063, 0.741731", \
            "0.695804, 0.697146, 0.702250, 0.710402, 0.721216, 0.730721, 0.740390", \
            "0.690716, 0.692057, 0.697161, 0.705313, 0.716127, 0.725633, 0.735301", \
            "0.682557, 0.683898, 0.689002, 0.697154, 0.707968, 0.717474, 0.727142", \
            "0.671738, 0.673079, 0.678183, 0.686336, 0.697150, 0.706655, 0.716323", \
            "0.662247, 0.663589, 0.668693, 0.676845, 0.687659, 0.697164, 0.706833", \
            "0.652559, 0.653901, 0.659005, 0.667157, 0.677971, 0.687476, 0.697145" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.850459, 0.851800, 0.856904, 0.865056, 0.875871, 0.885376, 0.895044", \
            "0.849118, 0.850459, 0.855563, 0.863715, 0.874529, 0.884034, 0.893703", \
            "0.844029, 0.845370, 0.850474, 0.858626, 0.869441, 0.878946, 0.888614", \
            "0.835870, 0.837211, 0.842315, 0.850467, 0.861282, 0.870787, 0.880455", \
            "0.825051, 0.826392, 0.831496, 0.839649, 0.850463, 0.859968, 0.869636", \
            "0.815561, 0.816902, 0.822006, 0.830158, 0.840972, 0.850477, 0.860146", \
            "0.805873, 0.807214, 0.812318, 0.820470, 0.831284, 0.840789, 0.850458" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.911132, 0.912473, 0.917577, 0.925730, 0.936544, 0.946049, 0.955717", \
            "0.909791, 0.911132, 0.916236, 0.924388, 0.935202, 0.944708, 0.954376", \
            "0.904702, 0.906043, 0.911147, 0.919300, 0.930114, 0.939619, 0.949287", \
            "0.896543, 0.897884, 0.902988, 0.911141, 0.921955, 0.931460, 0.941128", \
            "0.885724, 0.887065, 0.892169, 0.900322, 0.911136, 0.920641, 0.930310", \
            "0.876234, 0.877575, 0.882679, 0.890831, 0.901645, 0.911151, 0.920819", \
            "0.866546, 0.867887, 0.872991, 0.881143, 0.891957, 0.901463, 0.911131" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.948163, 0.949504, 0.954608, 0.962761, 0.973575, 0.983080, 0.992749", \
            "0.946822, 0.948163, 0.953267, 0.961419, 0.972234, 0.981739, 0.991407", \
            "0.941733, 0.943074, 0.948178, 0.956331, 0.967145, 0.976650, 0.986319", \
            "0.933574, 0.934915, 0.940019, 0.948172, 0.958986, 0.968491, 0.978160", \
            "0.922755, 0.924097, 0.929201, 0.937353, 0.948167, 0.957672, 0.967341", \
            "0.913265, 0.914606, 0.919710, 0.927862, 0.938677, 0.948182, 0.957850", \
            "0.903577, 0.904918, 0.910022, 0.918174, 0.928989, 0.938494, 0.948162" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.720360, 0.721701, 0.726805, 0.734958, 0.745772, 0.755277, 0.764946", \
            "0.719019, 0.720360, 0.725464, 0.733617, 0.744431, 0.753936, 0.763604", \
            "0.713930, 0.715271, 0.720375, 0.728528, 0.739342, 0.748847, 0.758516", \
            "0.705771, 0.707112, 0.712216, 0.720369, 0.731183, 0.740688, 0.750357", \
            "0.694952, 0.696294, 0.701398, 0.709550, 0.720364, 0.729869, 0.739538", \
            "0.685462, 0.686803, 0.691907, 0.700060, 0.710874, 0.720379, 0.730047", \
            "0.675774, 0.677115, 0.682219, 0.690372, 0.701186, 0.710691, 0.720359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.873673, 0.875015, 0.880119, 0.888271, 0.899085, 0.908590, 0.918259", \
            "0.872332, 0.873673, 0.878777, 0.886930, 0.897744, 0.907249, 0.916918", \
            "0.867243, 0.868585, 0.873689, 0.881841, 0.892655, 0.902160, 0.911829", \
            "0.859084, 0.860426, 0.865530, 0.873682, 0.884496, 0.894001, 0.903670", \
            "0.848266, 0.849607, 0.854711, 0.862863, 0.873677, 0.883182, 0.892851", \
            "0.838775, 0.840116, 0.845220, 0.853373, 0.864187, 0.873692, 0.883361", \
            "0.829087, 0.830428, 0.835532, 0.843685, 0.854499, 0.864004, 0.873673" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.934346, 0.935688, 0.940792, 0.948944, 0.959758, 0.969263, 0.978932", \
            "0.933005, 0.934346, 0.939450, 0.947603, 0.958417, 0.967922, 0.977591", \
            "0.927917, 0.929258, 0.934362, 0.942514, 0.953328, 0.962833, 0.972502", \
            "0.919757, 0.921099, 0.926203, 0.934355, 0.945169, 0.954674, 0.964343", \
            "0.908939, 0.910280, 0.915384, 0.923536, 0.934350, 0.943856, 0.953524", \
            "0.899448, 0.900789, 0.905893, 0.914046, 0.924860, 0.934365, 0.944034", \
            "0.889760, 0.891101, 0.896205, 0.904358, 0.915172, 0.924677, 0.934346" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.971378, 0.972719, 0.977823, 0.985975, 0.996789, 1.006295, 1.015963", \
            "0.970036, 0.971378, 0.976482, 0.984634, 0.995448, 1.004953, 1.014622", \
            "0.964948, 0.966289, 0.971393, 0.979545, 0.990359, 0.999865, 1.009533", \
            "0.956789, 0.958130, 0.963234, 0.971386, 0.982200, 0.991706, 1.001374", \
            "0.945970, 0.947311, 0.952415, 0.960567, 0.971382, 0.980887, 0.990555", \
            "0.936479, 0.937821, 0.942925, 0.951077, 0.961891, 0.971396, 0.981065", \
            "0.926791, 0.928133, 0.933237, 0.941389, 0.952203, 0.961708, 0.971377" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.780955, 0.782296, 0.787400, 0.795553, 0.806367, 0.815872, 0.825540", \
            "0.779614, 0.780955, 0.786059, 0.794211, 0.805025, 0.814531, 0.824199", \
            "0.774525, 0.775866, 0.780970, 0.789123, 0.799937, 0.809442, 0.819110", \
            "0.766366, 0.767707, 0.772811, 0.780964, 0.791778, 0.801283, 0.810951", \
            "0.755547, 0.756888, 0.761992, 0.770145, 0.780959, 0.790464, 0.800133", \
            "0.746057, 0.747398, 0.752502, 0.760654, 0.771468, 0.780974, 0.790642", \
            "0.736369, 0.737710, 0.742814, 0.750966, 0.761780, 0.771286, 0.780954" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.934268, 0.935609, 0.940713, 0.948866, 0.959680, 0.969185, 0.978854", \
            "0.932927, 0.934268, 0.939372, 0.947524, 0.958339, 0.967844, 0.977512", \
            "0.927838, 0.929179, 0.934283, 0.942436, 0.953250, 0.962755, 0.972424", \
            "0.919679, 0.921020, 0.926124, 0.934277, 0.945091, 0.954596, 0.964265", \
            "0.908860, 0.910202, 0.915306, 0.923458, 0.934272, 0.943777, 0.953446", \
            "0.899370, 0.900711, 0.905815, 0.913967, 0.924782, 0.934287, 0.943955", \
            "0.889682, 0.891023, 0.896127, 0.904279, 0.915094, 0.924599, 0.934267" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.994941, 0.996282, 1.001386, 1.009539, 1.020353, 1.029858, 1.039527", \
            "0.993600, 0.994941, 1.000045, 1.008198, 1.019012, 1.028517, 1.038185", \
            "0.988511, 0.989852, 0.994956, 1.003109, 1.013923, 1.023428, 1.033097", \
            "0.980352, 0.981693, 0.986797, 0.994950, 1.005764, 1.015269, 1.024938", \
            "0.969533, 0.970875, 0.975979, 0.984131, 0.994945, 1.004450, 1.014119", \
            "0.960043, 0.961384, 0.966488, 0.974641, 0.985455, 0.994960, 1.004628", \
            "0.950355, 0.951696, 0.956800, 0.964953, 0.975767, 0.985272, 0.994940" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.031972, 1.033314, 1.038418, 1.046570, 1.057384, 1.066889, 1.076558", \
            "1.030631, 1.031972, 1.037076, 1.045229, 1.056043, 1.065548, 1.075217", \
            "1.025542, 1.026884, 1.031988, 1.040140, 1.050954, 1.060459, 1.070128", \
            "1.017383, 1.018725, 1.023829, 1.031981, 1.042795, 1.052300, 1.061969", \
            "1.006565, 1.007906, 1.013010, 1.021162, 1.031976, 1.041482, 1.051150", \
            "0.997074, 0.998415, 1.003519, 1.011672, 1.022486, 1.031991, 1.041660", \
            "0.987386, 0.988727, 0.993831, 1.001984, 1.012798, 1.022303, 1.031972" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.828182, 0.829523, 0.834627, 0.842780, 0.853594, 0.863099, 0.872768", \
            "0.826841, 0.828182, 0.833286, 0.841438, 0.852253, 0.861758, 0.871426", \
            "0.821752, 0.823093, 0.828197, 0.836350, 0.847164, 0.856669, 0.866338", \
            "0.813593, 0.814934, 0.820038, 0.828191, 0.839005, 0.848510, 0.858179", \
            "0.802774, 0.804115, 0.809219, 0.817372, 0.828186, 0.837691, 0.847360", \
            "0.793284, 0.794625, 0.799729, 0.807881, 0.818696, 0.828201, 0.837869", \
            "0.783596, 0.784937, 0.790041, 0.798193, 0.809008, 0.818513, 0.828181" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.981495, 0.982836, 0.987940, 0.996093, 1.006907, 1.016412, 1.026081", \
            "0.980154, 0.981495, 0.986599, 0.994752, 1.005566, 1.015071, 1.024739", \
            "0.975065, 0.976406, 0.981510, 0.989663, 1.000477, 1.009982, 1.019651", \
            "0.966906, 0.968247, 0.973351, 0.981504, 0.992318, 1.001823, 1.011492", \
            "0.956087, 0.957429, 0.962533, 0.970685, 0.981499, 0.991004, 1.000673", \
            "0.946597, 0.947938, 0.953042, 0.961195, 0.972009, 0.981514, 0.991182", \
            "0.936909, 0.938250, 0.943354, 0.951507, 0.962321, 0.971826, 0.981494" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.042168, 1.043509, 1.048614, 1.056766, 1.067580, 1.077085, 1.086754", \
            "1.040827, 1.042168, 1.047272, 1.055425, 1.066239, 1.075744, 1.085412", \
            "1.035738, 1.037080, 1.042184, 1.050336, 1.061150, 1.070655, 1.080324", \
            "1.027579, 1.028920, 1.034025, 1.042177, 1.052991, 1.062496, 1.072165", \
            "1.016761, 1.018102, 1.023206, 1.031358, 1.042172, 1.051677, 1.061346", \
            "1.007270, 1.008611, 1.013715, 1.021868, 1.032682, 1.042187, 1.051855", \
            "0.997582, 0.998923, 1.004027, 1.012180, 1.022994, 1.032499, 1.042168" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.079199, 1.080541, 1.085645, 1.093797, 1.104611, 1.114116, 1.123785", \
            "1.077858, 1.079199, 1.084303, 1.092456, 1.103270, 1.112775, 1.122444", \
            "1.072770, 1.074111, 1.079215, 1.087367, 1.098181, 1.107686, 1.117355", \
            "1.064611, 1.065952, 1.071056, 1.079208, 1.090022, 1.099527, 1.109196", \
            "1.053792, 1.055133, 1.060237, 1.068389, 1.079203, 1.088709, 1.098377", \
            "1.044301, 1.045642, 1.050746, 1.058899, 1.069713, 1.079218, 1.088887", \
            "1.034613, 1.035954, 1.041058, 1.049211, 1.060025, 1.069530, 1.079199" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 0.853;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.897;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 0.938;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.006;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.008;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.050;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.067;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.092;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.104;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.107;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.110;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.130;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.148;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.152;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.162;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.189;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.190;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.222;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.238;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.259;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.260;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.283;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.321;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.344;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.344;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.358;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.381;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.391;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.404;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.441;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.452;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.489;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.019973, 14.019973, 14.019973, 14.019973, 14.019973, 14.019973, 14.019973");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.157063, 14.157063, 14.157063, 14.157063, 14.157063, 14.157063, 14.157063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.294153, 14.294153, 14.294153, 14.294153, 14.294153, 14.294153, 14.294153");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.431242, 14.431242, 14.431242, 14.431242, 14.431242, 14.431242, 14.431242");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.568332, 14.568332, 14.568332, 14.568332, 14.568332, 14.568332, 14.568332");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.705421, 14.705421, 14.705421, 14.705421, 14.705421, 14.705421, 14.705421");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.842511, 14.842511, 14.842511, 14.842511, 14.842511, 14.842511, 14.842511");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("14.979601, 14.979601, 14.979601, 14.979601, 14.979601, 14.979601, 14.979601");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420, 15.406420");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219, 15.557219");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017, 15.708017");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816, 15.858816");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614, 16.009614");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413, 16.160413");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211, 16.311211");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010, 16.462010");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.022293, 0.022293, 0.022293, 0.022293, 0.022293, 0.022293, 0.022293");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.630948, 2.630948, 2.630948, 2.630948, 2.630948, 2.630948, 2.630948");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558, 0.032558");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266, 0.020266");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003699;
      max_transition : 0.306000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.156789, 0.156876, 0.162317, 0.176173, 0.200767, 0.223470, 0.250752", \
            "0.155668, 0.155755, 0.161196, 0.175053, 0.199646, 0.222349, 0.249631", \
            "0.154842, 0.154929, 0.160370, 0.174226, 0.198820, 0.221523, 0.248805", \
            "0.154881, 0.154968, 0.160409, 0.174266, 0.198859, 0.221562, 0.248844", \
            "0.157765, 0.157852, 0.163293, 0.177150, 0.201743, 0.224446, 0.251728", \
            "0.160912, 0.160999, 0.166440, 0.180297, 0.204890, 0.227594, 0.254875", \
            "0.167249, 0.167336, 0.172777, 0.186633, 0.211227, 0.233930, 0.261212" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.122580, 0.122605, 0.121623, 0.116643, 0.106629, 0.096885, 0.084402", \
            "0.123910, 0.123935, 0.122954, 0.117974, 0.107960, 0.098216, 0.085732", \
            "0.128983, 0.129008, 0.128026, 0.123046, 0.113032, 0.103288, 0.090805", \
            "0.137106, 0.137131, 0.136149, 0.131170, 0.121155, 0.111411, 0.098928", \
            "0.148758, 0.148783, 0.147802, 0.142822, 0.132807, 0.123063, 0.110580", \
            "0.159037, 0.159062, 0.158081, 0.153101, 0.143086, 0.133342, 0.120859", \
            "0.169045, 0.169070, 0.168088, 0.163108, 0.153094, 0.143350, 0.130867" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.118812, 0.118678, 0.118017, 0.114109, 0.105855, 0.098348, 0.089107", \
            "0.120143, 0.120009, 0.119348, 0.115440, 0.107185, 0.099679, 0.090437", \
            "0.125215, 0.125081, 0.124420, 0.120512, 0.112258, 0.104751, 0.095510", \
            "0.133338, 0.133204, 0.132543, 0.128635, 0.120381, 0.112874, 0.103633", \
            "0.144990, 0.144856, 0.144195, 0.140288, 0.132033, 0.124526, 0.115285", \
            "0.155269, 0.155135, 0.154474, 0.150567, 0.142312, 0.134805, 0.125564", \
            "0.165277, 0.165143, 0.164482, 0.160574, 0.152320, 0.144813, 0.135572" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.347580, 0.347493, 0.342052, 0.328196, 0.303602, 0.280899, 0.253617", \
            "0.348701, 0.348614, 0.343173, 0.329316, 0.304723, 0.282020, 0.254738", \
            "0.349527, 0.349440, 0.343999, 0.330143, 0.305549, 0.282846, 0.255564", \
            "0.349488, 0.349401, 0.343960, 0.330103, 0.305510, 0.282807, 0.255525", \
            "0.346604, 0.346517, 0.341076, 0.327219, 0.302626, 0.279923, 0.252641", \
            "0.343457, 0.343370, 0.337929, 0.324072, 0.299479, 0.276775, 0.249494", \
            "0.337120, 0.337033, 0.331592, 0.317736, 0.293142, 0.270439, 0.243158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003458;
      max_transition : 0.306000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110656, 0.111834, 0.116352, 0.123635, 0.134771, 0.144757, 0.155756", \
           "0.109303, 0.110481, 0.115000, 0.122282, 0.133418, 0.143404, 0.154403", \
           "0.104191, 0.105369, 0.109888, 0.117170, 0.128306, 0.138292, 0.149291", \
           "0.096037, 0.097215, 0.101734, 0.109016, 0.120152, 0.130138, 0.141137", \
           "0.084435, 0.085613, 0.090132, 0.097414, 0.108550, 0.118536, 0.129535", \
           "0.074115, 0.075293, 0.079811, 0.087094, 0.098230, 0.108216, 0.119214", \
           "0.063301, 0.064480, 0.068998, 0.076281, 0.087417, 0.097403, 0.108401" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109060, 0.110048, 0.114494, 0.123034, 0.136533, 0.148889, 0.162551", \
           "0.107708, 0.108695, 0.113142, 0.121681, 0.135180, 0.147536, 0.161199", \
           "0.102596, 0.103583, 0.108030, 0.116569, 0.130068, 0.142424, 0.156087", \
           "0.094442, 0.095430, 0.099876, 0.108416, 0.121915, 0.134270, 0.147933", \
           "0.082840, 0.083828, 0.088274, 0.096814, 0.110312, 0.122668, 0.136331", \
           "0.072519, 0.073507, 0.077953, 0.086493, 0.099992, 0.112348, 0.126010", \
           "0.061706, 0.062694, 0.067140, 0.075680, 0.089179, 0.101535, 0.115197" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125446, 0.124310, 0.120230, 0.117027, 0.115410, 0.114875, 0.117378", \
           "0.126799, 0.125663, 0.121583, 0.118380, 0.116763, 0.116228, 0.118732", \
           "0.131911, 0.130775, 0.126695, 0.123492, 0.121875, 0.121339, 0.123843", \
           "0.140063, 0.138927, 0.134847, 0.131644, 0.130027, 0.129492, 0.131995", \
           "0.151650, 0.150513, 0.146433, 0.143230, 0.141613, 0.141078, 0.143582", \
           "0.161979, 0.160842, 0.156762, 0.153559, 0.151942, 0.151407, 0.153911", \
           "0.172807, 0.171671, 0.167590, 0.164387, 0.162770, 0.162235, 0.164739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.125539, 0.124539, 0.120187, 0.115995, 0.112505, 0.109787, 0.108966", \
           "0.126892, 0.125892, 0.121540, 0.117348, 0.113858, 0.111140, 0.110319", \
           "0.132004, 0.131004, 0.126652, 0.122460, 0.118970, 0.116252, 0.115431", \
           "0.140156, 0.139156, 0.134804, 0.130612, 0.127122, 0.124404, 0.123583", \
           "0.151742, 0.150742, 0.146391, 0.142198, 0.138708, 0.135991, 0.135169", \
           "0.162072, 0.161071, 0.156720, 0.152527, 0.149038, 0.146320, 0.145498", \
           "0.172900, 0.171899, 0.167548, 0.163356, 0.159866, 0.157148, 0.156326" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003821;
      max_transition : 0.306000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156187, 0.157396, 0.162083, 0.169764, 0.182212, 0.195021, 0.209335", \
           "0.154846, 0.156054, 0.160741, 0.168422, 0.180871, 0.193680, 0.207994", \
           "0.149741, 0.150950, 0.155637, 0.163317, 0.175766, 0.188575, 0.202889", \
           "0.141589, 0.142797, 0.147484, 0.155165, 0.167613, 0.180423, 0.194736", \
           "0.130775, 0.131983, 0.136670, 0.144351, 0.156799, 0.169609, 0.183922", \
           "0.121269, 0.122478, 0.127165, 0.134846, 0.147294, 0.160103, 0.174417", \
           "0.111601, 0.112810, 0.117497, 0.125177, 0.137626, 0.150435, 0.164749" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.155797, 0.156885, 0.161221, 0.169499, 0.183711, 0.198105, 0.214271", \
           "0.154455, 0.155544, 0.159880, 0.168157, 0.182370, 0.196764, 0.212929", \
           "0.149350, 0.150439, 0.154775, 0.163052, 0.177265, 0.191659, 0.207824", \
           "0.141198, 0.142286, 0.146622, 0.154900, 0.169112, 0.183506, 0.199672", \
           "0.130384, 0.131472, 0.135808, 0.144086, 0.158298, 0.172692, 0.188858", \
           "0.120879, 0.121967, 0.126303, 0.134581, 0.148793, 0.163187, 0.179353", \
           "0.111210, 0.112299, 0.116635, 0.124912, 0.139125, 0.153519, 0.169684" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.126431, 0.125293, 0.120522, 0.116134, 0.112899, 0.110897, 0.111262", \
           "0.127788, 0.126650, 0.121879, 0.117491, 0.114256, 0.112254, 0.112619", \
           "0.132901, 0.131763, 0.126992, 0.122604, 0.119369, 0.117367, 0.117732", \
           "0.141050, 0.139911, 0.135141, 0.130752, 0.127517, 0.125515, 0.125881", \
           "0.152646, 0.151508, 0.146737, 0.142349, 0.139114, 0.137112, 0.137477", \
           "0.162956, 0.161817, 0.157047, 0.152658, 0.149423, 0.147421, 0.147787", \
           "0.173794, 0.172655, 0.167885, 0.163497, 0.160262, 0.158260, 0.158625" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122378, 0.121436, 0.116588, 0.111437, 0.107160, 0.104373, 0.102903", \
           "0.123734, 0.122793, 0.117945, 0.112794, 0.108517, 0.105730, 0.104260", \
           "0.128847, 0.127906, 0.123058, 0.117907, 0.113630, 0.110843, 0.109373", \
           "0.136996, 0.136055, 0.131206, 0.126056, 0.121779, 0.118992, 0.117522", \
           "0.148593, 0.147651, 0.142803, 0.137652, 0.133375, 0.130588, 0.129118", \
           "0.158902, 0.157961, 0.153112, 0.147962, 0.143685, 0.140898, 0.139428", \
           "0.169740, 0.168799, 0.163951, 0.158800, 0.154523, 0.151736, 0.150266" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156187, 0.157396, 0.162083, 0.169764, 0.182212, 0.195021, 0.209335", \
           "0.154846, 0.156054, 0.160741, 0.168422, 0.180871, 0.193680, 0.207994", \
           "0.149741, 0.150950, 0.155637, 0.163317, 0.175766, 0.188575, 0.202889", \
           "0.141589, 0.142797, 0.147484, 0.155165, 0.167613, 0.180423, 0.194736", \
           "0.130775, 0.131983, 0.136670, 0.144351, 0.156799, 0.169609, 0.183922", \
           "0.121269, 0.122478, 0.127165, 0.134846, 0.147294, 0.160103, 0.174417", \
           "0.111601, 0.112810, 0.117497, 0.125177, 0.137626, 0.150435, 0.164749" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.155797, 0.156885, 0.161221, 0.169499, 0.183711, 0.198105, 0.214271", \
           "0.154455, 0.155544, 0.159880, 0.168157, 0.182370, 0.196764, 0.212929", \
           "0.149350, 0.150439, 0.154775, 0.163052, 0.177265, 0.191659, 0.207824", \
           "0.141198, 0.142286, 0.146622, 0.154900, 0.169112, 0.183506, 0.199672", \
           "0.130384, 0.131472, 0.135808, 0.144086, 0.158298, 0.172692, 0.188858", \
           "0.120879, 0.121967, 0.126303, 0.134581, 0.148793, 0.163187, 0.179353", \
           "0.111210, 0.112299, 0.116635, 0.124912, 0.139125, 0.153519, 0.169684" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.126431, 0.125293, 0.120522, 0.116134, 0.112899, 0.110897, 0.111262", \
           "0.127788, 0.126650, 0.121879, 0.117491, 0.114256, 0.112254, 0.112619", \
           "0.132901, 0.131763, 0.126992, 0.122604, 0.119369, 0.117367, 0.117732", \
           "0.141050, 0.139911, 0.135141, 0.130752, 0.127517, 0.125515, 0.125881", \
           "0.152646, 0.151508, 0.146737, 0.142349, 0.139114, 0.137112, 0.137477", \
           "0.162956, 0.161817, 0.157047, 0.152658, 0.149423, 0.147421, 0.147787", \
           "0.173794, 0.172655, 0.167885, 0.163497, 0.160262, 0.158260, 0.158625" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.122378, 0.121436, 0.116588, 0.111437, 0.107160, 0.104373, 0.102903", \
           "0.123734, 0.122793, 0.117945, 0.112794, 0.108517, 0.105730, 0.104260", \
           "0.128847, 0.127906, 0.123058, 0.117907, 0.113630, 0.110843, 0.109373", \
           "0.136996, 0.136055, 0.131206, 0.126056, 0.121779, 0.118992, 0.117522", \
           "0.148593, 0.147651, 0.142803, 0.137652, 0.133375, 0.130588, 0.129118", \
           "0.158902, 0.157961, 0.153112, 0.147962, 0.143685, 0.140898, 0.139428", \
           "0.169740, 0.168799, 0.163951, 0.158800, 0.154523, 0.151736, 0.150266" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004169;
      max_transition : 0.306000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014153, 0.015579, 0.019590, 0.026371, 0.038163, 0.050634, 0.065083", \
           "0.013000, 0.014426, 0.018437, 0.025217, 0.037009, 0.049481, 0.063930", \
           "0.008610, 0.010036, 0.014046, 0.020827, 0.032619, 0.045091, 0.059540", \
           "0.001598, 0.003025, 0.007035, 0.013816, 0.025608, 0.038080, 0.052529", \
           "0.000000, 0.000000, 0.000000, 0.004516, 0.016308, 0.028779, 0.043228", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008134, 0.020605, 0.035054", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012290, 0.026739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.016457, 0.018116, 0.022779, 0.030664, 0.044376, 0.058877, 0.075678", \
           "0.015116, 0.016774, 0.021438, 0.029323, 0.043034, 0.057536, 0.074337", \
           "0.010011, 0.011669, 0.016333, 0.024218, 0.037929, 0.052431, 0.069232", \
           "0.001859, 0.003517, 0.008181, 0.016065, 0.029777, 0.044279, 0.061080", \
           "0.000000, 0.000000, 0.000000, 0.005251, 0.018963, 0.033464, 0.050266", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009458, 0.023959, 0.040760", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014291, 0.031092" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.156588, 0.155102, 0.149862, 0.144297, 0.139100, 0.135746, 0.134200", \
           "0.157952, 0.156465, 0.151226, 0.145660, 0.140464, 0.137109, 0.135564", \
           "0.163053, 0.161567, 0.156327, 0.150762, 0.145565, 0.142211, 0.140665", \
           "0.171325, 0.169838, 0.164599, 0.159034, 0.153837, 0.150482, 0.148937", \
           "0.182814, 0.181328, 0.176088, 0.170523, 0.165326, 0.161972, 0.160426", \
           "0.193118, 0.191632, 0.186392, 0.180827, 0.175630, 0.172276, 0.170730", \
           "0.203990, 0.202504, 0.197264, 0.191699, 0.186502, 0.183148, 0.181602" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.148515, 0.146867, 0.142139, 0.135148, 0.127057, 0.120320, 0.113881", \
           "0.149879, 0.148230, 0.143503, 0.136511, 0.128421, 0.121684, 0.115244", \
           "0.154980, 0.153332, 0.148604, 0.141613, 0.133522, 0.126785, 0.120346", \
           "0.163252, 0.161604, 0.156876, 0.149885, 0.141794, 0.135057, 0.128617", \
           "0.174742, 0.173093, 0.168365, 0.161374, 0.153283, 0.146546, 0.140107", \
           "0.185045, 0.183397, 0.178669, 0.171678, 0.163587, 0.156850, 0.150411", \
           "0.195917, 0.194269, 0.189541, 0.182550, 0.174459, 0.167722, 0.161283" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.046162, 0.046162, 0.046162, 0.046162, 0.046162, 0.046162, 0.046162");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004247;
      max_transition : 0.306000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004247;
      max_transition : 0.306000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004247;
      max_transition : 0.306000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004247;
      max_transition : 0.306000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
           "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
           "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005707;
      max_transition : 0.306000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.525245, 0.526401, 0.530876, 0.539095, 0.554387, 0.572351, 0.595800", \
            "0.522569, 0.523725, 0.528201, 0.536419, 0.551711, 0.569675, 0.593124", \
            "0.512385, 0.513541, 0.518016, 0.526235, 0.541526, 0.559491, 0.582940", \
            "0.496121, 0.497277, 0.501752, 0.509971, 0.525262, 0.543227, 0.566676", \
            "0.474547, 0.475703, 0.480178, 0.488397, 0.503688, 0.527422, 0.557432", \
            "0.455584, 0.456740, 0.461215, 0.473392, 0.496522, 0.521379, 0.551389", \
            "0.451935, 0.452017, 0.457134, 0.470166, 0.493707, 0.518680, 0.548690" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.552889, 0.554106, 0.558817, 0.567469, 0.583565, 0.602474, 0.627158", \
            "0.550073, 0.551290, 0.556001, 0.564652, 0.580748, 0.599658, 0.624341", \
            "0.539352, 0.540569, 0.545280, 0.553932, 0.570028, 0.588937, 0.613621", \
            "0.522232, 0.523449, 0.528160, 0.536812, 0.552908, 0.571817, 0.596501", \
            "0.499523, 0.500740, 0.505451, 0.514102, 0.530198, 0.551520, 0.578529", \
            "0.479562, 0.480779, 0.485490, 0.498307, 0.522654, 0.545131, 0.572139", \
            "0.475721, 0.475807, 0.481193, 0.494912, 0.519259, 0.541735, 0.568744" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.107076, 0.105312, 0.098189, 0.088105, 0.076297, 0.067475, 0.058721", \
            "0.108697, 0.106933, 0.099810, 0.089726, 0.077919, 0.069096, 0.060342", \
            "0.114831, 0.113067, 0.105944, 0.095860, 0.084053, 0.075230, 0.066476", \
            "0.124606, 0.122842, 0.115719, 0.105635, 0.093827, 0.085005, 0.076251", \
            "0.138503, 0.136738, 0.129615, 0.119532, 0.107724, 0.098901, 0.090147", \
            "0.150895, 0.149130, 0.142007, 0.131924, 0.120116, 0.111294, 0.102539", \
            "0.163914, 0.162149, 0.155026, 0.144943, 0.133135, 0.124312, 0.115558" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.099655, 0.098041, 0.091508, 0.080290, 0.066091, 0.054561, 0.042264", \
            "0.101276, 0.099662, 0.093129, 0.081911, 0.067712, 0.056182, 0.043885", \
            "0.107410, 0.105796, 0.099263, 0.088045, 0.073846, 0.062316, 0.050019", \
            "0.117184, 0.115571, 0.109038, 0.097820, 0.083621, 0.072091, 0.059794", \
            "0.131081, 0.129467, 0.122934, 0.111716, 0.097517, 0.085987, 0.073690", \
            "0.143473, 0.141859, 0.135327, 0.124109, 0.109909, 0.098380, 0.086082", \
            "0.156492, 0.154878, 0.148346, 0.137128, 0.122928, 0.111398, 0.099101" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.780614, 2.780614, 2.780614, 2.780614, 2.780614, 2.780614, 2.780614");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.919722, 4.919722, 4.919722, 4.919722, 4.919722, 4.919722, 4.919722");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002149;
      max_transition : 0.306000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.139714, 0.139788, 0.137946, 0.129373, 0.115027, 0.102282, 0.085414", \
            "0.141045, 0.141119, 0.139277, 0.130704, 0.116358, 0.103612, 0.086744", \
            "0.146117, 0.146191, 0.144349, 0.135776, 0.121430, 0.108685, 0.091817", \
            "0.154240, 0.154314, 0.152472, 0.143900, 0.129553, 0.116808, 0.099940", \
            "0.165892, 0.165966, 0.164125, 0.155552, 0.141206, 0.128460, 0.111592", \
            "0.176171, 0.176245, 0.174404, 0.165831, 0.151485, 0.138739, 0.121871", \
            "0.186179, 0.186253, 0.184411, 0.175838, 0.161492, 0.148747, 0.131879" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.132602, 0.132536, 0.131980, 0.125462, 0.114184, 0.105069, 0.093463", \
            "0.133932, 0.133867, 0.133311, 0.126793, 0.115514, 0.106400, 0.094793", \
            "0.139005, 0.138940, 0.138383, 0.131865, 0.120587, 0.111472, 0.099866", \
            "0.147128, 0.147063, 0.146506, 0.139989, 0.128710, 0.119595, 0.107989", \
            "0.158780, 0.158715, 0.158158, 0.151641, 0.140362, 0.131248, 0.119641", \
            "0.169059, 0.168994, 0.168437, 0.161920, 0.150641, 0.141527, 0.129920", \
            "0.179066, 0.179001, 0.178445, 0.171927, 0.160649, 0.151534, 0.139928" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.347580, 0.347493, 0.342052, 0.328196, 0.303602, 0.280899, 0.253617", \
            "0.348701, 0.348614, 0.343173, 0.329316, 0.304723, 0.282020, 0.254738", \
            "0.349527, 0.349440, 0.343999, 0.330143, 0.305549, 0.282846, 0.255564", \
            "0.349488, 0.349401, 0.343960, 0.330103, 0.305510, 0.282807, 0.255525", \
            "0.346604, 0.346517, 0.341076, 0.327219, 0.302626, 0.279923, 0.252641", \
            "0.343457, 0.343370, 0.337929, 0.324072, 0.299479, 0.276775, 0.249494", \
            "0.337120, 0.337033, 0.331592, 0.317736, 0.293142, 0.270439, 0.243158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002159;
      max_transition : 0.306000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110656, 0.111834, 0.116352, 0.123635, 0.134771, 0.144757, 0.155756", \
           "0.109303, 0.110481, 0.115000, 0.122282, 0.133418, 0.143404, 0.154403", \
           "0.104191, 0.105369, 0.109888, 0.117170, 0.128306, 0.138292, 0.149291", \
           "0.096037, 0.097215, 0.101734, 0.109016, 0.120152, 0.130138, 0.141137", \
           "0.084435, 0.085613, 0.090132, 0.097414, 0.108550, 0.118536, 0.129535", \
           "0.074115, 0.075293, 0.079811, 0.087094, 0.098230, 0.108216, 0.119214", \
           "0.063301, 0.064480, 0.068998, 0.076281, 0.087417, 0.097403, 0.108401" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109060, 0.110048, 0.114494, 0.123034, 0.136533, 0.148889, 0.162551", \
           "0.107708, 0.108695, 0.113142, 0.121681, 0.135180, 0.147536, 0.161199", \
           "0.102596, 0.103583, 0.108030, 0.116569, 0.130068, 0.142424, 0.156087", \
           "0.094442, 0.095430, 0.099876, 0.108416, 0.121915, 0.134270, 0.147933", \
           "0.082840, 0.083828, 0.088274, 0.096814, 0.110312, 0.122668, 0.136331", \
           "0.072519, 0.073507, 0.077953, 0.086493, 0.099992, 0.112348, 0.126010", \
           "0.061706, 0.062694, 0.067140, 0.075680, 0.089179, 0.101535, 0.115197" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.113522, 0.112216, 0.107255, 0.100515, 0.094561, 0.091029, 0.089108", \
           "0.114875, 0.113569, 0.108608, 0.101868, 0.095914, 0.092382, 0.090461", \
           "0.119987, 0.118681, 0.113720, 0.106980, 0.101026, 0.097494, 0.095573", \
           "0.128139, 0.126833, 0.121872, 0.115132, 0.109178, 0.105646, 0.103725", \
           "0.139725, 0.138419, 0.133459, 0.126718, 0.120764, 0.117232, 0.115311", \
           "0.150054, 0.148748, 0.143788, 0.137047, 0.131093, 0.127561, 0.125640", \
           "0.160883, 0.159576, 0.154616, 0.147875, 0.141922, 0.138389, 0.136468" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112980, 0.111882, 0.107555, 0.100741, 0.094340, 0.089977, 0.086863", \
           "0.114333, 0.113235, 0.108908, 0.102094, 0.095693, 0.091330, 0.088216", \
           "0.119444, 0.118347, 0.114020, 0.107206, 0.100804, 0.096442, 0.093328", \
           "0.127597, 0.126499, 0.122172, 0.115358, 0.108957, 0.104594, 0.101480", \
           "0.139183, 0.138086, 0.133758, 0.126945, 0.120543, 0.116180, 0.113067", \
           "0.149512, 0.148415, 0.144087, 0.137274, 0.130872, 0.126509, 0.123396", \
           "0.160340, 0.159243, 0.154915, 0.148102, 0.141700, 0.137338, 0.134224" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002259;
      max_transition : 0.306000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187252, 0.188599, 0.193454, 0.201328, 0.216002, 0.232978, 0.253836", \
           "0.185911, 0.187258, 0.192112, 0.199987, 0.214661, 0.231637, 0.252494", \
           "0.180806, 0.182153, 0.187008, 0.194882, 0.209556, 0.226532, 0.247390", \
           "0.172653, 0.174000, 0.178855, 0.186729, 0.201403, 0.218380, 0.239237", \
           "0.161839, 0.163186, 0.168041, 0.175915, 0.190589, 0.207566, 0.228423", \
           "0.152334, 0.153681, 0.158536, 0.166410, 0.181084, 0.198061, 0.218918", \
           "0.142666, 0.144013, 0.148868, 0.156742, 0.171416, 0.188392, 0.209250" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.193144, 0.194251, 0.198533, 0.206398, 0.221031, 0.238222, 0.260661", \
           "0.191803, 0.192909, 0.197192, 0.205057, 0.219690, 0.236880, 0.259319", \
           "0.186698, 0.187804, 0.192087, 0.199952, 0.214585, 0.231775, 0.254215", \
           "0.178546, 0.179652, 0.183935, 0.191799, 0.206432, 0.223623, 0.246062", \
           "0.167732, 0.168838, 0.173120, 0.180985, 0.195618, 0.212809, 0.235248", \
           "0.158226, 0.159333, 0.163615, 0.171480, 0.186113, 0.203304, 0.225743", \
           "0.148558, 0.149664, 0.153947, 0.161812, 0.176445, 0.193635, 0.216075" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114416, 0.113087, 0.107951, 0.099935, 0.092009, 0.086521, 0.082544", \
           "0.115773, 0.114444, 0.109307, 0.101292, 0.093366, 0.087878, 0.083901", \
           "0.120886, 0.119557, 0.114420, 0.106405, 0.098479, 0.092991, 0.089014", \
           "0.129034, 0.127705, 0.122569, 0.114553, 0.106628, 0.101139, 0.097163", \
           "0.140631, 0.139302, 0.134166, 0.126150, 0.118224, 0.112736, 0.108759", \
           "0.150940, 0.149611, 0.144475, 0.136459, 0.128534, 0.123045, 0.119069", \
           "0.161779, 0.160450, 0.155313, 0.147298, 0.139372, 0.133884, 0.129907" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109929, 0.108819, 0.104467, 0.096694, 0.088848, 0.083484, 0.079469", \
           "0.111286, 0.110176, 0.105824, 0.098050, 0.090205, 0.084841, 0.080826", \
           "0.116399, 0.115289, 0.110937, 0.103163, 0.095318, 0.089954, 0.085939", \
           "0.124547, 0.123437, 0.119085, 0.111312, 0.103467, 0.098102, 0.094088", \
           "0.136144, 0.135034, 0.130682, 0.122909, 0.115063, 0.109699, 0.105684", \
           "0.146453, 0.145343, 0.140991, 0.133218, 0.125373, 0.120008, 0.115994", \
           "0.157292, 0.156182, 0.151830, 0.144056, 0.136211, 0.130847, 0.126832" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187252, 0.188599, 0.193454, 0.201328, 0.216002, 0.232978, 0.253836", \
           "0.185911, 0.187258, 0.192112, 0.199987, 0.214661, 0.231637, 0.252494", \
           "0.180806, 0.182153, 0.187008, 0.194882, 0.209556, 0.226532, 0.247390", \
           "0.172653, 0.174000, 0.178855, 0.186729, 0.201403, 0.218380, 0.239237", \
           "0.161839, 0.163186, 0.168041, 0.175915, 0.190589, 0.207566, 0.228423", \
           "0.152334, 0.153681, 0.158536, 0.166410, 0.181084, 0.198061, 0.218918", \
           "0.142666, 0.144013, 0.148868, 0.156742, 0.171416, 0.188392, 0.209250" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.193144, 0.194251, 0.198533, 0.206398, 0.221031, 0.238222, 0.260661", \
           "0.191803, 0.192909, 0.197192, 0.205057, 0.219690, 0.236880, 0.259319", \
           "0.186698, 0.187804, 0.192087, 0.199952, 0.214585, 0.231775, 0.254215", \
           "0.178546, 0.179652, 0.183935, 0.191799, 0.206432, 0.223623, 0.246062", \
           "0.167732, 0.168838, 0.173120, 0.180985, 0.195618, 0.212809, 0.235248", \
           "0.158226, 0.159333, 0.163615, 0.171480, 0.186113, 0.203304, 0.225743", \
           "0.148558, 0.149664, 0.153947, 0.161812, 0.176445, 0.193635, 0.216075" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114416, 0.113087, 0.107951, 0.099935, 0.092009, 0.086521, 0.082544", \
           "0.115773, 0.114444, 0.109307, 0.101292, 0.093366, 0.087878, 0.083901", \
           "0.120886, 0.119557, 0.114420, 0.106405, 0.098479, 0.092991, 0.089014", \
           "0.129034, 0.127705, 0.122569, 0.114553, 0.106628, 0.101139, 0.097163", \
           "0.140631, 0.139302, 0.134166, 0.126150, 0.118224, 0.112736, 0.108759", \
           "0.150940, 0.149611, 0.144475, 0.136459, 0.128534, 0.123045, 0.119069", \
           "0.161779, 0.160450, 0.155313, 0.147298, 0.139372, 0.133884, 0.129907" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109929, 0.108819, 0.104467, 0.096694, 0.088848, 0.083484, 0.079469", \
           "0.111286, 0.110176, 0.105824, 0.098050, 0.090205, 0.084841, 0.080826", \
           "0.116399, 0.115289, 0.110937, 0.103163, 0.095318, 0.089954, 0.085939", \
           "0.124547, 0.123437, 0.119085, 0.111312, 0.103467, 0.098102, 0.094088", \
           "0.136144, 0.135034, 0.130682, 0.122909, 0.115063, 0.109699, 0.105684", \
           "0.146453, 0.145343, 0.140991, 0.133218, 0.125373, 0.120008, 0.115994", \
           "0.157292, 0.156182, 0.151830, 0.144056, 0.136211, 0.130847, 0.126832" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004476;
      max_transition : 0.306000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012444, 0.013858, 0.017809, 0.024454, 0.036084, 0.048162, 0.061981", \
           "0.011291, 0.012705, 0.016656, 0.023301, 0.034931, 0.047008, 0.060828", \
           "0.006901, 0.008315, 0.012265, 0.018911, 0.030541, 0.042618, 0.056437", \
           "0.000000, 0.001304, 0.005254, 0.011899, 0.023530, 0.035607, 0.049426", \
           "0.000000, 0.000000, 0.000000, 0.002599, 0.014230, 0.026307, 0.040126", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.006055, 0.018132, 0.031952", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.009818, 0.023637" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014470, 0.016115, 0.020708, 0.028435, 0.041959, 0.056002, 0.072071", \
           "0.013129, 0.014773, 0.019367, 0.027094, 0.040617, 0.054661, 0.070730", \
           "0.008024, 0.009668, 0.014262, 0.021989, 0.035513, 0.049556, 0.065625", \
           "0.000000, 0.001516, 0.006110, 0.013837, 0.027360, 0.041403, 0.057472", \
           "0.000000, 0.000000, 0.000000, 0.003022, 0.016546, 0.030589, 0.046658", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007041, 0.021084, 0.037153", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011416, 0.027485" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.154698, 0.153200, 0.148019, 0.142531, 0.137333, 0.133905, 0.132188", \
           "0.156061, 0.154563, 0.149382, 0.143895, 0.138697, 0.135269, 0.133552", \
           "0.161163, 0.159665, 0.154484, 0.148996, 0.143798, 0.140370, 0.138653", \
           "0.169435, 0.167937, 0.162756, 0.157268, 0.152070, 0.148642, 0.146925", \
           "0.180924, 0.179426, 0.174245, 0.168757, 0.163559, 0.160131, 0.158414", \
           "0.191228, 0.189730, 0.184549, 0.179061, 0.173863, 0.170435, 0.168718", \
           "0.202100, 0.200602, 0.195421, 0.189933, 0.184735, 0.181307, 0.179590" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.148098, 0.146483, 0.141799, 0.135085, 0.127443, 0.121264, 0.115588", \
           "0.149461, 0.147846, 0.143163, 0.136448, 0.128806, 0.122627, 0.116951", \
           "0.154563, 0.152948, 0.148264, 0.141550, 0.133908, 0.127729, 0.122053", \
           "0.162834, 0.161220, 0.156536, 0.149821, 0.142180, 0.136001, 0.130325", \
           "0.174324, 0.172709, 0.168025, 0.161311, 0.153669, 0.147490, 0.141814", \
           "0.184628, 0.183013, 0.178329, 0.171615, 0.163973, 0.157794, 0.152118", \
           "0.195500, 0.193885, 0.189201, 0.182487, 0.174845, 0.168666, 0.162990" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.046656, 0.046656, 0.046656, 0.046656, 0.046656, 0.046656, 0.046656");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005707;
      max_transition : 0.306000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.525245, 0.526401, 0.530876, 0.539095, 0.554387, 0.572351, 0.595800", \
            "0.522569, 0.523725, 0.528201, 0.536419, 0.551711, 0.569675, 0.593124", \
            "0.512385, 0.513541, 0.518016, 0.526235, 0.541526, 0.559491, 0.582940", \
            "0.496121, 0.497277, 0.501752, 0.509971, 0.525262, 0.543227, 0.566676", \
            "0.474547, 0.475703, 0.480178, 0.488397, 0.503688, 0.527422, 0.557432", \
            "0.455584, 0.456740, 0.461215, 0.473392, 0.496522, 0.521379, 0.551389", \
            "0.451935, 0.452017, 0.457134, 0.470166, 0.493707, 0.518680, 0.548690" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.552889, 0.554106, 0.558817, 0.567469, 0.583565, 0.602474, 0.627158", \
            "0.550073, 0.551290, 0.556001, 0.564652, 0.580748, 0.599658, 0.624341", \
            "0.539352, 0.540569, 0.545280, 0.553932, 0.570028, 0.588937, 0.613621", \
            "0.522232, 0.523449, 0.528160, 0.536812, 0.552908, 0.571817, 0.596501", \
            "0.499523, 0.500740, 0.505451, 0.514102, 0.530198, 0.551520, 0.578529", \
            "0.479562, 0.480779, 0.485490, 0.498307, 0.522654, 0.545131, 0.572139", \
            "0.475721, 0.475807, 0.481193, 0.494912, 0.519259, 0.541735, 0.568744" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.107076, 0.105312, 0.098189, 0.088105, 0.076297, 0.067475, 0.058721", \
            "0.108697, 0.106933, 0.099810, 0.089726, 0.077919, 0.069096, 0.060342", \
            "0.114831, 0.113067, 0.105944, 0.095860, 0.084053, 0.075230, 0.066476", \
            "0.124606, 0.122842, 0.115719, 0.105635, 0.093827, 0.085005, 0.076251", \
            "0.138503, 0.136738, 0.129615, 0.119532, 0.107724, 0.098901, 0.090147", \
            "0.150895, 0.149130, 0.142007, 0.131924, 0.120116, 0.111294, 0.102539", \
            "0.163914, 0.162149, 0.155026, 0.144943, 0.133135, 0.124312, 0.115558" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.099655, 0.098041, 0.091508, 0.080290, 0.066091, 0.054561, 0.042264", \
            "0.101276, 0.099662, 0.093129, 0.081911, 0.067712, 0.056182, 0.043885", \
            "0.107410, 0.105796, 0.099263, 0.088045, 0.073846, 0.062316, 0.050019", \
            "0.117184, 0.115571, 0.109038, 0.097820, 0.083621, 0.072091, 0.059794", \
            "0.131081, 0.129467, 0.122934, 0.111716, 0.097517, 0.085987, 0.073690", \
            "0.143473, 0.141859, 0.135327, 0.124109, 0.109909, 0.098380, 0.086082", \
            "0.156492, 0.154878, 0.148346, 0.137128, 0.122928, 0.111398, 0.099101" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.780614, 2.780614, 2.780614, 2.780614, 2.780614, 2.780614, 2.780614");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("4.919722, 4.919722, 4.919722, 4.919722, 4.919722, 4.919722, 4.919722");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002149;
      max_transition : 0.306000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.154110, 0.154188, 0.159085, 0.171556, 0.193690, 0.214123, 0.238677", \
            "0.153101, 0.153180, 0.158076, 0.170547, 0.192681, 0.213114, 0.237668", \
            "0.152358, 0.152436, 0.157333, 0.169804, 0.191938, 0.212371, 0.236924", \
            "0.152393, 0.152471, 0.157368, 0.169839, 0.191973, 0.212406, 0.236960", \
            "0.154989, 0.155067, 0.159964, 0.172435, 0.194569, 0.215002, 0.239555", \
            "0.157821, 0.157899, 0.162796, 0.175267, 0.197401, 0.217834, 0.242388", \
            "0.163524, 0.163602, 0.168499, 0.180970, 0.203104, 0.223537, 0.248090" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.139714, 0.139788, 0.137946, 0.129373, 0.115027, 0.102282, 0.085414", \
            "0.141045, 0.141119, 0.139277, 0.130704, 0.116358, 0.103612, 0.086744", \
            "0.146117, 0.146191, 0.144349, 0.135776, 0.121430, 0.108685, 0.091817", \
            "0.154240, 0.154314, 0.152472, 0.143900, 0.129553, 0.116808, 0.099940", \
            "0.165892, 0.165966, 0.164125, 0.155552, 0.141206, 0.128460, 0.111592", \
            "0.176171, 0.176245, 0.174404, 0.165831, 0.151485, 0.138739, 0.121871", \
            "0.186179, 0.186253, 0.184411, 0.175838, 0.161492, 0.148747, 0.131879" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.132602, 0.132536, 0.131980, 0.125462, 0.114184, 0.105069, 0.093463", \
            "0.133932, 0.133867, 0.133311, 0.126793, 0.115514, 0.106400, 0.094793", \
            "0.139005, 0.138940, 0.138383, 0.131865, 0.120587, 0.111472, 0.099866", \
            "0.147128, 0.147063, 0.146506, 0.139989, 0.128710, 0.119595, 0.107989", \
            "0.158780, 0.158715, 0.158158, 0.151641, 0.140362, 0.131248, 0.119641", \
            "0.169059, 0.168994, 0.168437, 0.161920, 0.150641, 0.141527, 0.129920", \
            "0.179066, 0.179001, 0.178445, 0.171927, 0.160649, 0.151534, 0.139928" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.347580, 0.347493, 0.342052, 0.328196, 0.303602, 0.280899, 0.253617", \
            "0.348701, 0.348614, 0.343173, 0.329316, 0.304723, 0.282020, 0.254738", \
            "0.349527, 0.349440, 0.343999, 0.330143, 0.305549, 0.282846, 0.255564", \
            "0.349488, 0.349401, 0.343960, 0.330103, 0.305510, 0.282807, 0.255525", \
            "0.346604, 0.346517, 0.341076, 0.327219, 0.302626, 0.279923, 0.252641", \
            "0.343457, 0.343370, 0.337929, 0.324072, 0.299479, 0.276775, 0.249494", \
            "0.337120, 0.337033, 0.331592, 0.317736, 0.293142, 0.270439, 0.243158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550, 0.167550");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471, 0.329471");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002159;
      max_transition : 0.306000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.110656, 0.111834, 0.116352, 0.123635, 0.134771, 0.144757, 0.155756", \
           "0.109303, 0.110481, 0.115000, 0.122282, 0.133418, 0.143404, 0.154403", \
           "0.104191, 0.105369, 0.109888, 0.117170, 0.128306, 0.138292, 0.149291", \
           "0.096037, 0.097215, 0.101734, 0.109016, 0.120152, 0.130138, 0.141137", \
           "0.084435, 0.085613, 0.090132, 0.097414, 0.108550, 0.118536, 0.129535", \
           "0.074115, 0.075293, 0.079811, 0.087094, 0.098230, 0.108216, 0.119214", \
           "0.063301, 0.064480, 0.068998, 0.076281, 0.087417, 0.097403, 0.108401" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109060, 0.110048, 0.114494, 0.123034, 0.136533, 0.148889, 0.162551", \
           "0.107708, 0.108695, 0.113142, 0.121681, 0.135180, 0.147536, 0.161199", \
           "0.102596, 0.103583, 0.108030, 0.116569, 0.130068, 0.142424, 0.156087", \
           "0.094442, 0.095430, 0.099876, 0.108416, 0.121915, 0.134270, 0.147933", \
           "0.082840, 0.083828, 0.088274, 0.096814, 0.110312, 0.122668, 0.136331", \
           "0.072519, 0.073507, 0.077953, 0.086493, 0.099992, 0.112348, 0.126010", \
           "0.061706, 0.062694, 0.067140, 0.075680, 0.089179, 0.101535, 0.115197" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.113522, 0.112216, 0.107255, 0.100515, 0.094561, 0.091029, 0.089108", \
           "0.114875, 0.113569, 0.108608, 0.101868, 0.095914, 0.092382, 0.090461", \
           "0.119987, 0.118681, 0.113720, 0.106980, 0.101026, 0.097494, 0.095573", \
           "0.128139, 0.126833, 0.121872, 0.115132, 0.109178, 0.105646, 0.103725", \
           "0.139725, 0.138419, 0.133459, 0.126718, 0.120764, 0.117232, 0.115311", \
           "0.150054, 0.148748, 0.143788, 0.137047, 0.131093, 0.127561, 0.125640", \
           "0.160883, 0.159576, 0.154616, 0.147875, 0.141922, 0.138389, 0.136468" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.112980, 0.111882, 0.107555, 0.100741, 0.094340, 0.089977, 0.086863", \
           "0.114333, 0.113235, 0.108908, 0.102094, 0.095693, 0.091330, 0.088216", \
           "0.119444, 0.118347, 0.114020, 0.107206, 0.100804, 0.096442, 0.093328", \
           "0.127597, 0.126499, 0.122172, 0.115358, 0.108957, 0.104594, 0.101480", \
           "0.139183, 0.138086, 0.133758, 0.126945, 0.120543, 0.116180, 0.113067", \
           "0.149512, 0.148415, 0.144087, 0.137274, 0.130872, 0.126509, 0.123396", \
           "0.160340, 0.159243, 0.154915, 0.148102, 0.141700, 0.137338, 0.134224" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383, 0.186383");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690, 0.211690");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002259;
      max_transition : 0.306000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187252, 0.188599, 0.193454, 0.201328, 0.216002, 0.232978, 0.253836", \
           "0.185911, 0.187258, 0.192112, 0.199987, 0.214661, 0.231637, 0.252494", \
           "0.180806, 0.182153, 0.187008, 0.194882, 0.209556, 0.226532, 0.247390", \
           "0.172653, 0.174000, 0.178855, 0.186729, 0.201403, 0.218380, 0.239237", \
           "0.161839, 0.163186, 0.168041, 0.175915, 0.190589, 0.207566, 0.228423", \
           "0.152334, 0.153681, 0.158536, 0.166410, 0.181084, 0.198061, 0.218918", \
           "0.142666, 0.144013, 0.148868, 0.156742, 0.171416, 0.188392, 0.209250" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.193144, 0.194251, 0.198533, 0.206398, 0.221031, 0.238222, 0.260661", \
           "0.191803, 0.192909, 0.197192, 0.205057, 0.219690, 0.236880, 0.259319", \
           "0.186698, 0.187804, 0.192087, 0.199952, 0.214585, 0.231775, 0.254215", \
           "0.178546, 0.179652, 0.183935, 0.191799, 0.206432, 0.223623, 0.246062", \
           "0.167732, 0.168838, 0.173120, 0.180985, 0.195618, 0.212809, 0.235248", \
           "0.158226, 0.159333, 0.163615, 0.171480, 0.186113, 0.203304, 0.225743", \
           "0.148558, 0.149664, 0.153947, 0.161812, 0.176445, 0.193635, 0.216075" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114416, 0.113087, 0.107951, 0.099935, 0.092009, 0.086521, 0.082544", \
           "0.115773, 0.114444, 0.109307, 0.101292, 0.093366, 0.087878, 0.083901", \
           "0.120886, 0.119557, 0.114420, 0.106405, 0.098479, 0.092991, 0.089014", \
           "0.129034, 0.127705, 0.122569, 0.114553, 0.106628, 0.101139, 0.097163", \
           "0.140631, 0.139302, 0.134166, 0.126150, 0.118224, 0.112736, 0.108759", \
           "0.150940, 0.149611, 0.144475, 0.136459, 0.128534, 0.123045, 0.119069", \
           "0.161779, 0.160450, 0.155313, 0.147298, 0.139372, 0.133884, 0.129907" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109929, 0.108819, 0.104467, 0.096694, 0.088848, 0.083484, 0.079469", \
           "0.111286, 0.110176, 0.105824, 0.098050, 0.090205, 0.084841, 0.080826", \
           "0.116399, 0.115289, 0.110937, 0.103163, 0.095318, 0.089954, 0.085939", \
           "0.124547, 0.123437, 0.119085, 0.111312, 0.103467, 0.098102, 0.094088", \
           "0.136144, 0.135034, 0.130682, 0.122909, 0.115063, 0.109699, 0.105684", \
           "0.146453, 0.145343, 0.140991, 0.133218, 0.125373, 0.120008, 0.115994", \
           "0.157292, 0.156182, 0.151830, 0.144056, 0.136211, 0.130847, 0.126832" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.187252, 0.188599, 0.193454, 0.201328, 0.216002, 0.232978, 0.253836", \
           "0.185911, 0.187258, 0.192112, 0.199987, 0.214661, 0.231637, 0.252494", \
           "0.180806, 0.182153, 0.187008, 0.194882, 0.209556, 0.226532, 0.247390", \
           "0.172653, 0.174000, 0.178855, 0.186729, 0.201403, 0.218380, 0.239237", \
           "0.161839, 0.163186, 0.168041, 0.175915, 0.190589, 0.207566, 0.228423", \
           "0.152334, 0.153681, 0.158536, 0.166410, 0.181084, 0.198061, 0.218918", \
           "0.142666, 0.144013, 0.148868, 0.156742, 0.171416, 0.188392, 0.209250" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.193144, 0.194251, 0.198533, 0.206398, 0.221031, 0.238222, 0.260661", \
           "0.191803, 0.192909, 0.197192, 0.205057, 0.219690, 0.236880, 0.259319", \
           "0.186698, 0.187804, 0.192087, 0.199952, 0.214585, 0.231775, 0.254215", \
           "0.178546, 0.179652, 0.183935, 0.191799, 0.206432, 0.223623, 0.246062", \
           "0.167732, 0.168838, 0.173120, 0.180985, 0.195618, 0.212809, 0.235248", \
           "0.158226, 0.159333, 0.163615, 0.171480, 0.186113, 0.203304, 0.225743", \
           "0.148558, 0.149664, 0.153947, 0.161812, 0.176445, 0.193635, 0.216075" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.114416, 0.113087, 0.107951, 0.099935, 0.092009, 0.086521, 0.082544", \
           "0.115773, 0.114444, 0.109307, 0.101292, 0.093366, 0.087878, 0.083901", \
           "0.120886, 0.119557, 0.114420, 0.106405, 0.098479, 0.092991, 0.089014", \
           "0.129034, 0.127705, 0.122569, 0.114553, 0.106628, 0.101139, 0.097163", \
           "0.140631, 0.139302, 0.134166, 0.126150, 0.118224, 0.112736, 0.108759", \
           "0.150940, 0.149611, 0.144475, 0.136459, 0.128534, 0.123045, 0.119069", \
           "0.161779, 0.160450, 0.155313, 0.147298, 0.139372, 0.133884, 0.129907" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.109929, 0.108819, 0.104467, 0.096694, 0.088848, 0.083484, 0.079469", \
           "0.111286, 0.110176, 0.105824, 0.098050, 0.090205, 0.084841, 0.080826", \
           "0.116399, 0.115289, 0.110937, 0.103163, 0.095318, 0.089954, 0.085939", \
           "0.124547, 0.123437, 0.119085, 0.111312, 0.103467, 0.098102, 0.094088", \
           "0.136144, 0.135034, 0.130682, 0.122909, 0.115063, 0.109699, 0.105684", \
           "0.146453, 0.145343, 0.140991, 0.133218, 0.125373, 0.120008, 0.115994", \
           "0.157292, 0.156182, 0.151830, 0.144056, 0.136211, 0.130847, 0.126832" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367, 0.342367");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726, 0.175726");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004476;
      max_transition : 0.306000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.012444, 0.013858, 0.017809, 0.024454, 0.036084, 0.048162, 0.061981", \
           "0.011291, 0.012705, 0.016656, 0.023301, 0.034931, 0.047008, 0.060828", \
           "0.006901, 0.008315, 0.012265, 0.018911, 0.030541, 0.042618, 0.056437", \
           "0.000000, 0.001304, 0.005254, 0.011899, 0.023530, 0.035607, 0.049426", \
           "0.000000, 0.000000, 0.000000, 0.002599, 0.014230, 0.026307, 0.040126", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.006055, 0.018132, 0.031952", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.009818, 0.023637" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014470, 0.016115, 0.020708, 0.028435, 0.041959, 0.056002, 0.072071", \
           "0.013129, 0.014773, 0.019367, 0.027094, 0.040617, 0.054661, 0.070730", \
           "0.008024, 0.009668, 0.014262, 0.021989, 0.035513, 0.049556, 0.065625", \
           "0.000000, 0.001516, 0.006110, 0.013837, 0.027360, 0.041403, 0.057472", \
           "0.000000, 0.000000, 0.000000, 0.003022, 0.016546, 0.030589, 0.046658", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007041, 0.021084, 0.037153", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.011416, 0.027485" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.154698, 0.153200, 0.148019, 0.142531, 0.137333, 0.133905, 0.132188", \
           "0.156061, 0.154563, 0.149382, 0.143895, 0.138697, 0.135269, 0.133552", \
           "0.161163, 0.159665, 0.154484, 0.148996, 0.143798, 0.140370, 0.138653", \
           "0.169435, 0.167937, 0.162756, 0.157268, 0.152070, 0.148642, 0.146925", \
           "0.180924, 0.179426, 0.174245, 0.168757, 0.163559, 0.160131, 0.158414", \
           "0.191228, 0.189730, 0.184549, 0.179061, 0.173863, 0.170435, 0.168718", \
           "0.202100, 0.200602, 0.195421, 0.189933, 0.184735, 0.181307, 0.179590" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.148098, 0.146483, 0.141799, 0.135085, 0.127443, 0.121264, 0.115588", \
           "0.149461, 0.147846, 0.143163, 0.136448, 0.128806, 0.122627, 0.116951", \
           "0.154563, 0.152948, 0.148264, 0.141550, 0.133908, 0.127729, 0.122053", \
           "0.162834, 0.161220, 0.156536, 0.149821, 0.142180, 0.136001, 0.130325", \
           "0.174324, 0.172709, 0.168025, 0.161311, 0.153669, 0.147490, 0.141814", \
           "0.184628, 0.183013, 0.178329, 0.171615, 0.163973, 0.157794, 0.152118", \
           "0.195500, 0.193885, 0.189201, 0.182487, 0.174845, 0.168666, 0.162990" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763, 0.076763");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156, 0.049156");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403, 0.078403");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.046656, 0.046656, 0.046656, 0.046656, 0.046656, 0.046656, 0.046656");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002680;
      max_transition : 0.306000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369", \
            "0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369, 0.504369" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757", \
            "0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757, 0.433757" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.039197, 0.039219, 0.040579, 0.044043, 0.050192, 0.055868, 0.062688", \
            "0.038917, 0.038939, 0.040299, 0.043763, 0.049911, 0.055587, 0.062408", \
            "0.038710, 0.038732, 0.040092, 0.043557, 0.049705, 0.055381, 0.062201", \
            "0.038720, 0.038742, 0.040102, 0.043566, 0.049715, 0.055391, 0.062211", \
            "0.039441, 0.039463, 0.040823, 0.044287, 0.050436, 0.056112, 0.062932", \
            "0.040228, 0.040250, 0.041610, 0.045074, 0.051223, 0.056898, 0.063719", \
            "0.041812, 0.041834, 0.043194, 0.046658, 0.052807, 0.058482, 0.065303" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.039197, 0.039219, 0.040579, 0.044043, 0.050192, 0.055868, 0.062688", \
            "0.038917, 0.038939, 0.040299, 0.043763, 0.049911, 0.055587, 0.062408", \
            "0.038710, 0.038732, 0.040092, 0.043557, 0.049705, 0.055381, 0.062201", \
            "0.038720, 0.038742, 0.040102, 0.043566, 0.049715, 0.055391, 0.062211", \
            "0.039441, 0.039463, 0.040823, 0.044287, 0.050436, 0.056112, 0.062932", \
            "0.040228, 0.040250, 0.041610, 0.045074, 0.051223, 0.056898, 0.063719", \
            "0.041812, 0.041834, 0.043194, 0.046658, 0.052807, 0.058482, 0.065303" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.039197, 0.039219, 0.040579, 0.044043, 0.050192, 0.055868, 0.062688", \
            "0.038917, 0.038939, 0.040299, 0.043763, 0.049911, 0.055587, 0.062408", \
            "0.038710, 0.038732, 0.040092, 0.043557, 0.049705, 0.055381, 0.062201", \
            "0.038720, 0.038742, 0.040102, 0.043566, 0.049715, 0.055391, 0.062211", \
            "0.039441, 0.039463, 0.040823, 0.044287, 0.050436, 0.056112, 0.062932", \
            "0.040228, 0.040250, 0.041610, 0.045074, 0.051223, 0.056898, 0.063719", \
            "0.041812, 0.041834, 0.043194, 0.046658, 0.052807, 0.058482, 0.065303" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.039197, 0.039219, 0.040579, 0.044043, 0.050192, 0.055868, 0.062688", \
            "0.038917, 0.038939, 0.040299, 0.043763, 0.049911, 0.055587, 0.062408", \
            "0.038710, 0.038732, 0.040092, 0.043557, 0.049705, 0.055381, 0.062201", \
            "0.038720, 0.038742, 0.040102, 0.043566, 0.049715, 0.055391, 0.062211", \
            "0.039441, 0.039463, 0.040823, 0.044287, 0.050436, 0.056112, 0.062932", \
            "0.040228, 0.040250, 0.041610, 0.045074, 0.051223, 0.056898, 0.063719", \
            "0.041812, 0.041834, 0.043194, 0.046658, 0.052807, 0.058482, 0.065303" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.039197, 0.039219, 0.040579, 0.044043, 0.050192, 0.055868, 0.062688", \
            "0.038917, 0.038939, 0.040299, 0.043763, 0.049911, 0.055587, 0.062408", \
            "0.038710, 0.038732, 0.040092, 0.043557, 0.049705, 0.055381, 0.062201", \
            "0.038720, 0.038742, 0.040102, 0.043566, 0.049715, 0.055391, 0.062211", \
            "0.039441, 0.039463, 0.040823, 0.044287, 0.050436, 0.056112, 0.062932", \
            "0.040228, 0.040250, 0.041610, 0.045074, 0.051223, 0.056898, 0.063719", \
            "0.041812, 0.041834, 0.043194, 0.046658, 0.052807, 0.058482, 0.065303" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("49.058219, 49.058219, 49.058219, 49.058219, 49.058219, 49.058219, 49.058219");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.230162, 2.230162, 2.230162, 2.230162, 2.230162, 2.230162, 2.230162");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004169;
      max_transition : 0.306000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014153, 0.015579, 0.019590, 0.026371, 0.038163, 0.050634, 0.065083", \
           "0.013000, 0.014426, 0.018437, 0.025217, 0.037009, 0.049481, 0.063930", \
           "0.008610, 0.010036, 0.014046, 0.020827, 0.032619, 0.045091, 0.059540", \
           "0.001598, 0.003025, 0.007035, 0.013816, 0.025608, 0.038080, 0.052529", \
           "0.000000, 0.000000, 0.000000, 0.004516, 0.016308, 0.028779, 0.043228", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008134, 0.020605, 0.035054", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012290, 0.026739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.016457, 0.018116, 0.022779, 0.030664, 0.044376, 0.058877, 0.075678", \
           "0.015116, 0.016774, 0.021438, 0.029323, 0.043034, 0.057536, 0.074337", \
           "0.010011, 0.011669, 0.016333, 0.024218, 0.037929, 0.052431, 0.069232", \
           "0.001859, 0.003517, 0.008181, 0.016065, 0.029777, 0.044279, 0.061080", \
           "0.000000, 0.000000, 0.000000, 0.005251, 0.018963, 0.033464, 0.050266", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009458, 0.023959, 0.040760", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014291, 0.031092" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.154588, 0.153102, 0.147862, 0.142297, 0.137100, 0.133746, 0.132200", \
           "0.155952, 0.154465, 0.149226, 0.143660, 0.138464, 0.135109, 0.133564", \
           "0.161053, 0.159567, 0.154327, 0.148762, 0.143565, 0.140211, 0.138665", \
           "0.169325, 0.167838, 0.162599, 0.157034, 0.151837, 0.148482, 0.146937", \
           "0.180814, 0.179328, 0.174088, 0.168523, 0.163326, 0.159972, 0.158426", \
           "0.191118, 0.189632, 0.184392, 0.178827, 0.173630, 0.170276, 0.168730", \
           "0.201990, 0.200504, 0.195264, 0.189699, 0.184502, 0.181148, 0.179602" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.147515, 0.145867, 0.141139, 0.134148, 0.126057, 0.119320, 0.112881", \
           "0.148879, 0.147230, 0.142503, 0.135511, 0.127421, 0.120684, 0.114244", \
           "0.153980, 0.152332, 0.147604, 0.140613, 0.132522, 0.125785, 0.119346", \
           "0.162252, 0.160604, 0.155876, 0.148885, 0.140794, 0.134057, 0.127617", \
           "0.173742, 0.172093, 0.167365, 0.160374, 0.152283, 0.145546, 0.139107", \
           "0.184045, 0.182397, 0.177669, 0.170678, 0.162587, 0.155850, 0.149411", \
           "0.194917, 0.193269, 0.188541, 0.181550, 0.173459, 0.166722, 0.160283" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.105289, 0.105289, 0.105289, 0.105289, 0.105289, 0.105289, 0.105289");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.066673, 0.066673, 0.066673, 0.066673, 0.066673, 0.066673, 0.066673");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007859;
      max_transition : 0.306000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.577769, 0.579041, 0.583964, 0.593005, 0.609825, 0.629586, 0.655380", \
            "0.574826, 0.576098, 0.581021, 0.590061, 0.606882, 0.626642, 0.652436", \
            "0.563623, 0.564895, 0.569818, 0.578859, 0.595679, 0.615440, 0.641234", \
            "0.545733, 0.547005, 0.551927, 0.560968, 0.577789, 0.597549, 0.623343", \
            "0.522001, 0.523273, 0.528196, 0.537237, 0.554057, 0.580164, 0.613175", \
            "0.501142, 0.502414, 0.507337, 0.520731, 0.546174, 0.573517, 0.606527", \
            "0.497128, 0.497218, 0.502847, 0.517183, 0.543077, 0.570548, 0.603559" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.608178, 0.609517, 0.614699, 0.624215, 0.641921, 0.662722, 0.689873", \
            "0.605080, 0.606419, 0.611601, 0.621117, 0.638823, 0.659624, 0.686775", \
            "0.593288, 0.594626, 0.599808, 0.609325, 0.627031, 0.647831, 0.674983", \
            "0.574456, 0.575794, 0.580976, 0.590493, 0.608198, 0.628999, 0.656151", \
            "0.549475, 0.550814, 0.555996, 0.565512, 0.583218, 0.606672, 0.636382", \
            "0.527518, 0.528857, 0.534039, 0.548138, 0.574920, 0.599644, 0.629353", \
            "0.523293, 0.523388, 0.529313, 0.544403, 0.571185, 0.595909, 0.625618" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.117784, 0.115843, 0.108008, 0.096916, 0.083927, 0.074223, 0.064593", \
            "0.119567, 0.117626, 0.109791, 0.098699, 0.085710, 0.076006, 0.066376", \
            "0.126315, 0.124373, 0.116538, 0.105446, 0.092458, 0.082753, 0.073124", \
            "0.137067, 0.135126, 0.127291, 0.116199, 0.103210, 0.093505, 0.083876", \
            "0.152353, 0.150412, 0.142577, 0.131485, 0.118496, 0.108792, 0.099162", \
            "0.165984, 0.164043, 0.156208, 0.145116, 0.132128, 0.122423, 0.112793", \
            "0.180305, 0.178364, 0.170529, 0.159437, 0.146448, 0.136744, 0.127114" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.109620, 0.107845, 0.100659, 0.088319, 0.072700, 0.060017, 0.046490", \
            "0.111403, 0.109628, 0.102442, 0.090102, 0.074483, 0.061800, 0.048273", \
            "0.118151, 0.116376, 0.109190, 0.096850, 0.081230, 0.068548, 0.055021", \
            "0.128903, 0.127128, 0.119942, 0.107602, 0.091983, 0.079300, 0.065773", \
            "0.144189, 0.142414, 0.135228, 0.122888, 0.107269, 0.094586, 0.081059", \
            "0.157820, 0.156045, 0.148859, 0.136520, 0.120900, 0.108218, 0.094691", \
            "0.172141, 0.170366, 0.163180, 0.150840, 0.135221, 0.122538, 0.109011" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.224491, 2.224491, 2.224491, 2.224491, 2.224491, 2.224491, 2.224491");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("3.935778, 3.935778, 3.935778, 3.935778, 3.935778, 3.935778, 3.935778");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026375;
      max_transition : 0.306000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116725, 0.117040, 0.121235, 0.129822, 0.145386, 0.159945, 0.179276", \
            "0.115604, 0.115919, 0.120114, 0.128701, 0.144265, 0.158824, 0.178155", \
            "0.114778, 0.115093, 0.119288, 0.127875, 0.143439, 0.157998, 0.177328", \
            "0.114817, 0.115132, 0.119327, 0.127915, 0.143478, 0.158037, 0.177368", \
            "0.117701, 0.118016, 0.122211, 0.130799, 0.146362, 0.160921, 0.180252", \
            "0.120849, 0.121163, 0.125358, 0.133946, 0.149510, 0.164068, 0.183399", \
            "0.127185, 0.127500, 0.131695, 0.140282, 0.155846, 0.170404, 0.189735" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.095181, 0.095268, 0.100709, 0.114565, 0.139159, 0.161862, 0.189143", \
            "0.094060, 0.094147, 0.099588, 0.113444, 0.138038, 0.160741, 0.188023", \
            "0.093234, 0.093321, 0.098762, 0.112618, 0.137212, 0.159915, 0.187196", \
            "0.093273, 0.093360, 0.098801, 0.112658, 0.137251, 0.159954, 0.187236", \
            "0.096157, 0.096244, 0.101685, 0.115542, 0.140135, 0.162838, 0.190120", \
            "0.099304, 0.099391, 0.104832, 0.118689, 0.143282, 0.165985, 0.193267", \
            "0.105641, 0.105728, 0.111168, 0.125025, 0.149618, 0.172322, 0.199603" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.124543, 0.124568, 0.123586, 0.118606, 0.108592, 0.098848, 0.086365", \
            "0.125873, 0.125898, 0.124917, 0.119937, 0.109922, 0.100178, 0.087695", \
            "0.130946, 0.130971, 0.129989, 0.125009, 0.114995, 0.105251, 0.092768", \
            "0.139069, 0.139094, 0.138112, 0.133132, 0.123118, 0.113374, 0.100891", \
            "0.150721, 0.150746, 0.149764, 0.144784, 0.134770, 0.125026, 0.112543", \
            "0.161000, 0.161025, 0.160043, 0.155063, 0.145049, 0.135305, 0.122822", \
            "0.171007, 0.171033, 0.170051, 0.165071, 0.155057, 0.145313, 0.132829" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.128804, 0.128670, 0.128009, 0.124101, 0.115846, 0.108340, 0.099098", \
            "0.130134, 0.130000, 0.129339, 0.125431, 0.117177, 0.109670, 0.100429", \
            "0.135207, 0.135073, 0.134412, 0.130504, 0.122249, 0.114743, 0.105502", \
            "0.143330, 0.143196, 0.142535, 0.138627, 0.130372, 0.122866, 0.113625", \
            "0.154982, 0.154848, 0.154187, 0.150279, 0.142024, 0.134518, 0.125277", \
            "0.165261, 0.165127, 0.164466, 0.160558, 0.152303, 0.144797, 0.135556", \
            "0.175268, 0.175134, 0.174473, 0.170566, 0.162311, 0.154804, 0.145563" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.116725, 0.117040, 0.121235, 0.129822, 0.145386, 0.159945, 0.179276", \
            "0.115604, 0.115919, 0.120114, 0.128701, 0.144265, 0.158824, 0.178155", \
            "0.114778, 0.115093, 0.119288, 0.127875, 0.143439, 0.157998, 0.177328", \
            "0.114817, 0.115132, 0.119327, 0.127915, 0.143478, 0.158037, 0.177368", \
            "0.117701, 0.118016, 0.122211, 0.130799, 0.146362, 0.160921, 0.180252", \
            "0.120849, 0.121163, 0.125358, 0.133946, 0.149510, 0.164068, 0.183399", \
            "0.127185, 0.127500, 0.131695, 0.140282, 0.155846, 0.170404, 0.189735" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.095181, 0.095268, 0.100709, 0.114565, 0.139159, 0.161862, 0.189143", \
            "0.094060, 0.094147, 0.099588, 0.113444, 0.138038, 0.160741, 0.188023", \
            "0.093234, 0.093321, 0.098762, 0.112618, 0.137212, 0.159915, 0.187196", \
            "0.093273, 0.093360, 0.098801, 0.112658, 0.137251, 0.159954, 0.187236", \
            "0.096157, 0.096244, 0.101685, 0.115542, 0.140135, 0.162838, 0.190120", \
            "0.099304, 0.099391, 0.104832, 0.118689, 0.143282, 0.165985, 0.193267", \
            "0.105641, 0.105728, 0.111168, 0.125025, 0.149618, 0.172322, 0.199603" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.124543, 0.124568, 0.123586, 0.118606, 0.108592, 0.098848, 0.086365", \
            "0.125873, 0.125898, 0.124917, 0.119937, 0.109922, 0.100178, 0.087695", \
            "0.130946, 0.130971, 0.129989, 0.125009, 0.114995, 0.105251, 0.092768", \
            "0.139069, 0.139094, 0.138112, 0.133132, 0.123118, 0.113374, 0.100891", \
            "0.150721, 0.150746, 0.149764, 0.144784, 0.134770, 0.125026, 0.112543", \
            "0.161000, 0.161025, 0.160043, 0.155063, 0.145049, 0.135305, 0.122822", \
            "0.171007, 0.171033, 0.170051, 0.165071, 0.155057, 0.145313, 0.132829" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.128804, 0.128670, 0.128009, 0.124101, 0.115846, 0.108340, 0.099098", \
            "0.130134, 0.130000, 0.129339, 0.125431, 0.117177, 0.109670, 0.100429", \
            "0.135207, 0.135073, 0.134412, 0.130504, 0.122249, 0.114743, 0.105502", \
            "0.143330, 0.143196, 0.142535, 0.138627, 0.130372, 0.122866, 0.113625", \
            "0.154982, 0.154848, 0.154187, 0.150279, 0.142024, 0.134518, 0.125277", \
            "0.165261, 0.165127, 0.164466, 0.160558, 0.152303, 0.144797, 0.135556", \
            "0.175268, 0.175134, 0.174473, 0.170566, 0.162311, 0.154804, 0.145563" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.347580, 0.347493, 0.342052, 0.328196, 0.303602, 0.280899, 0.253617", \
            "0.348701, 0.348614, 0.343173, 0.329316, 0.304723, 0.282020, 0.254738", \
            "0.349527, 0.349440, 0.343999, 0.330143, 0.305549, 0.282846, 0.255564", \
            "0.349488, 0.349401, 0.343960, 0.330103, 0.305510, 0.282807, 0.255525", \
            "0.346604, 0.346517, 0.341076, 0.327219, 0.302626, 0.279923, 0.252641", \
            "0.343457, 0.343370, 0.337929, 0.324072, 0.299479, 0.276775, 0.249494", \
            "0.337120, 0.337033, 0.331592, 0.317736, 0.293142, 0.270439, 0.243158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.237119, 1.237119, 1.237119, 1.237119, 1.237119, 1.237119, 1.237119");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("1.035167, 1.035167, 1.035167, 1.035167, 1.035167, 1.035167, 1.035167");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004169;
      max_transition : 0.306000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.014153, 0.015579, 0.019590, 0.026371, 0.038163, 0.050634, 0.065083", \
           "0.013000, 0.014426, 0.018437, 0.025217, 0.037009, 0.049481, 0.063930", \
           "0.008610, 0.010036, 0.014046, 0.020827, 0.032619, 0.045091, 0.059540", \
           "0.001598, 0.003025, 0.007035, 0.013816, 0.025608, 0.038080, 0.052529", \
           "0.000000, 0.000000, 0.000000, 0.004516, 0.016308, 0.028779, 0.043228", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008134, 0.020605, 0.035054", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.012290, 0.026739" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.016457, 0.018116, 0.022779, 0.030664, 0.044376, 0.058877, 0.075678", \
           "0.015116, 0.016774, 0.021438, 0.029323, 0.043034, 0.057536, 0.074337", \
           "0.010011, 0.011669, 0.016333, 0.024218, 0.037929, 0.052431, 0.069232", \
           "0.001859, 0.003517, 0.008181, 0.016065, 0.029777, 0.044279, 0.061080", \
           "0.000000, 0.000000, 0.000000, 0.005251, 0.018963, 0.033464, 0.050266", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009458, 0.023959, 0.040760", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.014291, 0.031092" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.154588, 0.153102, 0.147862, 0.142297, 0.137100, 0.133746, 0.132200", \
           "0.155952, 0.154465, 0.149226, 0.143660, 0.138464, 0.135109, 0.133564", \
           "0.161053, 0.159567, 0.154327, 0.148762, 0.143565, 0.140211, 0.138665", \
           "0.169325, 0.167838, 0.162599, 0.157034, 0.151837, 0.148482, 0.146937", \
           "0.180814, 0.179328, 0.174088, 0.168523, 0.163326, 0.159972, 0.158426", \
           "0.191118, 0.189632, 0.184392, 0.178827, 0.173630, 0.170276, 0.168730", \
           "0.201990, 0.200504, 0.195264, 0.189699, 0.184502, 0.181148, 0.179602" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ( \
           "0.147515, 0.145867, 0.141139, 0.134148, 0.126057, 0.119320, 0.112881", \
           "0.148879, 0.147230, 0.142503, 0.135511, 0.127421, 0.120684, 0.114244", \
           "0.153980, 0.152332, 0.147604, 0.140613, 0.132522, 0.125785, 0.119346", \
           "0.162252, 0.160604, 0.155876, 0.148885, 0.140794, 0.134057, 0.127617", \
           "0.173742, 0.172093, 0.167365, 0.160374, 0.152283, 0.145546, 0.139107", \
           "0.184045, 0.182397, 0.177669, 0.170678, 0.162587, 0.155850, 0.149411", \
           "0.194917, 0.193269, 0.188541, 0.181550, 0.173459, 0.166722, 0.160283" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.105289, 0.105289, 0.105289, 0.105289, 0.105289, 0.105289, 0.105289");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
         values ("0.066673, 0.066673, 0.066673, 0.066673, 0.066673, 0.066673, 0.066673");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007859;
      max_transition : 0.306000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.577769, 0.579041, 0.583964, 0.593005, 0.609825, 0.629586, 0.655380", \
            "0.574826, 0.576098, 0.581021, 0.590061, 0.606882, 0.626642, 0.652436", \
            "0.563623, 0.564895, 0.569818, 0.578859, 0.595679, 0.615440, 0.641234", \
            "0.545733, 0.547005, 0.551927, 0.560968, 0.577789, 0.597549, 0.623343", \
            "0.522001, 0.523273, 0.528196, 0.537237, 0.554057, 0.580164, 0.613175", \
            "0.501142, 0.502414, 0.507337, 0.520731, 0.546174, 0.573517, 0.606527", \
            "0.497128, 0.497218, 0.502847, 0.517183, 0.543077, 0.570548, 0.603559" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.608178, 0.609517, 0.614699, 0.624215, 0.641921, 0.662722, 0.689873", \
            "0.605080, 0.606419, 0.611601, 0.621117, 0.638823, 0.659624, 0.686775", \
            "0.593288, 0.594626, 0.599808, 0.609325, 0.627031, 0.647831, 0.674983", \
            "0.574456, 0.575794, 0.580976, 0.590493, 0.608198, 0.628999, 0.656151", \
            "0.549475, 0.550814, 0.555996, 0.565512, 0.583218, 0.606672, 0.636382", \
            "0.527518, 0.528857, 0.534039, 0.548138, 0.574920, 0.599644, 0.629353", \
            "0.523293, 0.523388, 0.529313, 0.544403, 0.571185, 0.595909, 0.625618" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.117784, 0.115843, 0.108008, 0.096916, 0.083927, 0.074223, 0.064593", \
            "0.119567, 0.117626, 0.109791, 0.098699, 0.085710, 0.076006, 0.066376", \
            "0.126315, 0.124373, 0.116538, 0.105446, 0.092458, 0.082753, 0.073124", \
            "0.137067, 0.135126, 0.127291, 0.116199, 0.103210, 0.093505, 0.083876", \
            "0.152353, 0.150412, 0.142577, 0.131485, 0.118496, 0.108792, 0.099162", \
            "0.165984, 0.164043, 0.156208, 0.145116, 0.132128, 0.122423, 0.112793", \
            "0.180305, 0.178364, 0.170529, 0.159437, 0.146448, 0.136744, 0.127114" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.109620, 0.107845, 0.100659, 0.088319, 0.072700, 0.060017, 0.046490", \
            "0.111403, 0.109628, 0.102442, 0.090102, 0.074483, 0.061800, 0.048273", \
            "0.118151, 0.116376, 0.109190, 0.096850, 0.081230, 0.068548, 0.055021", \
            "0.128903, 0.127128, 0.119942, 0.107602, 0.091983, 0.079300, 0.065773", \
            "0.144189, 0.142414, 0.135228, 0.122888, 0.107269, 0.094586, 0.081059", \
            "0.157820, 0.156045, 0.148859, 0.136520, 0.120900, 0.108218, 0.094691", \
            "0.172141, 0.170366, 0.163180, 0.150840, 0.135221, 0.122538, 0.109011" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("2.224491, 2.224491, 2.224491, 2.224491, 2.224491, 2.224491, 2.224491");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ("3.935778, 3.935778, 3.935778, 3.935778, 3.935778, 3.935778, 3.935778");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002724;
      max_transition : 0.306000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445", \
            "0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445, 0.938445" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          index_2 ("0.002, 0.007, 0.028, 0.064, 0.128, 0.201, 0.306");
          values ( \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710", \
            "1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710, 1.488710" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 6.303e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 1.141e-03;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 7.656e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 1.140e-03;
    }
  }
}
