Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 26 23:35:31 2025
| Host         : voidknight-XPS-13-7390 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file register_status_table_methodology_drc_routed.rpt -pb register_status_table_methodology_drc_routed.pb -rpx register_status_table_methodology_drc_routed.rpx
| Design       : register_status_table
| Device       : xc7a35tcpg236-2L
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 46
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 46     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on commit_reg[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on commit_reg[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on commit_reg[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on commit_reg[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on commit_reg[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dest_reg[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dest_reg[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dest_reg[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dest_reg[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dest_reg[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on instr_commit relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on instr_rob[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on instr_rob[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on instr_rob[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on instr_rob[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on instr_rob[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on instr_rob[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on pipeline_reset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on read_ptr[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on read_ptr[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on read_ptr[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on read_ptr[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on read_ptr[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on read_ptr[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on reg_write relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on reset_rob[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on reset_rob[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on reset_rob[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on reset_rob[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on reset_rob[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on reset_rob[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on src1_booking[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on src1_booking[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on src1_booking[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on src1_booking[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on src1_booking[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on src1_booking[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on src1_booking[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on src2_booking[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on src2_booking[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on src2_booking[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on src2_booking[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on src2_booking[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on src2_booking[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on src2_booking[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


