// Seed: 3146131590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  defparam id_7.id_8 = 1 ^ 1;
  assign id_1[1] = 1;
  assign id_1[1] = 1 ? 1 : id_4;
  logic id_9 = 1;
  type_11(
      1, id_7, id_6 ** id_4, id_2
  );
  always @(1)
    if (1'b0) id_8 <= id_7;
    else id_4 <= id_7;
  assign id_3 = "";
endmodule
