// Seed: 407778746
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4
);
  always @(posedge id_2 or ~(id_1)) begin
    id_4 <= id_3;
  end
endmodule
