#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb  2 19:10:24 2022
# Process ID: 8707
# Current directory: /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1
# Command line: vivado -log Top_thresh_encr3_1lakhand5_600ms.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_thresh_encr3_1lakhand5_600ms.tcl
# Log file: /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1/Top_thresh_encr3_1lakhand5_600ms.vds
# Journal file: /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_thresh_encr3_1lakhand5_600ms.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2085.590 ; gain = 0.047 ; free physical = 5119 ; free virtual = 12144
Command: synth_design -top Top_thresh_encr3_1lakhand5_600ms -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8806
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.715 ; gain = 0.000 ; free physical = 4497 ; free virtual = 11557
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_thresh_encr3_1lakhand5_600ms' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mkAesDPA_Wrapper1' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkAesDPA_Wrapper1.v:35]
INFO: [Synth 8-6157] synthesizing module 'mkinv_sbox_threshold' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkinv_sbox_threshold.v:36]
INFO: [Synth 8-6157] synthesizing module 'inv_sbox' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:541]
INFO: [Synth 8-6157] synthesizing module 'cob' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:449]
INFO: [Synth 8-6155] done synthesizing module 'cob' (1#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:449]
INFO: [Synth 8-6157] synthesizing module 'invGF2_4_2' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:462]
INFO: [Synth 8-6157] synthesizing module 'GF2_4sqr_v' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4sqr_v' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:11]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult_t_thres' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:81]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult_t' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:30]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult_t' (3#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:30]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult_t_thres' (4#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:81]
INFO: [Synth 8-6157] synthesizing module 'GF2_4sqr' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:2]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4sqr' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:2]
INFO: [Synth 8-6157] synthesizing module 'invGF2_4_thres' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:268]
INFO: [Synth 8-6157] synthesizing module 'i_cob' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:245]
INFO: [Synth 8-6155] done synthesizing module 'i_cob' (6#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:245]
INFO: [Synth 8-6157] synthesizing module 'i_cob_inv' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:256]
INFO: [Synth 8-6155] done synthesizing module 'i_cob_inv' (7#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:256]
INFO: [Synth 8-6155] done synthesizing module 'invGF2_4_thres' (8#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:268]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult_thres' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:163]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:62]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult' (9#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:62]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult_thres' (10#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:163]
INFO: [Synth 8-6155] done synthesizing module 'invGF2_4_2' (11#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:462]
INFO: [Synth 8-6157] synthesizing module 'icob' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:436]
INFO: [Synth 8-6155] done synthesizing module 'icob' (12#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:436]
INFO: [Synth 8-6155] done synthesizing module 'inv_sbox' (13#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/inv_sbox.v:541]
INFO: [Synth 8-6155] done synthesizing module 'mkinv_sbox_threshold' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkinv_sbox_threshold.v:36]
INFO: [Synth 8-6157] synthesizing module 'mksbox_threshold' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mksbox_threshold.v:36]
INFO: [Synth 8-6157] synthesizing module 'sbox' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:531]
INFO: [Synth 8-6157] synthesizing module 'cob_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:450]
INFO: [Synth 8-6155] done synthesizing module 'cob_' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:450]
INFO: [Synth 8-6157] synthesizing module 'invGF2_4_2_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:463]
INFO: [Synth 8-6157] synthesizing module 'GF2_4sqr_v_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4sqr_v_' (16#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:12]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult_t_thres_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:77]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult_t_thres_' (17#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:77]
INFO: [Synth 8-6157] synthesizing module 'GF2_4sqr_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4sqr_' (18#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:3]
INFO: [Synth 8-6157] synthesizing module 'invGF2_4_thres_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:260]
INFO: [Synth 8-6155] done synthesizing module 'invGF2_4_thres_' (19#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:260]
INFO: [Synth 8-6157] synthesizing module 'GF2_4mult_thres_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:157]
INFO: [Synth 8-6155] done synthesizing module 'GF2_4mult_thres_' (20#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:157]
INFO: [Synth 8-6155] done synthesizing module 'invGF2_4_2_' (21#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:463]
INFO: [Synth 8-6157] synthesizing module 'icobaff_' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:437]
INFO: [Synth 8-6155] done synthesizing module 'icobaff_' (22#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:437]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (23#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/sbox.v:531]
INFO: [Synth 8-6155] done synthesizing module 'mksbox_threshold' (24#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mksbox_threshold.v:36]
INFO: [Synth 8-6157] synthesizing module 'mkRconRom' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkRconRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mkRconRom' (25#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkRconRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mkAesDPA_Wrapper1' (26#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/v2/verilog_files/mkAesDPA_Wrapper1.v:35]
WARNING: [Synth 8-689] width (1) of port connection 'outp_fix' does not match port width (128) of module 'mkAesDPA_Wrapper1' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:53]
WARNING: [Synth 8-7071] port 'RDY_trigger_pin1' of module 'mkAesDPA_Wrapper1' is unconnected for instance 'M' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:50]
WARNING: [Synth 8-7071] port 'RDY_done_sig' of module 'mkAesDPA_Wrapper1' is unconnected for instance 'M' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:50]
WARNING: [Synth 8-7071] port 'RDY_outp_fix' of module 'mkAesDPA_Wrapper1' is unconnected for instance 'M' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:50]
WARNING: [Synth 8-7023] instance 'M' of module 'mkAesDPA_Wrapper1' has 8 connections declared, but only 5 given [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1/.Xil/Vivado-8707-surya-Legion/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (27#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1/.Xil/Vivado-8707-surya-Legion/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Top_thresh_encr3_1lakhand5_600ms' (28#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/imports/verilog_files/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2211.590 ; gain = 125.875 ; free physical = 4475 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2214.559 ; gain = 128.844 ; free physical = 4326 ; free virtual = 11536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2214.559 ; gain = 128.844 ; free physical = 4326 ; free virtual = 11536
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2214.559 ; gain = 0.000 ; free physical = 4243 ; free virtual = 11521
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cl'
Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: Missing name/value pair in -dict argument. [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc:46]
Finished Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_thresh_encr3_1lakhand5_600ms_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_thresh_encr3_1lakhand5_600ms_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_thresh_encr3_1lakhand5_600ms_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.340 ; gain = 0.000 ; free physical = 3887 ; free virtual = 11412
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2379.340 ; gain = 0.000 ; free physical = 3887 ; free virtual = 11412
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2379.340 ; gain = 293.625 ; free physical = 3988 ; free virtual = 11502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2379.340 ; gain = 293.625 ; free physical = 3989 ; free virtual = 11502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_N. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_N. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_P. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_P. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for cl. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2379.340 ; gain = 293.625 ; free physical = 3991 ; free virtual = 11505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2379.340 ; gain = 293.625 ; free physical = 3988 ; free virtual = 11499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 26    
	   5 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 25    
	   6 Input      8 Bit         XORs := 4     
	   8 Input      8 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 2     
	   9 Input      8 Bit         XORs := 1     
	   7 Input      8 Bit         XORs := 4     
	   5 Input      8 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 51    
	   3 Input      4 Bit         XORs := 39    
	   9 Input      4 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 275   
	   3 Input      1 Bit         XORs := 166   
	   5 Input      1 Bit         XORs := 146   
	   4 Input      1 Bit         XORs := 134   
	  39 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 7     
	  69 Input      1 Bit         XORs := 3     
	  33 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	  42 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 93    
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   4 Input  128 Bit        Muxes := 2     
	   3 Input  127 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 10    
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 44    
	   4 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 2     
	   3 Input   30 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 6     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 60    
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:05 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3495 ; free virtual = 11202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:25 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3349 ; free virtual = 11064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:11 ; elapsed = 00:03:26 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3355 ; free virtual = 11069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:38 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3336 ; free virtual = 11051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:31 ; elapsed = 00:03:47 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3335 ; free virtual = 11051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:03:47 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3335 ; free virtual = 11051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:48 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3333 ; free virtual = 11048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:48 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3333 ; free virtual = 11048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:33 ; elapsed = 00:03:49 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3334 ; free virtual = 11050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:33 ; elapsed = 00:03:49 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3335 ; free virtual = 11050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    16|
|3     |LUT1    |     6|
|4     |LUT2    |   290|
|5     |LUT3    |   249|
|6     |LUT4    |   335|
|7     |LUT5    |   479|
|8     |LUT6    |  1256|
|9     |MUXF7   |   118|
|10    |MUXF8   |    24|
|11    |FDRE    |  2870|
|12    |FDSE    |    50|
|13    |IBUF    |     1|
|14    |OBUF    |     5|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:03:49 . Memory (MB): peak = 2391.324 ; gain = 305.609 ; free physical = 3335 ; free virtual = 11050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:03:40 . Memory (MB): peak = 2391.324 ; gain = 140.828 ; free physical = 3387 ; free virtual = 11103
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:03:50 . Memory (MB): peak = 2391.332 ; gain = 305.609 ; free physical = 3387 ; free virtual = 11103
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2391.332 ; gain = 0.000 ; free physical = 3455 ; free virtual = 11174
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_thresh_encr3_1lakhand5_600ms' is not ideal for floorplanning, since the cellview 'mkAesDPA_Wrapper1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.340 ; gain = 0.000 ; free physical = 3401 ; free virtual = 11119
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:04:12 . Memory (MB): peak = 2423.340 ; gain = 337.750 ; free physical = 3538 ; free virtual = 11256
INFO: [Common 17-1381] The checkpoint '/home/surya/Desktop/sem_5/Diff-power-analysis/new_attempt/aes_threshold/threshold_fpga/threshold_fpga.runs/synth_1/Top_thresh_encr3_1lakhand5_600ms.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_thresh_encr3_1lakhand5_600ms_utilization_synth.rpt -pb Top_thresh_encr3_1lakhand5_600ms_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  2 19:15:12 2022...
