#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a3f1e90060 .scope module, "seq_mul_tb" "seq_mul_tb" 2 2;
 .timescale -9 -10;
v0x55a3f1eccf60_0 .var "a", 3 0;
v0x55a3f1ecd040_0 .var "b", 3 0;
v0x55a3f1ecd100_0 .var "clk", 0 0;
v0x55a3f1ecd1a0_0 .net "op", 7 0, L_0x55a3f1ed17c0;  1 drivers
v0x55a3f1ecd240_0 .var "start", 0 0;
S_0x55a3f1ea13c0 .scope module, "uut" "seq_mul" 2 12, 3 2 0, S_0x55a3f1e90060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /OUTPUT 8 "op"
L_0x55a3f1ecda20 .functor AND 1, L_0x55a3f1ecd830, L_0x55a3f1ecd900, C4<1>, C4<1>;
L_0x55a3f1ecdd30 .functor AND 1, L_0x55a3f1ecdb30, L_0x55a3f1ecdc60, C4<1>, C4<1>;
L_0x55a3f1ece030 .functor AND 1, L_0x55a3f1ecde20, L_0x55a3f1ecdec0, C4<1>, C4<1>;
L_0x55a3f1ece460 .functor AND 1, L_0x55a3f1ece2d0, L_0x55a3f1ece3c0, C4<1>, C4<1>;
L_0x55a3f1ed1540 .functor OR 1, v0x55a3f1ecd240_0, v0x55a3f1ebffe0_0, C4<0>, C4<0>;
L_0x55a3f1ed1600 .functor BUFZ 1, L_0x55a3f1ed1280, C4<0>, C4<0>, C4<0>;
v0x55a3f1ecb580_0 .net *"_s11", 0 0, L_0x55a3f1ecdb30;  1 drivers
v0x55a3f1ecb680_0 .net *"_s13", 0 0, L_0x55a3f1ecdc60;  1 drivers
v0x55a3f1ecb760_0 .net *"_s14", 0 0, L_0x55a3f1ecdd30;  1 drivers
v0x55a3f1ecb820_0 .net *"_s19", 0 0, L_0x55a3f1ecde20;  1 drivers
v0x55a3f1ecb900_0 .net *"_s21", 0 0, L_0x55a3f1ecdec0;  1 drivers
v0x55a3f1ecba30_0 .net *"_s22", 0 0, L_0x55a3f1ece030;  1 drivers
v0x55a3f1ecbb10_0 .net *"_s28", 0 0, L_0x55a3f1ece2d0;  1 drivers
v0x55a3f1ecbbf0_0 .net *"_s3", 0 0, L_0x55a3f1ecd830;  1 drivers
v0x55a3f1ecbcd0_0 .net *"_s30", 0 0, L_0x55a3f1ece3c0;  1 drivers
v0x55a3f1ecbdb0_0 .net *"_s31", 0 0, L_0x55a3f1ece460;  1 drivers
v0x55a3f1ecbe90_0 .net *"_s5", 0 0, L_0x55a3f1ecd900;  1 drivers
v0x55a3f1ecbf70_0 .net *"_s6", 0 0, L_0x55a3f1ecda20;  1 drivers
v0x55a3f1ecc050_0 .net "a", 3 0, v0x55a3f1eccf60_0;  1 drivers
v0x55a3f1ecc110_0 .net "a1", 3 0, L_0x55a3f1ecd5d0;  1 drivers
v0x55a3f1ecc1e0_0 .net "b", 3 0, v0x55a3f1ecd040_0;  1 drivers
v0x55a3f1ecc2b0_0 .net "c", 3 0, L_0x55a3f1ed01d0;  1 drivers
v0x55a3f1ecc350_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  1 drivers
v0x55a3f1ecc500_0 .net "cy", 0 0, L_0x55a3f1ecfde0;  1 drivers
v0x55a3f1ecc5a0_0 .net "en", 0 0, L_0x55a3f1ed1280;  1 drivers
v0x55a3f1ecc6d0_0 .net "ld", 0 0, L_0x55a3f1ed1600;  1 drivers
v0x55a3f1ecc770_0 .net "load", 0 0, L_0x55a3f1ed1540;  1 drivers
v0x55a3f1ecc810_0 .net "op", 7 0, L_0x55a3f1ed17c0;  alias, 1 drivers
v0x55a3f1ecc8d0_0 .net "out", 1 0, v0x55a3f1ebff00_0;  1 drivers
v0x55a3f1ecc9c0_0 .net "p", 8 0, L_0x55a3f1ed1030;  1 drivers
v0x55a3f1ecca90_0 .net "start", 0 0, v0x55a3f1ecd240_0;  1 drivers
v0x55a3f1eccd40_0 .net "t", 3 0, L_0x55a3f1ece0f0;  1 drivers
v0x55a3f1ecce10_0 .net "tc", 0 0, v0x55a3f1ebffe0_0;  1 drivers
L_0x55a3f1ecd830 .part L_0x55a3f1ecd5d0, 0, 1;
L_0x55a3f1ecd900 .part L_0x55a3f1ed1030, 0, 1;
L_0x55a3f1ecdb30 .part L_0x55a3f1ecd5d0, 1, 1;
L_0x55a3f1ecdc60 .part L_0x55a3f1ed1030, 0, 1;
L_0x55a3f1ecde20 .part L_0x55a3f1ecd5d0, 2, 1;
L_0x55a3f1ecdec0 .part L_0x55a3f1ed1030, 0, 1;
L_0x55a3f1ece0f0 .concat8 [ 1 1 1 1], L_0x55a3f1ecda20, L_0x55a3f1ecdd30, L_0x55a3f1ece030, L_0x55a3f1ece460;
L_0x55a3f1ece2d0 .part L_0x55a3f1ecd5d0, 3, 1;
L_0x55a3f1ece3c0 .part L_0x55a3f1ed1030, 0, 1;
L_0x55a3f1ed0270 .part L_0x55a3f1ed1030, 5, 4;
L_0x55a3f1ed17c0 .part L_0x55a3f1ed1030, 1, 8;
S_0x55a3f1e9fa80 .scope module, "ad" "adder_4bit" 3 20, 4 19 0, S_0x55a3f1ea13c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "sum"
    .port_info 3 /OUTPUT 1 "cy"
v0x55a3f1ebf120_0 .net "a", 3 0, L_0x55a3f1ed0270;  1 drivers
v0x55a3f1ebf220_0 .net "b", 3 0, L_0x55a3f1ece0f0;  alias, 1 drivers
v0x55a3f1ebf300_0 .net "cout1", 0 0, L_0x55a3f1ece9d0;  1 drivers
v0x55a3f1ebf3a0_0 .net "cout2", 0 0, L_0x55a3f1ecf010;  1 drivers
v0x55a3f1ebf440_0 .net "cout3", 0 0, L_0x55a3f1ecf6a0;  1 drivers
v0x55a3f1ebf530_0 .net "cy", 0 0, L_0x55a3f1ecfde0;  alias, 1 drivers
v0x55a3f1ebf5d0_0 .net "sum", 3 0, L_0x55a3f1ed01d0;  alias, 1 drivers
L_0x55a3f1ecead0 .part L_0x55a3f1ed0270, 0, 1;
L_0x55a3f1ecec00 .part L_0x55a3f1ece0f0, 0, 1;
L_0x55a3f1ecf110 .part L_0x55a3f1ed0270, 1, 1;
L_0x55a3f1ecf240 .part L_0x55a3f1ece0f0, 1, 1;
L_0x55a3f1ecf7e0 .part L_0x55a3f1ed0270, 2, 1;
L_0x55a3f1ecf910 .part L_0x55a3f1ece0f0, 2, 1;
L_0x55a3f1ecfe90 .part L_0x55a3f1ed0270, 3, 1;
L_0x55a3f1ed0050 .part L_0x55a3f1ece0f0, 3, 1;
L_0x55a3f1ed01d0 .concat8 [ 1 1 1 1], L_0x55a3f1ece7c0, L_0x55a3f1eceea0, L_0x55a3f1ecf4e0, L_0x55a3f1ecfbc0;
S_0x55a3f1e9e140 .scope module, "m1" "fa" 4 24, 4 10 0, S_0x55a3f1e9fa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55a3f1ece9d0 .functor OR 1, L_0x55a3f1ece700, L_0x55a3f1ece960, C4<0>, C4<0>;
v0x55a3f1ebaa60_0 .net "a", 0 0, L_0x55a3f1ecead0;  1 drivers
v0x55a3f1ebab20_0 .net "b", 0 0, L_0x55a3f1ecec00;  1 drivers
L_0x7f2ee03a7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ebabf0_0 .net "cin", 0 0, L_0x7f2ee03a7018;  1 drivers
v0x55a3f1ebacf0_0 .net "cout", 0 0, L_0x55a3f1ece9d0;  alias, 1 drivers
v0x55a3f1ebad90_0 .net "sum", 0 0, L_0x55a3f1ece7c0;  1 drivers
v0x55a3f1ebae80_0 .net "t1", 0 0, L_0x55a3f1ece5f0;  1 drivers
v0x55a3f1ebaf70_0 .net "t2", 0 0, L_0x55a3f1ece700;  1 drivers
v0x55a3f1ebb010_0 .net "t4", 0 0, L_0x55a3f1ece960;  1 drivers
S_0x55a3f1e9c770 .scope module, "X1" "ha" 4 14, 4 5 0, S_0x55a3f1e9e140;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ece5f0 .functor XOR 1, L_0x55a3f1ecead0, L_0x55a3f1ecec00, C4<0>, C4<0>;
L_0x55a3f1ece700 .functor AND 1, L_0x55a3f1ecead0, L_0x55a3f1ecec00, C4<1>, C4<1>;
v0x55a3f1e905c0_0 .net "a", 0 0, L_0x55a3f1ecead0;  alias, 1 drivers
v0x55a3f1e89ea0_0 .net "b", 0 0, L_0x55a3f1ecec00;  alias, 1 drivers
v0x55a3f1e88fc0_0 .net "cout", 0 0, L_0x55a3f1ece700;  alias, 1 drivers
v0x55a3f1e880e0_0 .net "sum", 0 0, L_0x55a3f1ece5f0;  alias, 1 drivers
S_0x55a3f1eba6a0 .scope module, "X2" "ha" 4 15, 4 5 0, S_0x55a3f1e9e140;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ece7c0 .functor XOR 1, L_0x7f2ee03a7018, L_0x55a3f1ece5f0, C4<0>, C4<0>;
L_0x55a3f1ece960 .functor AND 1, L_0x7f2ee03a7018, L_0x55a3f1ece5f0, C4<1>, C4<1>;
v0x55a3f1e87160_0 .net "a", 0 0, L_0x7f2ee03a7018;  alias, 1 drivers
v0x55a3f1ea47c0_0 .net "b", 0 0, L_0x55a3f1ece5f0;  alias, 1 drivers
v0x55a3f1e9a260_0 .net "cout", 0 0, L_0x55a3f1ece960;  alias, 1 drivers
v0x55a3f1eba930_0 .net "sum", 0 0, L_0x55a3f1ece7c0;  alias, 1 drivers
S_0x55a3f1ebb110 .scope module, "m2" "fa" 4 25, 4 10 0, S_0x55a3f1e9fa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55a3f1ecf010 .functor OR 1, L_0x55a3f1ecee30, L_0x55a3f1ecefa0, C4<0>, C4<0>;
v0x55a3f1ebbfb0_0 .net "a", 0 0, L_0x55a3f1ecf110;  1 drivers
v0x55a3f1ebc070_0 .net "b", 0 0, L_0x55a3f1ecf240;  1 drivers
v0x55a3f1ebc140_0 .net "cin", 0 0, L_0x55a3f1ece9d0;  alias, 1 drivers
v0x55a3f1ebc260_0 .net "cout", 0 0, L_0x55a3f1ecf010;  alias, 1 drivers
v0x55a3f1ebc300_0 .net "sum", 0 0, L_0x55a3f1eceea0;  1 drivers
v0x55a3f1ebc3f0_0 .net "t1", 0 0, L_0x55a3f1ecedc0;  1 drivers
v0x55a3f1ebc4e0_0 .net "t2", 0 0, L_0x55a3f1ecee30;  1 drivers
v0x55a3f1ebc580_0 .net "t4", 0 0, L_0x55a3f1ecefa0;  1 drivers
S_0x55a3f1ebb360 .scope module, "X1" "ha" 4 14, 4 5 0, S_0x55a3f1ebb110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ecedc0 .functor XOR 1, L_0x55a3f1ecf110, L_0x55a3f1ecf240, C4<0>, C4<0>;
L_0x55a3f1ecee30 .functor AND 1, L_0x55a3f1ecf110, L_0x55a3f1ecf240, C4<1>, C4<1>;
v0x55a3f1ebb5d0_0 .net "a", 0 0, L_0x55a3f1ecf110;  alias, 1 drivers
v0x55a3f1ebb6b0_0 .net "b", 0 0, L_0x55a3f1ecf240;  alias, 1 drivers
v0x55a3f1ebb770_0 .net "cout", 0 0, L_0x55a3f1ecee30;  alias, 1 drivers
v0x55a3f1ebb840_0 .net "sum", 0 0, L_0x55a3f1ecedc0;  alias, 1 drivers
S_0x55a3f1ebb9b0 .scope module, "X2" "ha" 4 15, 4 5 0, S_0x55a3f1ebb110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1eceea0 .functor XOR 1, L_0x55a3f1ece9d0, L_0x55a3f1ecedc0, C4<0>, C4<0>;
L_0x55a3f1ecefa0 .functor AND 1, L_0x55a3f1ece9d0, L_0x55a3f1ecedc0, C4<1>, C4<1>;
v0x55a3f1ebbc10_0 .net "a", 0 0, L_0x55a3f1ece9d0;  alias, 1 drivers
v0x55a3f1ebbce0_0 .net "b", 0 0, L_0x55a3f1ecedc0;  alias, 1 drivers
v0x55a3f1ebbdb0_0 .net "cout", 0 0, L_0x55a3f1ecefa0;  alias, 1 drivers
v0x55a3f1ebbe80_0 .net "sum", 0 0, L_0x55a3f1eceea0;  alias, 1 drivers
S_0x55a3f1ebc650 .scope module, "m3" "fa" 4 26, 4 10 0, S_0x55a3f1e9fa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55a3f1ecf6a0 .functor OR 1, L_0x55a3f1ecf470, L_0x55a3f1ecf630, C4<0>, C4<0>;
v0x55a3f1ebd520_0 .net "a", 0 0, L_0x55a3f1ecf7e0;  1 drivers
v0x55a3f1ebd5e0_0 .net "b", 0 0, L_0x55a3f1ecf910;  1 drivers
v0x55a3f1ebd6b0_0 .net "cin", 0 0, L_0x55a3f1ecf010;  alias, 1 drivers
v0x55a3f1ebd7d0_0 .net "cout", 0 0, L_0x55a3f1ecf6a0;  alias, 1 drivers
v0x55a3f1ebd870_0 .net "sum", 0 0, L_0x55a3f1ecf4e0;  1 drivers
v0x55a3f1ebd960_0 .net "t1", 0 0, L_0x55a3f1ecf400;  1 drivers
v0x55a3f1ebda50_0 .net "t2", 0 0, L_0x55a3f1ecf470;  1 drivers
v0x55a3f1ebdaf0_0 .net "t4", 0 0, L_0x55a3f1ecf630;  1 drivers
S_0x55a3f1ebc8d0 .scope module, "X1" "ha" 4 14, 4 5 0, S_0x55a3f1ebc650;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ecf400 .functor XOR 1, L_0x55a3f1ecf7e0, L_0x55a3f1ecf910, C4<0>, C4<0>;
L_0x55a3f1ecf470 .functor AND 1, L_0x55a3f1ecf7e0, L_0x55a3f1ecf910, C4<1>, C4<1>;
v0x55a3f1ebcb40_0 .net "a", 0 0, L_0x55a3f1ecf7e0;  alias, 1 drivers
v0x55a3f1ebcc20_0 .net "b", 0 0, L_0x55a3f1ecf910;  alias, 1 drivers
v0x55a3f1ebcce0_0 .net "cout", 0 0, L_0x55a3f1ecf470;  alias, 1 drivers
v0x55a3f1ebcdb0_0 .net "sum", 0 0, L_0x55a3f1ecf400;  alias, 1 drivers
S_0x55a3f1ebcf20 .scope module, "X2" "ha" 4 15, 4 5 0, S_0x55a3f1ebc650;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ecf4e0 .functor XOR 1, L_0x55a3f1ecf010, L_0x55a3f1ecf400, C4<0>, C4<0>;
L_0x55a3f1ecf630 .functor AND 1, L_0x55a3f1ecf010, L_0x55a3f1ecf400, C4<1>, C4<1>;
v0x55a3f1ebd180_0 .net "a", 0 0, L_0x55a3f1ecf010;  alias, 1 drivers
v0x55a3f1ebd250_0 .net "b", 0 0, L_0x55a3f1ecf400;  alias, 1 drivers
v0x55a3f1ebd320_0 .net "cout", 0 0, L_0x55a3f1ecf630;  alias, 1 drivers
v0x55a3f1ebd3f0_0 .net "sum", 0 0, L_0x55a3f1ecf4e0;  alias, 1 drivers
S_0x55a3f1ebdbc0 .scope module, "m4" "fa" 4 27, 4 10 0, S_0x55a3f1e9fa80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x55a3f1ecfde0 .functor OR 1, L_0x55a3f1ecfb30, L_0x55a3f1ecfd50, C4<0>, C4<0>;
v0x55a3f1ebea80_0 .net "a", 0 0, L_0x55a3f1ecfe90;  1 drivers
v0x55a3f1ebeb40_0 .net "b", 0 0, L_0x55a3f1ed0050;  1 drivers
v0x55a3f1ebec10_0 .net "cin", 0 0, L_0x55a3f1ecf6a0;  alias, 1 drivers
v0x55a3f1ebed30_0 .net "cout", 0 0, L_0x55a3f1ecfde0;  alias, 1 drivers
v0x55a3f1ebedd0_0 .net "sum", 0 0, L_0x55a3f1ecfbc0;  1 drivers
v0x55a3f1ebeec0_0 .net "t1", 0 0, L_0x55a3f1ecfa80;  1 drivers
v0x55a3f1ebefb0_0 .net "t2", 0 0, L_0x55a3f1ecfb30;  1 drivers
v0x55a3f1ebf050_0 .net "t4", 0 0, L_0x55a3f1ecfd50;  1 drivers
S_0x55a3f1ebde10 .scope module, "X1" "ha" 4 14, 4 5 0, S_0x55a3f1ebdbc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ecfa80 .functor XOR 1, L_0x55a3f1ecfe90, L_0x55a3f1ed0050, C4<0>, C4<0>;
L_0x55a3f1ecfb30 .functor AND 1, L_0x55a3f1ecfe90, L_0x55a3f1ed0050, C4<1>, C4<1>;
v0x55a3f1ebe0a0_0 .net "a", 0 0, L_0x55a3f1ecfe90;  alias, 1 drivers
v0x55a3f1ebe180_0 .net "b", 0 0, L_0x55a3f1ed0050;  alias, 1 drivers
v0x55a3f1ebe240_0 .net "cout", 0 0, L_0x55a3f1ecfb30;  alias, 1 drivers
v0x55a3f1ebe310_0 .net "sum", 0 0, L_0x55a3f1ecfa80;  alias, 1 drivers
S_0x55a3f1ebe480 .scope module, "X2" "ha" 4 15, 4 5 0, S_0x55a3f1ebdbc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
L_0x55a3f1ecfbc0 .functor XOR 1, L_0x55a3f1ecf6a0, L_0x55a3f1ecfa80, C4<0>, C4<0>;
L_0x55a3f1ecfd50 .functor AND 1, L_0x55a3f1ecf6a0, L_0x55a3f1ecfa80, C4<1>, C4<1>;
v0x55a3f1ebe6e0_0 .net "a", 0 0, L_0x55a3f1ecf6a0;  alias, 1 drivers
v0x55a3f1ebe7b0_0 .net "b", 0 0, L_0x55a3f1ecfa80;  alias, 1 drivers
v0x55a3f1ebe880_0 .net "cout", 0 0, L_0x55a3f1ecfd50;  alias, 1 drivers
v0x55a3f1ebe950_0 .net "sum", 0 0, L_0x55a3f1ecfbc0;  alias, 1 drivers
S_0x55a3f1ebf720 .scope module, "cnt" "cnt4" 3 24, 4 99 0, S_0x55a3f1ea13c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 2 "out"
    .port_info 1 /INPUT 2 "data"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 1 "tc"
    .port_info 6 /INPUT 2 "lmt"
P_0x55a3f1ebf910 .param/l "reset" 0 4 105, +C4<00000000000000000000000000000000>;
v0x55a3f1ebfa80_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
L_0x7f2ee03a7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ebfb60_0 .net "data", 1 0, L_0x7f2ee03a7060;  1 drivers
v0x55a3f1ebfc40_0 .net "en", 0 0, L_0x55a3f1ed1280;  alias, 1 drivers
L_0x7f2ee03a70a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ebfd10_0 .net "lmt", 1 0, L_0x7f2ee03a70a8;  1 drivers
v0x55a3f1ebfdf0_0 .net "load", 0 0, L_0x55a3f1ed1540;  alias, 1 drivers
v0x55a3f1ebff00_0 .var "out", 1 0;
v0x55a3f1ebffe0_0 .var "tc", 0 0;
E_0x55a3f1e65550 .event posedge, v0x55a3f1ebfa80_0;
S_0x55a3f1ec0180 .scope module, "pg1" "pg" 3 25, 4 63 0, S_0x55a3f1ea13c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /INPUT 1 "tc"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
P_0x55a3f1ea5580 .param/l "gnd" 0 4 69, C4<0>;
P_0x55a3f1ea55c0 .param/l "vdd" 0 4 68, C4<1>;
v0x55a3f1ec1730_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec1840_0 .net "q", 0 0, L_0x55a3f1ed1280;  alias, 1 drivers
L_0x7f2ee03a7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ec1900_0 .net "reset", 0 0, L_0x7f2ee03a7180;  1 drivers
v0x55a3f1ec19a0_0 .net "start", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec1a70_0 .net "t1", 0 0, L_0x55a3f1ed1370;  1 drivers
v0x55a3f1ec1bb0_0 .net "t2", 0 0, v0x55a3f1ec1540_0;  1 drivers
v0x55a3f1ec1ca0_0 .net "tc", 0 0, v0x55a3f1ebffe0_0;  alias, 1 drivers
S_0x55a3f1ec04e0 .scope module, "M1" "mux" 4 71, 4 1 0, S_0x55a3f1ec0180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec0750_0 .net "A", 0 0, v0x55a3f1ec1540_0;  alias, 1 drivers
L_0x7f2ee03a70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ec0830_0 .net "B", 0 0, L_0x7f2ee03a70f0;  1 drivers
v0x55a3f1ec08f0_0 .net "S", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec09c0_0 .net "Y", 0 0, L_0x55a3f1ed1280;  alias, 1 drivers
L_0x55a3f1ed1280 .functor MUXZ 1, v0x55a3f1ec1540_0, L_0x7f2ee03a70f0, v0x55a3f1ecd240_0, C4<>;
S_0x55a3f1ec0b20 .scope module, "M2" "mux" 4 72, 4 1 0, S_0x55a3f1ec0180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec0d80_0 .net "A", 0 0, L_0x55a3f1ed1280;  alias, 1 drivers
L_0x7f2ee03a7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a3f1ec0e70_0 .net "B", 0 0, L_0x7f2ee03a7138;  1 drivers
v0x55a3f1ec0f30_0 .net "S", 0 0, v0x55a3f1ebffe0_0;  alias, 1 drivers
v0x55a3f1ec1000_0 .net "Y", 0 0, L_0x55a3f1ed1370;  alias, 1 drivers
L_0x55a3f1ed1370 .functor MUXZ 1, L_0x55a3f1ed1280, L_0x7f2ee03a7138, v0x55a3f1ebffe0_0, C4<>;
S_0x55a3f1ec1130 .scope module, "d2" "DFF" 4 73, 4 31 0, S_0x55a3f1ec0180;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec13a0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec1470_0 .net "d", 0 0, L_0x55a3f1ed1370;  alias, 1 drivers
v0x55a3f1ec1540_0 .var "q", 0 0;
v0x55a3f1ec1640_0 .net "reset", 0 0, L_0x7f2ee03a7180;  alias, 1 drivers
S_0x55a3f1ec1db0 .scope module, "rg1" "reg4" 3 13, 4 76 0, S_0x55a3f1ea13c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 4 "a"
v0x55a3f1ec3750_0 .net "a", 3 0, v0x55a3f1eccf60_0;  alias, 1 drivers
v0x55a3f1ec3850_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec3910_0 .net "en", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec39b0_0 .net "y", 3 0, L_0x55a3f1ecd5d0;  alias, 1 drivers
L_0x55a3f1ecd330 .part v0x55a3f1eccf60_0, 0, 1;
L_0x55a3f1ecd3d0 .part v0x55a3f1eccf60_0, 1, 1;
L_0x55a3f1ecd500 .part v0x55a3f1eccf60_0, 2, 1;
L_0x55a3f1ecd5d0 .concat8 [ 1 1 1 1], v0x55a3f1ec24c0_0, v0x55a3f1ec2a40_0, v0x55a3f1ec3070_0, v0x55a3f1ec3600_0;
L_0x55a3f1ecd760 .part v0x55a3f1eccf60_0, 3, 1;
S_0x55a3f1ec1ff0 .scope module, "d1" "fdce" 4 77, 4 43 0, S_0x55a3f1ec1db0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec2250_0 .net "ce", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec2360_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec2420_0 .net "d", 0 0, L_0x55a3f1ecd330;  1 drivers
v0x55a3f1ec24c0_0 .var "q", 0 0;
S_0x55a3f1ec25e0 .scope module, "d2" "fdce" 4 78, 4 43 0, S_0x55a3f1ec1db0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec2840_0 .net "ce", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec28e0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec29a0_0 .net "d", 0 0, L_0x55a3f1ecd3d0;  1 drivers
v0x55a3f1ec2a40_0 .var "q", 0 0;
S_0x55a3f1ec2b90 .scope module, "d3" "fdce" 4 79, 4 43 0, S_0x55a3f1ec1db0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec2db0_0 .net "ce", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec2ee0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec2fa0_0 .net "d", 0 0, L_0x55a3f1ecd500;  1 drivers
v0x55a3f1ec3070_0 .var "q", 0 0;
S_0x55a3f1ec31c0 .scope module, "d4" "fdce" 4 80, 4 43 0, S_0x55a3f1ec1db0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec33b0_0 .net "ce", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec3470_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec3530_0 .net "d", 0 0, L_0x55a3f1ecd760;  1 drivers
v0x55a3f1ec3600_0 .var "q", 0 0;
S_0x55a3f1ec3b00 .scope module, "rg2" "Regbank" 3 22, 4 83 0, S_0x55a3f1ea13c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 1 "cy"
    .port_info 4 /INPUT 4 "c"
    .port_info 5 /INPUT 4 "b"
    .port_info 6 /OUTPUT 9 "p"
L_0x55a3f1ed1210 .functor OR 1, v0x55a3f1ecd240_0, L_0x55a3f1ed1600, C4<0>, C4<0>;
v0x55a3f1ecaea0_0 .net "b", 3 0, v0x55a3f1ecd040_0;  alias, 1 drivers
v0x55a3f1ecafa0_0 .net "c", 3 0, L_0x55a3f1ed01d0;  alias, 1 drivers
v0x55a3f1ecb060_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ecb130_0 .net "cy", 0 0, L_0x55a3f1ecfde0;  alias, 1 drivers
v0x55a3f1ecb1d0_0 .net "en2", 0 0, L_0x55a3f1ed1210;  1 drivers
v0x55a3f1ecb2c0_0 .net "ld", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ecb360_0 .net "p", 8 0, L_0x55a3f1ed1030;  alias, 1 drivers
v0x55a3f1ecb400_0 .net "start", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
L_0x55a3f1ed0370 .part L_0x55a3f1ed01d0, 3, 1;
L_0x55a3f1ed04a0 .part L_0x55a3f1ed01d0, 2, 1;
L_0x55a3f1ed0540 .part L_0x55a3f1ed01d0, 1, 1;
L_0x55a3f1ed05e0 .part L_0x55a3f1ed01d0, 0, 1;
L_0x55a3f1ed0720 .part L_0x55a3f1ed1030, 4, 1;
L_0x55a3f1ed07c0 .part v0x55a3f1ecd040_0, 3, 1;
L_0x55a3f1ed0940 .part L_0x55a3f1ed1030, 3, 1;
L_0x55a3f1ed09e0 .part v0x55a3f1ecd040_0, 2, 1;
L_0x55a3f1ed0bb0 .part L_0x55a3f1ed1030, 2, 1;
L_0x55a3f1ed0c50 .part v0x55a3f1ecd040_0, 1, 1;
L_0x55a3f1ed0e80 .part L_0x55a3f1ed1030, 1, 1;
L_0x55a3f1ed0f20 .part v0x55a3f1ecd040_0, 0, 1;
LS_0x55a3f1ed1030_0_0 .concat8 [ 1 1 1 1], v0x55a3f1eca790_0, v0x55a3f1ec9340_0, v0x55a3f1ec7d10_0, v0x55a3f1ec68c0_0;
LS_0x55a3f1ed1030_0_4 .concat8 [ 1 1 1 1], v0x55a3f1ec5450_0, v0x55a3f1ec4e70_0, v0x55a3f1ec4860_0, v0x55a3f1ec4270_0;
LS_0x55a3f1ed1030_0_8 .concat8 [ 1 0 0 0], v0x55a3f1ec5a50_0;
L_0x55a3f1ed1030 .concat8 [ 4 4 1 0], LS_0x55a3f1ed1030_0_0, LS_0x55a3f1ed1030_0_4, LS_0x55a3f1ed1030_0_8;
S_0x55a3f1ec3dd0 .scope module, "d1" "fdce" 4 87, 4 43 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec4030_0 .net "ce", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ec4110_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec41d0_0 .net "d", 0 0, L_0x55a3f1ed0370;  1 drivers
v0x55a3f1ec4270_0 .var "q", 0 0;
S_0x55a3f1ec43c0 .scope module, "d2" "fdce" 4 88, 4 43 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec4620_0 .net "ce", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ec46f0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec4790_0 .net "d", 0 0, L_0x55a3f1ed04a0;  1 drivers
v0x55a3f1ec4860_0 .var "q", 0 0;
S_0x55a3f1ec49b0 .scope module, "d3" "fdce" 4 89, 4 43 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec4c20_0 .net "ce", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ec4d10_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec4dd0_0 .net "d", 0 0, L_0x55a3f1ed0540;  1 drivers
v0x55a3f1ec4e70_0 .var "q", 0 0;
S_0x55a3f1ec4fc0 .scope module, "d4" "fdce" 4 90, 4 43 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec5200_0 .net "ce", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ec52c0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec5380_0 .net "d", 0 0, L_0x55a3f1ed05e0;  1 drivers
v0x55a3f1ec5450_0 .var "q", 0 0;
S_0x55a3f1ec55a0 .scope module, "f1" "fdce" 4 85, 4 43 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec5830_0 .net "ce", 0 0, L_0x55a3f1ed1600;  alias, 1 drivers
v0x55a3f1ec58f0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec59b0_0 .net "d", 0 0, L_0x55a3f1ecfde0;  alias, 1 drivers
v0x55a3f1ec5a50_0 .var "q", 0 0;
S_0x55a3f1ec5b50 .scope module, "m5" "mux_reg" 4 92, 4 55 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 1 "z"
v0x55a3f1ec69d0_0 .net "a", 0 0, L_0x55a3f1ed0720;  1 drivers
v0x55a3f1ec6a90_0 .net "b", 0 0, L_0x55a3f1ed07c0;  1 drivers
v0x55a3f1ec6b60_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec6c30_0 .net "en", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec6d00_0 .net "s", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec6df0_0 .net "y", 0 0, L_0x55a3f1ed0680;  1 drivers
v0x55a3f1ec6ee0_0 .net "z", 0 0, v0x55a3f1ec68c0_0;  1 drivers
S_0x55a3f1ec5dc0 .scope module, "m1" "mux" 4 59, 4 1 0, S_0x55a3f1ec5b50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec6020_0 .net "A", 0 0, L_0x55a3f1ed0720;  alias, 1 drivers
v0x55a3f1ec6100_0 .net "B", 0 0, L_0x55a3f1ed07c0;  alias, 1 drivers
v0x55a3f1ec61c0_0 .net "S", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec6290_0 .net "Y", 0 0, L_0x55a3f1ed0680;  alias, 1 drivers
L_0x55a3f1ed0680 .functor MUXZ 1, L_0x55a3f1ed0720, L_0x55a3f1ed07c0, v0x55a3f1ecd240_0, C4<>;
S_0x55a3f1ec63e0 .scope module, "m2" "fdce" 4 60, 4 43 0, S_0x55a3f1ec5b50;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec6640_0 .net "ce", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec6700_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec67c0_0 .net "d", 0 0, L_0x55a3f1ed0680;  alias, 1 drivers
v0x55a3f1ec68c0_0 .var "q", 0 0;
S_0x55a3f1ec6fa0 .scope module, "m6" "mux_reg" 4 93, 4 55 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 1 "z"
v0x55a3f1ec7e20_0 .net "a", 0 0, L_0x55a3f1ed0940;  1 drivers
v0x55a3f1ec7ee0_0 .net "b", 0 0, L_0x55a3f1ed09e0;  1 drivers
v0x55a3f1ec7fb0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec8290_0 .net "en", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec8330_0 .net "s", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec8420_0 .net "y", 0 0, L_0x55a3f1ed08a0;  1 drivers
v0x55a3f1ec8510_0 .net "z", 0 0, v0x55a3f1ec7d10_0;  1 drivers
S_0x55a3f1ec7210 .scope module, "m1" "mux" 4 59, 4 1 0, S_0x55a3f1ec6fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec7470_0 .net "A", 0 0, L_0x55a3f1ed0940;  alias, 1 drivers
v0x55a3f1ec7550_0 .net "B", 0 0, L_0x55a3f1ed09e0;  alias, 1 drivers
v0x55a3f1ec7610_0 .net "S", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec76e0_0 .net "Y", 0 0, L_0x55a3f1ed08a0;  alias, 1 drivers
L_0x55a3f1ed08a0 .functor MUXZ 1, L_0x55a3f1ed0940, L_0x55a3f1ed09e0, v0x55a3f1ecd240_0, C4<>;
S_0x55a3f1ec7830 .scope module, "m2" "fdce" 4 60, 4 43 0, S_0x55a3f1ec6fa0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec7a90_0 .net "ce", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec7b80_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec7c40_0 .net "d", 0 0, L_0x55a3f1ed08a0;  alias, 1 drivers
v0x55a3f1ec7d10_0 .var "q", 0 0;
S_0x55a3f1ec85f0 .scope module, "m7" "mux_reg" 4 94, 4 55 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 1 "z"
v0x55a3f1ec9450_0 .net "a", 0 0, L_0x55a3f1ed0bb0;  1 drivers
v0x55a3f1ec9510_0 .net "b", 0 0, L_0x55a3f1ed0c50;  1 drivers
v0x55a3f1ec95e0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec96b0_0 .net "en", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec9750_0 .net "s", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec97f0_0 .net "y", 0 0, L_0x55a3f1ed0ad0;  1 drivers
v0x55a3f1ec98e0_0 .net "z", 0 0, v0x55a3f1ec9340_0;  1 drivers
S_0x55a3f1ec8860 .scope module, "m1" "mux" 4 59, 4 1 0, S_0x55a3f1ec85f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec8ac0_0 .net "A", 0 0, L_0x55a3f1ed0bb0;  alias, 1 drivers
v0x55a3f1ec8ba0_0 .net "B", 0 0, L_0x55a3f1ed0c50;  alias, 1 drivers
v0x55a3f1ec8c60_0 .net "S", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ec8d30_0 .net "Y", 0 0, L_0x55a3f1ed0ad0;  alias, 1 drivers
L_0x55a3f1ed0ad0 .functor MUXZ 1, L_0x55a3f1ed0bb0, L_0x55a3f1ed0c50, v0x55a3f1ecd240_0, C4<>;
S_0x55a3f1ec8e80 .scope module, "m2" "fdce" 4 60, 4 43 0, S_0x55a3f1ec85f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1ec90e0_0 .net "ce", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ec9180_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ec9240_0 .net "d", 0 0, L_0x55a3f1ed0ad0;  alias, 1 drivers
v0x55a3f1ec9340_0 .var "q", 0 0;
S_0x55a3f1ec9a00 .scope module, "m8" "mux_reg" 4 95, 4 55 0, S_0x55a3f1ec3b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 1 "z"
v0x55a3f1eca8a0_0 .net "a", 0 0, L_0x55a3f1ed0e80;  1 drivers
v0x55a3f1eca960_0 .net "b", 0 0, L_0x55a3f1ed0f20;  1 drivers
v0x55a3f1ecaa30_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1ecab00_0 .net "en", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1ecaba0_0 .net "s", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1ecac90_0 .net "y", 0 0, L_0x55a3f1ed0d50;  1 drivers
v0x55a3f1ecad80_0 .net "z", 0 0, v0x55a3f1eca790_0;  1 drivers
S_0x55a3f1ec9d00 .scope module, "m1" "mux" 4 59, 4 1 0, S_0x55a3f1ec9a00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "Y"
v0x55a3f1ec9f10_0 .net "A", 0 0, L_0x55a3f1ed0e80;  alias, 1 drivers
v0x55a3f1ec9ff0_0 .net "B", 0 0, L_0x55a3f1ed0f20;  alias, 1 drivers
v0x55a3f1eca0b0_0 .net "S", 0 0, v0x55a3f1ecd240_0;  alias, 1 drivers
v0x55a3f1eca180_0 .net "Y", 0 0, L_0x55a3f1ed0d50;  alias, 1 drivers
L_0x55a3f1ed0d50 .functor MUXZ 1, L_0x55a3f1ed0e80, L_0x55a3f1ed0f20, v0x55a3f1ecd240_0, C4<>;
S_0x55a3f1eca2d0 .scope module, "m2" "fdce" 4 60, 4 43 0, S_0x55a3f1ec9a00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "ce"
    .port_info 3 /INPUT 1 "d"
v0x55a3f1eca530_0 .net "ce", 0 0, L_0x55a3f1ed1210;  alias, 1 drivers
v0x55a3f1eca5d0_0 .net "clk", 0 0, v0x55a3f1ecd100_0;  alias, 1 drivers
v0x55a3f1eca690_0 .net "d", 0 0, L_0x55a3f1ed0d50;  alias, 1 drivers
v0x55a3f1eca790_0 .var "q", 0 0;
    .scope S_0x55a3f1ec1ff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec24c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55a3f1ec1ff0;
T_1 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55a3f1ec2420_0;
    %assign/vec4 v0x55a3f1ec24c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a3f1ec24c0_0;
    %assign/vec4 v0x55a3f1ec24c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a3f1ec25e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec2a40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55a3f1ec25e0;
T_3 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a3f1ec29a0_0;
    %assign/vec4 v0x55a3f1ec2a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a3f1ec2a40_0;
    %assign/vec4 v0x55a3f1ec2a40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a3f1ec2b90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec3070_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55a3f1ec2b90;
T_5 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a3f1ec2fa0_0;
    %assign/vec4 v0x55a3f1ec3070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a3f1ec3070_0;
    %assign/vec4 v0x55a3f1ec3070_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a3f1ec31c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec3600_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55a3f1ec31c0;
T_7 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec33b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55a3f1ec3530_0;
    %assign/vec4 v0x55a3f1ec3600_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a3f1ec3600_0;
    %assign/vec4 v0x55a3f1ec3600_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a3f1ec55a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec5a50_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55a3f1ec55a0;
T_9 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55a3f1ec59b0_0;
    %assign/vec4 v0x55a3f1ec5a50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a3f1ec5a50_0;
    %assign/vec4 v0x55a3f1ec5a50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a3f1ec3dd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec4270_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55a3f1ec3dd0;
T_11 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55a3f1ec41d0_0;
    %assign/vec4 v0x55a3f1ec4270_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a3f1ec4270_0;
    %assign/vec4 v0x55a3f1ec4270_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a3f1ec43c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec4860_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55a3f1ec43c0;
T_13 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55a3f1ec4790_0;
    %assign/vec4 v0x55a3f1ec4860_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a3f1ec4860_0;
    %assign/vec4 v0x55a3f1ec4860_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a3f1ec49b0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec4e70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x55a3f1ec49b0;
T_15 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec4c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55a3f1ec4dd0_0;
    %assign/vec4 v0x55a3f1ec4e70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a3f1ec4e70_0;
    %assign/vec4 v0x55a3f1ec4e70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55a3f1ec4fc0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec5450_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55a3f1ec4fc0;
T_17 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55a3f1ec5380_0;
    %assign/vec4 v0x55a3f1ec5450_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55a3f1ec5450_0;
    %assign/vec4 v0x55a3f1ec5450_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55a3f1ec63e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec68c0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55a3f1ec63e0;
T_19 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55a3f1ec67c0_0;
    %assign/vec4 v0x55a3f1ec68c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55a3f1ec68c0_0;
    %assign/vec4 v0x55a3f1ec68c0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a3f1ec7830;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec7d10_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55a3f1ec7830;
T_21 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55a3f1ec7c40_0;
    %assign/vec4 v0x55a3f1ec7d10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a3f1ec7d10_0;
    %assign/vec4 v0x55a3f1ec7d10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a3f1ec8e80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec9340_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55a3f1ec8e80;
T_23 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55a3f1ec9240_0;
    %assign/vec4 v0x55a3f1ec9340_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55a3f1ec9340_0;
    %assign/vec4 v0x55a3f1ec9340_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55a3f1eca2d0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1eca790_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x55a3f1eca2d0;
T_25 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1eca530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55a3f1eca690_0;
    %assign/vec4 v0x55a3f1eca790_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55a3f1eca790_0;
    %assign/vec4 v0x55a3f1eca790_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55a3f1ebf720;
T_26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a3f1ebff00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ebffe0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x55a3f1ebf720;
T_27 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ebfdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55a3f1ebfb60_0;
    %assign/vec4 v0x55a3f1ebff00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55a3f1ebfc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55a3f1ebff00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55a3f1ebff00_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55a3f1ebff00_0;
    %assign/vec4 v0x55a3f1ebff00_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55a3f1ebf720;
T_28 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ebff00_0;
    %load/vec4 v0x55a3f1ebfd10_0;
    %cmp/e;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a3f1ebffe0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3f1ebffe0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55a3f1ec1130;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ec1540_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55a3f1ec1130;
T_30 ;
    %wait E_0x55a3f1e65550;
    %load/vec4 v0x55a3f1ec1640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3f1ec1540_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55a3f1ec1470_0;
    %assign/vec4 v0x55a3f1ec1540_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55a3f1e90060;
T_31 ;
    %vpi_call 2 11 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a3f1e90060 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x55a3f1e90060;
T_32 ;
    %delay 10000, 0;
    %load/vec4 v0x55a3f1ecd100_0;
    %inv;
    %store/vec4 v0x55a3f1ecd100_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55a3f1e90060;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %delay 109500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x55a3f1e90060;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %delay 109500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3f1ecd240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1eccf60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a3f1ecd040_0, 0, 4;
    %delay 100000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "seq_mul_tb.v";
    "seq_mul.v";
    "lib.v";
