{
   "extended_warranty" : [
      "2021.1",
      "2021.2"
   ],
   "xclbin" : {
      "append_sections" : {
         "partition_metadata" : {
            "interfaces" : [
               {
                  "interface_uuid" : "7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014"
               },
               {
                  "interface_uuid" : "1e9e9ad0ef8701220ec7e69e97f948cd"
               }
            ],
            "schema_version" : {
               "minor" : "0",
               "major" : "1"
            }
         }
      }
   },
   "raptor2" : {
      "resources" : {
         "PLRAM" : {
            "PLRAM_MEM02" : {
               "slr" : "SLR0",
               "index" : "2",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "512",
               "max_masters" : "15"
            },
            "PLRAM_MEM01" : {
               "slr" : "SLR1",
               "index" : "1",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "512",
               "max_masters" : "15"
            },
            "PLRAM_MEM00" : {
               "slr" : "SLR2",
               "index" : "0",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "512",
               "max_masters" : "15"
            }
         },
         "DDR" : {
            "DDR4_MEM03" : {
               "slr" : "SLR0",
               "index" : "3",
               "mode" : "slave",
               "sptag" : "DDR",
               "data_width" : "512",
               "max_masters" : "15"
            },
            "DDR4_MEM00" : {
               "slr" : "SLR1",
               "index" : "0",
               "mode" : "slave",
               "sptag" : "DDR",
               "data_width" : "512",
               "max_masters" : "15"
            },
            "DDR4_MEM02" : {
               "slr" : "SLR1",
               "index" : "2",
               "mode" : "slave",
               "sptag" : "DDR",
               "data_width" : "512",
               "max_masters" : "15"
            },
            "DDR4_MEM01" : {
               "slr" : "SLR2",
               "index" : "1",
               "mode" : "slave",
               "sptag" : "DDR",
               "data_width" : "512",
               "max_masters" : "15"
            }
         }
      },
      "placement" : {
         "PLRAM" : {
            "1" : "SLR1",
            "0" : "SLR2",
            "2" : "SLR0"
         },
         "DDR" : {
            "1" : "SLR2",
            "3" : "SLR0",
            "0" : "SLR1",
            "2" : "SLR1"
         }
      },
      "feature_support" : {
         "PLRAM" : "3",
         "DDR" : "4"
      },
      "num_compute_units" : 60,
      "part" : [
         "xcvu9p-flgb2104-2-i",
         "xcvu9p-flgb2104-2-i"
      ],
      "pblocks" : {
         "dummy_pblock" : {
            "REG_SLR0" : "-1",
            "LUT_SLR1" : "-1",
            "DSPs_SLR1" : "-1",
            "URAM_SLR1" : "-1",
            "BRAM_SLR2" : "-1",
            "BRAM_SLR1" : "-1",
            "REG" : "-1",
            "URAM" : "-1",
            "BRAM_SLR0" : "-1",
            "LUT_SLR2" : "-1",
            "URAM_SLR0" : "-1",
            "REG_SLR2" : "-1",
            "DSPs_SLR0" : "-1",
            "LUT" : "-1",
            "DSP" : "-1",
            "LUT_SLR0" : "-1",
            "REG_SLR1" : "-1",
            "DSPs_SLR2" : "-1",
            "BRAM" : "-1",
            "URAM_SLR2" : "-1"
         }
      },
      "slrs" : [
         "SLR0",
         "SLR1",
         "SLR2"
      ],
      "schema_version" : "1.0"
   },
   "revision_control" : {
      "version" : "1",
      "release" : "3328867"
   }
}
