<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_prcm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_prcm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__prcm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_prcm_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-05-20 20:32:53 +0200 (Fri, 20 May 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       46429</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_PRCM_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_PRCM_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// PRCM component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Infrastructure Clock Division Factor For Run Mode</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac5c3e84f549b013342428524a14a3d21">   47</a></span>&#160;<span class="preprocessor">#define PRCM_O_INFRCLKDIVR                                          0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Infrastructure Clock Division Factor For Sleep Mode</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8c9530e6e2bc95c8496cf998abd60b8b">   50</a></span>&#160;<span class="preprocessor">#define PRCM_O_INFRCLKDIVS                                          0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Infrastructure Clock Division Factor For DeepSleep Mode</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5954fc18d8861196b23e4c17fafbc6cb">   53</a></span>&#160;<span class="preprocessor">#define PRCM_O_INFRCLKDIVDS                                         0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// MCU Voltage Domain Control</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac2c0ad6acbf506d12d099bbc404a6f08">   56</a></span>&#160;<span class="preprocessor">#define PRCM_O_VDCTL                                                0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Clock Load Control</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a55a63c739c59c24ab20189ec0b16f814">   59</a></span>&#160;<span class="preprocessor">#define PRCM_O_CLKLOADCTL                                           0x00000028</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// RFC Clock Gate</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1928a7a0dc38239b0bc74cb04f012d59">   62</a></span>&#160;<span class="preprocessor">#define PRCM_O_RFCCLKG                                              0x0000002C</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// VIMS Clock Gate</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a732acb7bb7d453c322b8988315a68425">   65</a></span>&#160;<span class="preprocessor">#define PRCM_O_VIMSCLKG                                             0x00000030</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// TRNG, CRYPTO And UDMA Clock Gate For Run Mode</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a50b6b9074a9b07c7055e96f3b4b2f81d">   68</a></span>&#160;<span class="preprocessor">#define PRCM_O_SECDMACLKGR                                          0x0000003C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// TRNG, CRYPTO And UDMA Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a50f5de7b7e90d4ad98d2b64f7c44e39a">   71</a></span>&#160;<span class="preprocessor">#define PRCM_O_SECDMACLKGS                                          0x00000040</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// TRNG, CRYPTO And UDMA Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1826fa1c4df9c6bf882a7607859c2bc8">   74</a></span>&#160;<span class="preprocessor">#define PRCM_O_SECDMACLKGDS                                         0x00000044</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// GPIO Clock Gate For Run Mode</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a744224b08c248bd61f81bf1c74f8a092">   77</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPIOCLKGR                                            0x00000048</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// GPIO Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1caf350e5181355e512e8d30682a7ee6">   80</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPIOCLKGS                                            0x0000004C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// GPIO Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab73f4ca20d0fa9a2e1e0010d2d28f255">   83</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPIOCLKGDS                                           0x00000050</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// GPT Clock Gate For Run Mode</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adbde7edaa28106c1840ae46d3f3d0952">   86</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPTCLKGR                                             0x00000054</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// GPT Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aac915c87a5f6b0d86bf79f198c1830a5">   89</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPTCLKGS                                             0x00000058</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// GPT Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af8a156d3261a2bfc0810b64b89abaca3">   92</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPTCLKGDS                                            0x0000005C</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// I2C Clock Gate For Run Mode</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5d3394067b2b52684ff1f4fa3f0bc394">   95</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2CCLKGR                                             0x00000060</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// I2C Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3e60688f0f16da0502b9acf01f802869">   98</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2CCLKGS                                             0x00000064</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// I2C Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af9fed11b6329fd2d3def4fddebac16e6">  101</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2CCLKGDS                                            0x00000068</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// UART Clock Gate For Run Mode</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8c2fec2a8cb1cfd3cde8d791c6121c97">  104</a></span>&#160;<span class="preprocessor">#define PRCM_O_UARTCLKGR                                            0x0000006C</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// UART Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aae55caa4cf05bb02253643f82f8ce6a5">  107</a></span>&#160;<span class="preprocessor">#define PRCM_O_UARTCLKGS                                            0x00000070</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// UART Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6498ad32eda1367b545dc29b129490e3">  110</a></span>&#160;<span class="preprocessor">#define PRCM_O_UARTCLKGDS                                           0x00000074</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// SSI Clock Gate For Run Mode</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad15736eb4df35051be08c8e29f125248">  113</a></span>&#160;<span class="preprocessor">#define PRCM_O_SSICLKGR                                             0x00000078</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// SSI Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2fbfd0a729d529f10cab227ffe366fd1">  116</a></span>&#160;<span class="preprocessor">#define PRCM_O_SSICLKGS                                             0x0000007C</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// SSI Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a83d43d2318760d57c0d307f4faa4212e">  119</a></span>&#160;<span class="preprocessor">#define PRCM_O_SSICLKGDS                                            0x00000080</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// I2S Clock Gate For Run Mode</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3aace8bd71b61c63ce210564c4e68627">  122</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SCLKGR                                             0x00000084</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// I2S Clock Gate For Sleep Mode</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae1b008cc2e318557f6b36b2c82e66ee8">  125</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SCLKGS                                             0x00000088</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// I2S Clock Gate For Deep Sleep Mode</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aca311c22abfcaed8bd42db3e874c1b17">  128</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SCLKGDS                                            0x0000008C</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Internal</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adafdda6360c460908c3de491cfa9e8e9">  131</a></span>&#160;<span class="preprocessor">#define PRCM_O_CPUCLKDIV                                            0x000000B8</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// I2S Clock Control</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a297e27580230922aaa658f610c6cd762">  134</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SBCLKSEL                                           0x000000C8</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// GPT Scalar</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac9a657274f08d655568c8a912da44ea0">  137</a></span>&#160;<span class="preprocessor">#define PRCM_O_GPTCLKDIV                                            0x000000CC</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// I2S Clock Control</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a15a552ab320b8b7feda74e58ab57df5f">  140</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SCLKCTL                                            0x000000D0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// MCLK Division Ratio</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7db95149b4ce70252d0102861a52a937">  143</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SMCLKDIV                                           0x000000D4</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// BCLK Division Ratio</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad74117aa3548f93f7772605e93bca0a8">  146</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SBCLKDIV                                           0x000000D8</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// WCLK Division Ratio</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9ec6fadf87a3663b7c7e5b32084c6f48">  149</a></span>&#160;<span class="preprocessor">#define PRCM_O_I2SWCLKDIV                                           0x000000DC</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// SW Initiated Resets</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a08e5ba4101b7c064e1afe6e8f80f9ecb">  152</a></span>&#160;<span class="preprocessor">#define PRCM_O_SWRESET                                              0x0000010C</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// WARM Reset Control And Status</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5abfc1a227e9b5871df3dfebbe13491d">  155</a></span>&#160;<span class="preprocessor">#define PRCM_O_WARMRESET                                            0x00000110</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// Power Domain Control</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab612a9e23372c5a9ce35e618f0c8554f">  158</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL0                                               0x0000012C</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// RFC Power Domain Control</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a31121d0abe400fddf46f762b9c384d57">  161</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL0RFC                                            0x00000130</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// SERIAL Power Domain Control</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a83a9dec12f90ca65faa191d8095d1b22">  164</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL0SERIAL                                         0x00000134</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// PERIPH Power Domain Control</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa8e94d7dc980fe8676a01cd48d1922bc">  167</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL0PERIPH                                         0x00000138</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Power Domain Status</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a595087aac11c4c889c6dc49e2cc5ad8e">  170</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT0                                              0x00000140</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// RFC Power Domain Status</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5798fb4cb0f18a8491919101f1d7c3fc">  173</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT0RFC                                           0x00000144</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// SERIAL Power Domain Status</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0f98a5b7e5cdeb83510a8f4936c022d1">  176</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT0SERIAL                                        0x00000148</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// PERIPH Power Domain Status</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab8d2bb62fd7cc561fb0006c5c46160f7">  179</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT0PERIPH                                        0x0000014C</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// Power Domain Control</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7c530ed29b1ea204814316487308595a">  182</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL1                                               0x0000017C</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// CPU Power Domain Control</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5d5ace6fea00b6477bc35b5beaffaa0e">  185</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL1CPU                                            0x00000184</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// RFC Power Domain Control</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a23bb301f1d543c3a2feed983d55c34fb">  188</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL1RFC                                            0x00000188</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// VIMS Power Domain Control</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5f585650295768b597fd95e0d23d3e2e">  191</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDCTL1VIMS                                           0x0000018C</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Power Domain Status</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a80b644dcf46e59cbfd275a9c10b6f67d">  194</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT1                                              0x00000194</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// BUS Power Domain Status</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0c7219b51bd44f2de78dafb37eeb2b8a">  197</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT1BUS                                           0x00000198</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// RFC Power Domain Status</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2f4049adf0ccef2b265b69e30b3060ab">  200</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT1RFC                                           0x0000019C</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// CPU Power Domain Status</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af67a551ec845e2e55df76b9e05defd5a">  203</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT1CPU                                           0x000001A0</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// VIMS Power Domain Status</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa53c469966f8965030ead10f8932ac31">  206</a></span>&#160;<span class="preprocessor">#define PRCM_O_PDSTAT1VIMS                                          0x000001A4</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Selected RFC Mode</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#addddc46a79308eb909989cd62613b712">  209</a></span>&#160;<span class="preprocessor">#define PRCM_O_RFCMODESEL                                           0x000001D0</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// Power Profiler Register</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a307bcccc82ecccb90756f18662abf4dc">  212</a></span>&#160;<span class="preprocessor">#define PRCM_O_PWRPROFSTAT                                          0x000001E0</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// Memory Retention Control</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1968fe9944638cfddf7896708ea4e618">  215</a></span>&#160;<span class="preprocessor">#define PRCM_O_RAMRETEN                                             0x00000224</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// Register: PRCM_O_INFRCLKDIVR</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Field:   [1:0] RATIO</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Division rate for clocks driving modules in the MCU_AON domain when system</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// CPU is in run mode. Division ratio affects both infrastructure clock and</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// perbusull clock.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// DIV32                    Divide by 32</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// DIV8                     Divide by 8</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// DIV2                     Divide by 2</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// DIV1                     Divide by 1</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae5ab8094b4fea50f4b1b8336ac6ad8f9">  232</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_W                                             2</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af4fd0ceb8193d130c33002c1bfe4473b">  233</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_M                                    0x00000003</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a59705764075d5d8f94b1be914536568e">  234</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_S                                             0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a110a632b204c22a5ee84ff891b5d5574">  235</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_DIV32                                0x00000003</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a03f2a27fc5cfffdfbe8c780cfbd99b5a">  236</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_DIV8                                 0x00000002</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3107c84028d04d2400131566c9fd3691">  237</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_DIV2                                 0x00000001</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a36d002fffdb26954c9cd01eb422bf78a">  238</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVR_RATIO_DIV1                                 0x00000000</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// Register: PRCM_O_INFRCLKDIVS</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// Field:   [1:0] RATIO</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Division rate for clocks driving modules in the MCU_AON domain when system</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// CPU is in sleep mode. Division ratio affects both infrastructure clock and</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// perbusull clock.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// DIV32                    Divide by 32</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// DIV8                     Divide by 8</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// DIV2                     Divide by 2</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// DIV1                     Divide by 1</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8012ec971b7123ca556803e31ab13e66">  255</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_W                                             2</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1c5ac7179acc79e25420e84b13d0dbf2">  256</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_M                                    0x00000003</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a84baa4cf36c9a4e5b488c786874c1fd4">  257</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_S                                             0</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad8d74616f6c26335ac6aa0c8f47f265c">  258</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_DIV32                                0x00000003</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac24956b902a90147079220e6999734dc">  259</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_DIV8                                 0x00000002</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a260831d4e6f8869ec6f357fd2a3688dc">  260</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_DIV2                                 0x00000001</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a56f49a40f9e0f62c0b103d869545c8b3">  261</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVS_RATIO_DIV1                                 0x00000000</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// Register: PRCM_O_INFRCLKDIVDS</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// Field:   [1:0] RATIO</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// Division rate for clocks driving modules in the MCU_AON domain when system</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// CPU is in seepsleep mode. Division ratio affects both infrastructure clock</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// and perbusull clock.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// DIV32                    Divide by 32</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// DIV8                     Divide by 8</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// DIV2                     Divide by 2</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// DIV1                     Divide by 1</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad42615a8bfc1025959c0595a93453085">  278</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_W                                            2</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8b22dc305331726832cc62c521445d9a">  279</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_M                                   0x00000003</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a65c00eebe77adebdba62303a8f6693ef">  280</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_S                                            0</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1d00314e7448ec2c1a1209ecacac7240">  281</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_DIV32                               0x00000003</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a28589552ef9b8392f6b9f8928756921c">  282</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_DIV8                                0x00000002</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1f3683bacf9db7057d02ada1ff842f38">  283</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_DIV2                                0x00000001</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ada4dd5abe31614104d3831973e3e46a3">  284</a></span>&#160;<span class="preprocessor">#define PRCM_INFRCLKDIVDS_RATIO_DIV1                                0x00000000</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Register: PRCM_O_VDCTL</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Field:     [2] MCU_VD</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// Request WUC to power down the MCU voltage domain</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// 0: No request</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// 1: Assert request when possible. An asserted power down request will result</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// in a boot of the MCU system when powered up again.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// The bit will have no effect before the following requirements are met:</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// 1. PDCTL1.CPU_ON = 0</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// 2. PDCTL1.VIMS_MODE = 0</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// 3. SECDMACLKGDS.DMA_CLK_EN = 0 (Note: Setting must be loaded with</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// CLKLOADCTL.LOAD)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// 4. SECDMACLKGDS.CRYPTO_CLK_EN = 0 (Note: Setting must be loaded with</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// CLKLOADCTL.LOAD)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// 5. RFC do no request access to BUS</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// 6. System CPU in deepsleep</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2dafee9dec753f154dbed9efe0c21af8">  308</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_MCU_VD                                           0x00000004</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a94f650efe6c77b23f7125555ebfc19dc">  309</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_MCU_VD_BITN                                               2</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a87f96a34e515c8459856f3d7a58a5829">  310</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_MCU_VD_M                                         0x00000004</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#abe238b414ffc944f769a8922c88215c7">  311</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_MCU_VD_S                                                  2</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Field:     [0] ULDO</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Request WUC to switch to uLDO.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// 0: No request</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// 1: Assert request when possible</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// The bit will have no effect before the following requirements are met:</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// 1. PDCTL1.CPU_ON = 0</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// 2. PDCTL1.VIMS_MODE = 0</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// 3. SECDMACLKGDS.DMA_CLK_EN = 0 (Note: Setting must be loaded with</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// CLKLOADCTL.LOAD)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// 4. SECDMACLKGDS.CRYPTO_CLK_EN = 0 (Note: Setting must be loaded with</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// CLKLOADCTL.LOAD)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// 5. RFC do no request access to BUS</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// 6. System CPU in deepsleep</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a45f131a49759f2c79165a23fc27b276f">  329</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_ULDO                                             0x00000001</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a75c061816024457010f93732b52f4ed1">  330</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_ULDO_BITN                                                 0</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a73e9615f96fb950fa9fbbdf5c8aa8f24">  331</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_ULDO_M                                           0x00000001</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae68c95535eef158b9b0c3c43b5545c72">  332</a></span>&#160;<span class="preprocessor">#define PRCM_VDCTL_ULDO_S                                                    0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// Register: PRCM_O_CLKLOADCTL</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// Field:     [1] LOAD_DONE</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// Status of LOAD.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// Will be cleared to 0 when any of the registers requiring a LOAD is written</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// to, and be set to 1 when a LOAD is done.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// Note that writing no change to a register will result in the LOAD_DONE being</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// cleared.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// 0 : One or more registers have been write accessed after last LOAD</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// 1 : No registers are write accessed after last LOAD</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0cee82c0d7307c1b857853973943d78b">  349</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_DONE                                   0x00000002</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a35664a45b0314661ffa978dfb1b6b16f">  350</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_DONE_BITN                                       1</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a69acc47114dcde3fd81587560c7511cb">  351</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_DONE_M                                 0x00000002</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afe234824476a7a10483be5fd30b64845">  352</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_DONE_S                                          1</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Field:     [0] LOAD</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// 1: Load settings to CLKCTRL. Bit is HW cleared.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// Multiple changes to settings may be done before LOAD is written once so all</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// changes takes place at the same time. LOAD can also be done after single</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// setting updates.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// Registers that needs to be followed by LOAD before settings being applied</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// are:</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">// - RFCCLKG</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// - VIMSCLKG</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// - SECDMACLKGR</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// - SECDMACLKGS</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// - SECDMACLKGDS</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// - GPIOCLKGR</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// - GPIOCLKGS</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// - GPIOCLKGDS</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// - GPTCLKGR</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// - GPTCLKGS</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// - GPTCLKGDS</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// - GPTCLKDIV</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// - I2CCLKGR</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// - I2CCLKGS</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// - I2CCLKGDS</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// - SSICLKGR</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// - SSICLKGS</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// - SSICLKGDS</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// - UARTCLKGR</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// - UARTCLKGS</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// - UARTCLKGDS</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// - I2SCLKGR</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// - I2SCLKGS</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// - I2SCLKGDS</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// - I2SBCLKSEL</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// - I2SCLKCTL</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// - I2SMCLKDIV</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// - I2SBCLKDIV</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// - I2SWCLKDIV</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aaca1b805bc880e485572f47d218a3800">  394</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD                                        0x00000001</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#accd73de0c4d47ec1e5e2cf48063ef569">  395</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_BITN                                            0</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8f22d52a68f43a742bd82867423f6be7">  396</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_M                                      0x00000001</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa560ee7c3988e6b84734f9317286537d">  397</a></span>&#160;<span class="preprocessor">#define PRCM_CLKLOADCTL_LOAD_S                                               0</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// Register: PRCM_O_RFCCLKG</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// 1: Enable clock if RFC power domain is on</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aec81f8c26f48adc326ebdf71c1ecb076">  411</a></span>&#160;<span class="preprocessor">#define PRCM_RFCCLKG_CLK_EN                                         0x00000001</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6464ac7650dd7b2298d4f7187ea2ff80">  412</a></span>&#160;<span class="preprocessor">#define PRCM_RFCCLKG_CLK_EN_BITN                                             0</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a88b273d84175ed646f28b4e42eb18a19">  413</a></span>&#160;<span class="preprocessor">#define PRCM_RFCCLKG_CLK_EN_M                                       0x00000001</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a68c81ab7fdbc448491b1e7bb4157505a">  414</a></span>&#160;<span class="preprocessor">#define PRCM_RFCCLKG_CLK_EN_S                                                0</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Register: PRCM_O_VIMSCLKG</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// Field:   [1:0] CLK_EN</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// 00: Disable clock</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// 01: Disable clock when SYSBUS clock is disabled</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// 11: Enable clock</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a67cd77b9722d78180b34a1aed4c903d2">  428</a></span>&#160;<span class="preprocessor">#define PRCM_VIMSCLKG_CLK_EN_W                                               2</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a871832d54f435c26121e7f3a6071cabd">  429</a></span>&#160;<span class="preprocessor">#define PRCM_VIMSCLKG_CLK_EN_M                                      0x00000003</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac25914c37de2126c1fbf91a33f4642cb">  430</a></span>&#160;<span class="preprocessor">#define PRCM_VIMSCLKG_CLK_EN_S                                               0</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// Register: PRCM_O_SECDMACLKGR</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// Field:     [8] DMA_CLK_EN</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a89666067cedcb509102a3a0e8a2ed59f">  444</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_DMA_CLK_EN                                 0x00000100</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a32d0a29e9f18ba3e7fb554e5aec4400d">  445</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_DMA_CLK_EN_BITN                                     8</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a79de63b6f53213c0a863f8f3f8a4fc95">  446</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_DMA_CLK_EN_M                               0x00000100</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a50582e0ce6b9fb97506db96494c36f65">  447</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_DMA_CLK_EN_S                                        8</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// Field:     [1] TRNG_CLK_EN</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae809f052d040b6f186ac025013d8997e">  456</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_TRNG_CLK_EN                                0x00000002</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afa445b4bb1905d23b7126fcafcd0e98a">  457</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_TRNG_CLK_EN_BITN                                    1</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a53fb6f8405561202673b8253fe828db9">  458</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_TRNG_CLK_EN_M                              0x00000002</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aaad2d68e849491150003e7149cc3b9c6">  459</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_TRNG_CLK_EN_S                                       1</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// Field:     [0] CRYPTO_CLK_EN</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3708823b158094efcf64c21272d471ca">  468</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_CRYPTO_CLK_EN                              0x00000001</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9ccabab27ad38913b1c431b57610519f">  469</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_CRYPTO_CLK_EN_BITN                                  0</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3b20b0fd316320fa33484ddc0aa82eba">  470</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_CRYPTO_CLK_EN_M                            0x00000001</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6a104c8ed18f462f7613de2b8fbed5f0">  471</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGR_CRYPTO_CLK_EN_S                                     0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Register: PRCM_O_SECDMACLKGS</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:     [8] DMA_CLK_EN</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a79c5b78f04f85c2cca5d36abfdc98719">  485</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_DMA_CLK_EN                                 0x00000100</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aaf2c1bf722684850ddfa8d58bacda568">  486</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_DMA_CLK_EN_BITN                                     8</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a42bfb5650386adf4c3d658853b9df6ed">  487</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_DMA_CLK_EN_M                               0x00000100</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1dea08c08c06f103c4a187647405a676">  488</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_DMA_CLK_EN_S                                        8</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// Field:     [1] TRNG_CLK_EN</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3e0f1718741a3edd31d501fea45fa044">  497</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_TRNG_CLK_EN                                0x00000002</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1114986a02da18e51f9b9257a465550d">  498</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_TRNG_CLK_EN_BITN                                    1</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae2036888ef84a12b10bdf88d97fc1165">  499</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_TRNG_CLK_EN_M                              0x00000002</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8fabb15765ddbcf47e8fc1bfbf132f8f">  500</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_TRNG_CLK_EN_S                                       1</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Field:     [0] CRYPTO_CLK_EN</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a4d6a2d4a6f5e5b79cc72dba7780b5eb9">  509</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_CRYPTO_CLK_EN                              0x00000001</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a99e81552c4c159b31b9a1ae05684e906">  510</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_CRYPTO_CLK_EN_BITN                                  0</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a729362d0ce06f05d223c32bb7a9733fe">  511</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_CRYPTO_CLK_EN_M                            0x00000001</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a714d3bc9cb16fe7287676cc1a45cd78d">  512</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGS_CRYPTO_CLK_EN_S                                     0</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// Register: PRCM_O_SECDMACLKGDS</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// Field:     [8] DMA_CLK_EN</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a75e7cfa63a28a351bb527f7892308af4">  526</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_DMA_CLK_EN                                0x00000100</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a675e28944f9bd293ac0115b6ea747ac8">  527</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_DMA_CLK_EN_BITN                                    8</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6243288e8565f6346b9509468fe6677d">  528</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_DMA_CLK_EN_M                              0x00000100</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad9dbf858aca4f8769126e99b1855eeb0">  529</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_DMA_CLK_EN_S                                       8</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// Field:     [1] TRNG_CLK_EN</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6fa8638f17ea6b83f562b8131747c853">  538</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_TRNG_CLK_EN                               0x00000002</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1bb484bb6cc5665141ddf0bb03bba18d">  539</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_TRNG_CLK_EN_BITN                                   1</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a4e43cf4ec2a96db43acd2ae08435d5e3">  540</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_TRNG_CLK_EN_M                             0x00000002</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8f52177ad6c9196fc4a2a745d22cdd9d">  541</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_TRNG_CLK_EN_S                                      1</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// Field:     [0] CRYPTO_CLK_EN</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a589d517a02ff619a1c39bfa502b58d62">  550</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_CRYPTO_CLK_EN                             0x00000001</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad27ef41eab02f78f40741639d1b6135e">  551</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_CRYPTO_CLK_EN_BITN                                 0</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2da298e7b616ffb27b177e1468ca4986">  552</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_CRYPTO_CLK_EN_M                           0x00000001</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5164e8a3783a4a9c6d9874455eabb5bf">  553</a></span>&#160;<span class="preprocessor">#define PRCM_SECDMACLKGDS_CRYPTO_CLK_EN_S                                    0</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// Register: PRCM_O_GPIOCLKGR</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af305d5d7d20e775f3252012c76c7d779">  567</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGR_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad1d42087a97b0547a68936918a6fc278">  568</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGR_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af940d2ad9dcb206f3f1eefeb8da9c4d8">  569</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGR_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae34e6f1b1a7a4f976ec0705fcc211478">  570</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGR_CLK_EN_S                                              0</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// Register: PRCM_O_GPIOCLKGS</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad2325fa00e2c59d85c222cdeae8e465a">  584</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGS_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a29462f880c071062bb8a245371403256">  585</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGS_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a27f374b585265a60dae10b5bc513e50c">  586</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGS_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af0108071df242a2c9592072c0b21cf10">  587</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// Register: PRCM_O_GPIOCLKGDS</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ade1bc5b08d9e2c28d12c3b182858bfc8">  601</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGDS_CLK_EN                                      0x00000001</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a323d4d42304fcf68ba76110d9ac4ed04">  602</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGDS_CLK_EN_BITN                                          0</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5d2d7769c4fa1fa96b3e22cafe1d2a66">  603</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGDS_CLK_EN_M                                    0x00000001</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0e2bbee2edbb99f729127b7f5e0dbc9e">  604</a></span>&#160;<span class="preprocessor">#define PRCM_GPIOCLKGDS_CLK_EN_S                                             0</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// Register: PRCM_O_GPTCLKGR</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// Field:   [3:0] CLK_EN</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// Each bit below has the following meaning:</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// ENUMs can be combined</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// GPT3                     Enable clock for GPT3</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// GPT2                     Enable clock for GPT2</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">// GPT1                     Enable clock for GPT1</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// GPT0                     Enable clock for GPT0</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3f676a692ffc6625382b32ff6b85d986">  625</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_W                                               4</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a56e0d9ac0f7d7c7c123ccf353f8a274d">  626</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_M                                      0x0000000F</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae68729d6827b20e7fbe1cee1d1412356">  627</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_S                                               0</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a694cef2d12ebe9f174505d3f38019772">  628</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_GPT3                                   0x00000008</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7a18d4124dd7eabb4a17de9140906ad1">  629</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_GPT2                                   0x00000004</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae2a52021fe4c834921fac55eb5bf05a5">  630</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_GPT1                                   0x00000002</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7f688aa61adf1f70dbb779e9741742a7">  631</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGR_CLK_EN_GPT0                                   0x00000001</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// Register: PRCM_O_GPTCLKGS</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// Field:   [3:0] CLK_EN</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// Each bit below has the following meaning:</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// ENUMs can be combined</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// GPT3                     Enable clock for GPT3</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// GPT2                     Enable clock for GPT2</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// GPT1                     Enable clock for GPT1</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// GPT0                     Enable clock for GPT0</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad39101fb202b6216a45402e47562ea7d">  652</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_W                                               4</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac0cd3a278b30bc250affcf87360ad094">  653</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_M                                      0x0000000F</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adeab14025ff523654bba5981547530ae">  654</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_S                                               0</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adaf91410c78203037667676143197f25">  655</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_GPT3                                   0x00000008</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab1c4fdfdd14ebaaa5715d51dcccba73e">  656</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_GPT2                                   0x00000004</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6f1fefdbd2a9aea8bcf5160036ae62eb">  657</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_GPT1                                   0x00000002</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9201fd6959bed2ac251cec2da08db8f4">  658</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGS_CLK_EN_GPT0                                   0x00000001</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// Register: PRCM_O_GPTCLKGDS</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// Field:   [3:0] CLK_EN</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// Each bit below has the following meaning:</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// ENUMs can be combined</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// GPT3                     Enable clock for GPT3</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// GPT2                     Enable clock for GPT2</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// GPT1                     Enable clock for GPT1</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// GPT0                     Enable clock for GPT0</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa0eb64f17d1872879e75f078ba401763">  679</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_W                                              4</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a066ebe17a3cc41889299ae115a651bf2">  680</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_M                                     0x0000000F</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5a43c5f4a4cf5c4c70d33b04dc4e4d7c">  681</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0aa1ba77b2bed13159e8491aeebb5fa7">  682</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_GPT3                                  0x00000008</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1a82f9748b1a8fb2f3c4f4a141981869">  683</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_GPT2                                  0x00000004</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3c174effca4018b6f42195c9e8ab7387">  684</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_GPT1                                  0x00000002</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adeb308b78782af6be27fd2070a82676f">  685</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKGDS_CLK_EN_GPT0                                  0x00000001</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// Register: PRCM_O_I2CCLKGR</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac1fcdfcb50f618c61ac9e5d4253f9592">  699</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGR_CLK_EN                                        0x00000001</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1bb14a44da94509838a7151ae23e3e69">  700</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGR_CLK_EN_BITN                                            0</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7d86bd3fc7158514438bf194d5274b0d">  701</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGR_CLK_EN_M                                      0x00000001</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac462d50246f59dec055100e2dce31f28">  702</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGR_CLK_EN_S                                               0</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// Register: PRCM_O_I2CCLKGS</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aee4a5793b54566af4d14e73d711dc3db">  716</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGS_CLK_EN                                        0x00000001</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a4cc8221deb83c8729b54173c82844218">  717</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGS_CLK_EN_BITN                                            0</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9c8c52d1c111391b0d2559b9130e4991">  718</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGS_CLK_EN_M                                      0x00000001</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afcf0d91fd9ea3f0c0b992e16934ad4e6">  719</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGS_CLK_EN_S                                               0</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">// Register: PRCM_O_I2CCLKGDS</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a18f9f5137aa0b38f52c13cb2f95d2d8e">  733</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGDS_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aad4da75815558f7efba174d184c082ea">  734</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGDS_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a68c6ff46861df218c2b9eb7e90438996">  735</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGDS_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8fd0d608592dd6ca026579916325291a">  736</a></span>&#160;<span class="preprocessor">#define PRCM_I2CCLKGDS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// Register: PRCM_O_UARTCLKGR</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1e895cbce6551dfaa135df207246ea18">  750</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGR_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a11d78da9e2b9ecbeaf504f2e63ba5dca">  751</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGR_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a01afdb97779d5398c2c3a4ac25fef733">  752</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGR_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a946964981ca45ab4c1a746b8ad5280ae">  753</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGR_CLK_EN_S                                              0</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">// Register: PRCM_O_UARTCLKGS</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad7ba56ed443f614a56d79c92b0a382f5">  767</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGS_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa7f60106aab09ef6f42d3921584668f5">  768</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGS_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a22ec74f400b611b2da9f8ef47d22343b">  769</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGS_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af8a7a6d7ab1196b43410abe0672c3b99">  770</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// Register: PRCM_O_UARTCLKGDS</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afb90b04318d366e69790348b870cee58">  784</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGDS_CLK_EN                                      0x00000001</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac896848a87d3e45cca093800e7adce24">  785</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGDS_CLK_EN_BITN                                          0</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae3c2e63c8ce71880f852bfa26c321cab">  786</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGDS_CLK_EN_M                                    0x00000001</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adcd32d51e0b9a316a1681721aaad972d">  787</a></span>&#160;<span class="preprocessor">#define PRCM_UARTCLKGDS_CLK_EN_S                                             0</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">// Register: PRCM_O_SSICLKGR</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">// Field:   [1:0] CLK_EN</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// SSI1                     Enable clock for SSI1</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// SSI0                     Enable clock for SSI0</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2f38506f0619aae72e2a7f2e46a53216">  804</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGR_CLK_EN_W                                               2</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a02460e7c8402e03915810af4d3a2da71">  805</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGR_CLK_EN_M                                      0x00000003</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9d99395af81fccac14bc1d35968a3137">  806</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGR_CLK_EN_S                                               0</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a671a111289bff493132897997d2a08f9">  807</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGR_CLK_EN_SSI1                                   0x00000002</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6bb222e7516a706378617330619ee1b8">  808</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGR_CLK_EN_SSI0                                   0x00000001</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// Register: PRCM_O_SSICLKGS</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">// Field:   [1:0] CLK_EN</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// SSI1                     Enable clock for SSI1</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// SSI0                     Enable clock for SSI0</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab254cc1b2d2e2431e8398be7e28ddf75">  825</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGS_CLK_EN_W                                               2</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a25738ef321618bd9ea98260c5a8f8035">  826</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGS_CLK_EN_M                                      0x00000003</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a99347c43816f96ccec24c0ac585bb3d7">  827</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGS_CLK_EN_S                                               0</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aea0fda147097393eaeeedf4f9097c807">  828</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGS_CLK_EN_SSI1                                   0x00000002</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a18ebd3fd5fb6cc17e2186b7fecf916de">  829</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGS_CLK_EN_SSI0                                   0x00000001</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// Register: PRCM_O_SSICLKGDS</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">// Field:   [1:0] CLK_EN</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">// SSI1                     Enable clock for SSI1</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">// SSI0                     Enable clock for SSI0</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a33ae22e5efc0480a7d629c523dd1c139">  846</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGDS_CLK_EN_W                                              2</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adc9b29a377cab8b784b0bdde18102585">  847</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGDS_CLK_EN_M                                     0x00000003</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6b7f5dfa847e24a4029e2c4b98e4c95a">  848</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGDS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0af7f072bff37c1a3dd384b705f62f92">  849</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGDS_CLK_EN_SSI1                                  0x00000002</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#abbbb196c6e5a307cfb86922896983582">  850</a></span>&#160;<span class="preprocessor">#define PRCM_SSICLKGDS_CLK_EN_SSI0                                  0x00000001</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">// Register: PRCM_O_I2SCLKGR</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a518d4803085e7e0671f0c7b5020caa3a">  864</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGR_CLK_EN                                        0x00000001</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a93c2ad5344ab0a4109d7239922a00729">  865</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGR_CLK_EN_BITN                                            0</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9845aeaed317569a62425627e1944727">  866</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGR_CLK_EN_M                                      0x00000001</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#abedd765299aa3624a2a0c8e10c56b56e">  867</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGR_CLK_EN_S                                               0</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// Register: PRCM_O_I2SCLKGS</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2fe5b8eff1c5a4355d821dba49c0d028">  881</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGS_CLK_EN                                        0x00000001</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac83ce89247969e32c2e2d0a8d87f0eb9">  882</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGS_CLK_EN_BITN                                            0</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a67f03972c188952a2c5ef3e1d5d5fd46">  883</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGS_CLK_EN_M                                      0x00000001</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ace88b0b71dbc17bc4813246f109fca8c">  884</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGS_CLK_EN_S                                               0</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">// Register: PRCM_O_I2SCLKGDS</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// Field:     [0] CLK_EN</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// 0: Disable clock</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// 1: Enable clock</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3655b83a9cb8a6c2c3ddcbb57e9a1534">  898</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGDS_CLK_EN                                       0x00000001</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6cd90a58bc242ef685cdcd3b7586433f">  899</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGDS_CLK_EN_BITN                                           0</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#adb93718c5b1f5dbe2c8b69e010a34c5e">  900</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGDS_CLK_EN_M                                     0x00000001</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab46d1ff9fa2ba3885a9593cc2e082466">  901</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKGDS_CLK_EN_S                                              0</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// Register: PRCM_O_CPUCLKDIV</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">// Field:     [0] RATIO</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// DIV2                     Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// DIV1                     Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#acf59b56e24d5241db3991c70e4112c41">  914</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO                                        0x00000001</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a4448909df3f942491be0b95917ea0c77">  915</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO_BITN                                            0</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2ac2b4a3b69a4dbe1797be915d411018">  916</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO_M                                      0x00000001</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a22f39d4eb425c5baa9b9a367e36d6b2b">  917</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO_S                                               0</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7fe82f7f7de1dcadf3a6d77f81819767">  918</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO_DIV2                                   0x00000001</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae7123eb3f7ba41b1507150a30c635d07">  919</a></span>&#160;<span class="preprocessor">#define PRCM_CPUCLKDIV_RATIO_DIV1                                   0x00000000</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">// Register: PRCM_O_I2SBCLKSEL</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">// Field:     [0] SRC</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">// BCLK source selector</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// 0: Use external BCLK</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">// 1: Use internally generated clock</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa4dd225ce480aea75a3cf5af10159d62">  934</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKSEL_SRC                                         0x00000001</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9654f8aa8aaa979ed3d93ec35b754b0a">  935</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKSEL_SRC_BITN                                             0</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a09d04dcb144afcd3c1a70d053a37ac7f">  936</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKSEL_SRC_M                                       0x00000001</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a687f764e113678c4cf4c97c12a43a0ef">  937</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKSEL_SRC_S                                                0</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">// Register: PRCM_O_GPTCLKDIV</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// Field:   [3:0] RATIO</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// Scalar used for GPTs. The division rate will be constant and ungated for Run</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// / Sleep / DeepSleep mode.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">// Other values are not supported.</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// DIV256                   Divide by 256</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// DIV128                   Divide by 128</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">// DIV64                    Divide by 64</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">// DIV32                    Divide by 32</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// DIV16                    Divide by 16</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">// DIV8                     Divide by 8</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// DIV4                     Divide by 4</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">// DIV2                     Divide by 2</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">// DIV1                     Divide by 1</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a08cc74d859c151ece4b9f040bb8f55f1">  961</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_W                                               4</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a920808351900b46b0f32b04176df4f8e">  962</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_M                                      0x0000000F</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9c0f3665633f227b47badffad1e183d0">  963</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_S                                               0</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad707f7fb75ab7f97745e7b731bad47b1">  964</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV256                                 0x00000008</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af89a6425f0caf9919d07f4d73ea41452">  965</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV128                                 0x00000007</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a11277e71b5bed4e0de03f286be56e529">  966</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV64                                  0x00000006</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a420064f59395d423ecf171e8f5e13244">  967</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV32                                  0x00000005</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aaabfadd12d30a2a63cfc0a21f7cf3877">  968</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV16                                  0x00000004</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad15023a277c76e3360b24354556a3812">  969</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV8                                   0x00000003</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a65aef1f68763a5d40f3c4e0d7f50a7e6">  970</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV4                                   0x00000002</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8cd47fda56f65f949b6b9071e4db0b50">  971</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV2                                   0x00000001</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a14665e3ea92d8cd5ea6f0ba1bf3f28bb">  972</a></span>&#160;<span class="preprocessor">#define PRCM_GPTCLKDIV_RATIO_DIV1                                   0x00000000</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// Register: PRCM_O_I2SCLKCTL</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// Field:     [3] SMPL_ON_POSEDGE</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">// On the I2S serial interface, data and WCLK is sampled and clocked out on</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">// opposite edges of BCLK.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">// 0 - data and WCLK are sampled on the negative edge and clocked out on the</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// positive edge.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// 1 - data and WCLK are sampled on the positive edge and clocked out on the</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// negative edge.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae1e5754b71e38bd1c64785b43f2bdeb2">  990</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_SMPL_ON_POSEDGE                              0x00000008</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7be3ce3934efbb5766a8cc9efedd8341">  991</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_BITN                                  3</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ace9b62ed7ac7649afe6fa9be6c9ebffd">  992</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_M                            0x00000008</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aba01715ca9ff95affb527d911bbf728e">  993</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_S                                     3</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">// Field:   [2:1] WCLK_PHASE</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">// Decides how the WCLK division ratio is calculated and used to generate</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// different duty cycles (See I2SWCLKDIV.WDIV).</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// 0: Single phase</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// 1: Dual phase</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// 2: User Defined</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// 3: Reserved/Undefined</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a70123e69ff0da901fe8f73f9c445b0e6"> 1006</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_WCLK_PHASE_W                                          2</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a209e30bf05fe16ea789a0718a5c9f6f7"> 1007</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_WCLK_PHASE_M                                 0x00000006</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2403c1e79cfe24135bce021570ddfc2f"> 1008</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_WCLK_PHASE_S                                          1</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">// 0: MCLK, BCLK and **WCLK** will be static low</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">// 1: Enables the generation of  MCLK, BCLK and WCLK</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1d87619b130472669ef7a3fd8e35de0a"> 1017</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_EN                                           0x00000001</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a69e34b4c77f00770d256b2b24daafedb"> 1018</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_EN_BITN                                               0</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aca32bf36058a2b1fc0388b0c92c07688"> 1019</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_EN_M                                         0x00000001</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac1f6b7f330050d5f5d2af5be97d4efc8"> 1020</a></span>&#160;<span class="preprocessor">#define PRCM_I2SCLKCTL_EN_S                                                  0</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// Register: PRCM_O_I2SMCLKDIV</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// Field:   [9:0] MDIV</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">// An unsigned factor of the division ratio used to generate MCLK [2-1024]:</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">// MCLK = MCUCLK/MDIV[Hz]</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">// MCUCLK is 48MHz in normal mode. For powerdown mode the frequency is defined</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// by AON_WUC:MCUCLK.PWR_DWN_SRC</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">// A value of 0 is interpreted as 1024.</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">// A value of 1 is invalid.</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">// If MDIV is odd the low phase of the clock is one MCUCLK period longer than</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">// the high phase.</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a99f08d4ae6df4b02737e41b69fd2bcc3"> 1041</a></span>&#160;<span class="preprocessor">#define PRCM_I2SMCLKDIV_MDIV_W                                              10</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad4d34cbcf2ec3495bef6526b3293b216"> 1042</a></span>&#160;<span class="preprocessor">#define PRCM_I2SMCLKDIV_MDIV_M                                      0x000003FF</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a96247ca7e4518f53033a00a35b9afc4c"> 1043</a></span>&#160;<span class="preprocessor">#define PRCM_I2SMCLKDIV_MDIV_S                                               0</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// Register: PRCM_O_I2SBCLKDIV</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">// Field:   [9:0] BDIV</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">// An unsigned factor of the division ratio used to generate I2S BCLK [2-1024]:</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">// BCLK = MCUCLK/BDIV[Hz]</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// MCUCLK is 48MHz in normal mode. For powerdown mode the frequency is defined</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// by AON_WUC:MCUCLK.PWR_DWN_SRC</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">// A value of 0 is interpreted as 1024.</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">// A value of 1 is invalid.</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">// If BDIV is odd and I2SCLKCTL.SMPL_ON_POSEDGE = 0, the low phase of the clock</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// is one MCUCLK period longer than the high phase.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">// If BDIV is odd and I2SCLKCTL.SMPL_ON_POSEDGE = 1 , the high phase of the</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// clock is one MCUCLK period longer than the low phase.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a88b943d7d7f93d7d8611a22ba740be12"> 1066</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKDIV_BDIV_W                                              10</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3e5d87b7327c383e14a99195c6a2fd9e"> 1067</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKDIV_BDIV_M                                      0x000003FF</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#abe22b1ac0993ba4a29734cdfd6b8c9b2"> 1068</a></span>&#160;<span class="preprocessor">#define PRCM_I2SBCLKDIV_BDIV_S                                               0</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// Register: PRCM_O_I2SWCLKDIV</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">// Field:  [15:0] WDIV</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">// If I2SCLKCTL.WCLK_PHASE = 0, Single phase.</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// WCLK is high one BCLK period and low WDIV[9:0] (unsigned, [1-1023]) BCLK</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">// periods.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// WCLK = MCUCLK / BDIV*(WDIV[9:0] + 1) [Hz]</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">// MCUCLK is 48MHz in normal mode. For powerdown mode the frequency is defined</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">// by AON_WUC:MCUCLK.PWR_DWN_SRC</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">// If I2SCLKCTL.WCLK_PHASE = 1, Dual phase.</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">// Each phase on WCLK (50% duty cycle) is WDIV[9:0] (unsigned, [1-1023]) BCLK</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">// periods.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">// WCLK = MCUCLK / BDIV*(2*WDIV[9:0]) [Hz]</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">// If I2SCLKCTL.WCLK_PHASE = 2, User defined.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">// WCLK is high WDIV[7:0] (unsigned, [1-255]) BCLK periods and low WDIV[15:8]</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// (unsigned, [1-255]) BCLK periods.</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// WCLK = MCUCLK / (BDIV*(WDIV[7:0] + WDIV[15:8]) [Hz]</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// For changes to take effect, CLKLOADCTL.LOAD needs to be written</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab240ac9116387128675148ff778d9457"> 1098</a></span>&#160;<span class="preprocessor">#define PRCM_I2SWCLKDIV_WDIV_W                                              16</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a06489e008c2cf2f4b99debad2e5d0b05"> 1099</a></span>&#160;<span class="preprocessor">#define PRCM_I2SWCLKDIV_WDIV_M                                      0x0000FFFF</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#abbc06891d9cc2dad1d80e28ccd3c13a0"> 1100</a></span>&#160;<span class="preprocessor">#define PRCM_I2SWCLKDIV_WDIV_S                                               0</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Register: PRCM_O_SWRESET</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// Field:     [2] MCU</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// Internal. Only to be used through TI provided API.</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a249f5e2731caad9ea3af8496f5bfb5f2"> 1110</a></span>&#160;<span class="preprocessor">#define PRCM_SWRESET_MCU                                            0x00000004</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac98a622ba97ea010a2bdc5b8ad88ec2c"> 1111</a></span>&#160;<span class="preprocessor">#define PRCM_SWRESET_MCU_BITN                                                2</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a28f96c944dca6cf2d244eeba6bc46685"> 1112</a></span>&#160;<span class="preprocessor">#define PRCM_SWRESET_MCU_M                                          0x00000004</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af75505c87533dac47aa3715ec184461d"> 1113</a></span>&#160;<span class="preprocessor">#define PRCM_SWRESET_MCU_S                                                   2</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// Register: PRCM_O_WARMRESET</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">// Field:     [2] WR_TO_PINRESET</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">// 1: A warm system reset event triggered by the below listed sources will</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">// result in an emulated pin reset.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">// Warm reset sources included:</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">// ICEPick sysreset</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">// System CPU reset request, CPU_SCS:AIRCR.SYSRESETREQ</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">// System CPU Lockup</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">// WDT timeout</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">// An active ICEPick block system reset will gate all sources except ICEPick</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">// sysreset</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">// SW can read AON_SYSCTL:RESETCTL.RESET_SRC to find the source of the last</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">// reset resulting in a full power up sequence. WARMRESET in this register is</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// set in the scenario that WR_TO_PINRESET=1 and one of the above listed</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">// sources is triggered.</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0cc0a7d6cf6a51a6e94e2945291fc46c"> 1139</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WR_TO_PINRESET                               0x00000004</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6be7bc9a311da3db1c2d5b230e7dfea2"> 1140</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WR_TO_PINRESET_BITN                                   2</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2ff1bea9e9498af854219fe18534cca5"> 1141</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WR_TO_PINRESET_M                             0x00000004</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afc44e4cfeb75a8849ad0d50ec6d682c8"> 1142</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WR_TO_PINRESET_S                                      2</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">// Field:     [1] LOCKUP_STAT</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">// 0: No registred event</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">// 1: A system CPU LOCKUP event has occured since last SW clear of the</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">// A read of this register clears both  WDT_STAT and LOCKUP_STAT.</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a38325f9def8cdcfc3e8e70634d45a1f9"> 1152</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_LOCKUP_STAT                                  0x00000002</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5e19fc9393440e3b45de59efd61d2ebd"> 1153</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_LOCKUP_STAT_BITN                                      1</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab77da57a89113f5a1356761a43ee85c1"> 1154</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_LOCKUP_STAT_M                                0x00000002</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a31af711795ef547dbc2ff822a622eb4f"> 1155</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_LOCKUP_STAT_S                                         1</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">// Field:     [0] WDT_STAT</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">// 0: No registered event</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">// 1: A WDT event has occured since last SW clear of the register.</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">// A read of this register clears both WDT_STAT and LOCKUP_STAT.</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a37323b0761beebb01f543ee26092d8c0"> 1164</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WDT_STAT                                     0x00000001</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1ce709d15747526644912ebbdad12f3b"> 1165</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WDT_STAT_BITN                                         0</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1c461b4804243f0e37cf681bd1f5efb6"> 1166</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WDT_STAT_M                                   0x00000001</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6a67e6c61bcc573a85c011482759da2d"> 1167</a></span>&#160;<span class="preprocessor">#define PRCM_WARMRESET_WDT_STAT_S                                            0</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL0</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">// Field:     [2] PERIPH_ON</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">// PERIPH Power domain.</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">// 0: PERIPH power domain is powered down</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">// 1: PERIPH power domain is powered up</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0445d484d40aa514771534a7d69fc3ac"> 1180</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_PERIPH_ON                                       0x00000004</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a40b9cb9b3168ae60710c2e1e3666fa57"> 1181</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_PERIPH_ON_BITN                                           2</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9493a1f97daa19382f9a5ad48672a4c8"> 1182</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_PERIPH_ON_M                                     0x00000004</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afd16ddf228e46d8ac1d3d42ddf28119a"> 1183</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_PERIPH_ON_S                                              2</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">// Field:     [1] SERIAL_ON</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// SERIAL Power domain.</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">// 0: SERIAL power domain is powered down</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">// 1: SERIAL power domain is powered up</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac31531eb8bbe2fd8f1a5547904386340"> 1191</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_SERIAL_ON                                       0x00000002</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac42e15bb5ac40daed98bd7c85f36f95c"> 1192</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_SERIAL_ON_BITN                                           1</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a712f1d785526e06e7f845fee63c85d61"> 1193</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_SERIAL_ON_M                                     0x00000002</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8777d0953ee5f50de51403cfffe26d98"> 1194</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_SERIAL_ON_S                                              1</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">// Field:     [0] RFC_ON</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">// 0: RFC power domain powered off if also PDCTL1.RFC_ON = 0</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// 1: RFC power domain powered on</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5e634402b735b1922952014bc8c11f3a"> 1201</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_RFC_ON                                          0x00000001</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad817abf5f9cc25660b32538976f52e08"> 1202</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_RFC_ON_BITN                                              0</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#affc9100f2d23dab63e62afad239a7eb4"> 1203</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_RFC_ON_M                                        0x00000001</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aaecffff982076663eb90231c5baa9acf"> 1204</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0_RFC_ON_S                                                 0</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL0RFC</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">// Alias for PDCTL0.RFC_ON</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a19b115b9d132f80546b2cd466b839822"> 1214</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0RFC_ON                                           0x00000001</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af12dfee9e8f5642268c5e448966c6763"> 1215</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0RFC_ON_BITN                                               0</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a616b429b0c7ad10f3cf5ff6944ab2b1a"> 1216</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0RFC_ON_M                                         0x00000001</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a32003f942179ae8ebb40d373898027d3"> 1217</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0RFC_ON_S                                                  0</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL0SERIAL</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">// Alias for PDCTL0.SERIAL_ON</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab5ce1cee791bdccd6dfc2509cd3722ee"> 1227</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0SERIAL_ON                                        0x00000001</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac26f0cb3f7928c77dea9b981a46a6264"> 1228</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0SERIAL_ON_BITN                                            0</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae5612266f214baa1a9d0f7747589a58c"> 1229</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0SERIAL_ON_M                                      0x00000001</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af0d05ecb73cffc932d053f3b3a0cde35"> 1230</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0SERIAL_ON_S                                               0</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL0PERIPH</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">// Alias for PDCTL0.PERIPH_ON</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a54bc80eea7a5b236c47f0e6cd09eff5e"> 1240</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0PERIPH_ON                                        0x00000001</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a07a352635b289503b8ce1fbc51f21d4f"> 1241</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0PERIPH_ON_BITN                                            0</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7af33f97914b2cf8a99da6a56d9c96e4"> 1242</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0PERIPH_ON_M                                      0x00000001</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8af812ea3b8016012d99e21854d9a79d"> 1243</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL0PERIPH_ON_S                                               0</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT0</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">// Field:     [2] PERIPH_ON</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">// PERIPH Power domain.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">// 0: Domain may be powered down</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">// 1: Domain powered up (guaranteed)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a309e18103434a2937f203765bf011c81"> 1256</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_PERIPH_ON                                      0x00000004</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a50871c98a5250c02be8594631fd9af2c"> 1257</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_PERIPH_ON_BITN                                          2</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2c9ddd84e4fb919d1126421f11885c56"> 1258</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_PERIPH_ON_M                                    0x00000004</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9d8b202cf8067d1d657533538ed33fb2"> 1259</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_PERIPH_ON_S                                             2</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">// Field:     [1] SERIAL_ON</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">// SERIAL Power domain.</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">// 0: Domain may be powered down</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">// 1: Domain powered up (guaranteed)</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a99caa5b6265298f564694b83abfd304e"> 1267</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_SERIAL_ON                                      0x00000002</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a60463af5b88287d54c432b6a2975198b"> 1268</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_SERIAL_ON_BITN                                          1</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3307cb7f5a7446d152361e9b39a8197e"> 1269</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_SERIAL_ON_M                                    0x00000002</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a95514e15b336e61804c719f29dc9f9ca"> 1270</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_SERIAL_ON_S                                             1</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">// Field:     [0] RFC_ON</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">// RFC Power domain</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">// 0: Domain may be powered down</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">// 1: Domain powered up (guaranteed)</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a093e5819ac988275bb2778d0cf80a636"> 1278</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_RFC_ON                                         0x00000001</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a621109d1673d04fa7d7b9564fda95659"> 1279</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_RFC_ON_BITN                                             0</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a5d18e609b5b0d9a7ecc284d70106fdd0"> 1280</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_RFC_ON_M                                       0x00000001</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a54acd690526ac2c1aee7b7ec6d9f4180"> 1281</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0_RFC_ON_S                                                0</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT0RFC</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">// Alias for PDSTAT0.RFC_ON</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a323165d82bff813b6650044944574d09"> 1291</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0RFC_ON                                          0x00000001</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae2337a37d1c6ba1b3e89853601fe2d6e"> 1292</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0RFC_ON_BITN                                              0</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac9b586c206e7c9cc7919e4cdaa20b253"> 1293</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0RFC_ON_M                                        0x00000001</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6a826b8eab73639f0348b24e1668bd22"> 1294</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0RFC_ON_S                                                 0</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT0SERIAL</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">// Alias for PDSTAT0.SERIAL_ON</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a88bacdf1a37f3a5a9bdd6090e26d65ec"> 1304</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0SERIAL_ON                                       0x00000001</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad6bf646bcc9c16ef1cd4871611a9529d"> 1305</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0SERIAL_ON_BITN                                           0</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afc30988cedd668a552d5af681646f76d"> 1306</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0SERIAL_ON_M                                     0x00000001</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2c13010c19525098675a776adf6e6c58"> 1307</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0SERIAL_ON_S                                              0</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT0PERIPH</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">// Alias for PDSTAT0.PERIPH_ON</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9707ee9d7f54d99d6c9c72d7a765e730"> 1317</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0PERIPH_ON                                       0x00000001</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aadd3cc6fd0189a923efdf6f6ad61310c"> 1318</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0PERIPH_ON_BITN                                           0</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2dad70191b0cbc09ee078b320d399f8f"> 1319</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0PERIPH_ON_M                                     0x00000001</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a32652e81d9953ea30d235029920f8401"> 1320</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT0PERIPH_ON_S                                              0</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL1</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">// Field:     [3] VIMS_MODE</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">// 0: VIMS power domain is only powered when CPU power domain is powered.</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">// 1: VIMS power domain is powered whenever the BUS power domain is powered.</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a46b0f886ea85068b17630c885cebee44"> 1332</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_VIMS_MODE                                       0x00000008</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0cd4363a6c36784410c04d22bb64a238"> 1333</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_VIMS_MODE_BITN                                           3</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a14f20b3f8814a900664acaf94218f733"> 1334</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_VIMS_MODE_M                                     0x00000008</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab4191fdf6d1011ac7906040a2e676272"> 1335</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_VIMS_MODE_S                                              3</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">// Field:     [2] RFC_ON</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">// 0: RFC power domain powered off if also PDCTL0.RFC_ON = 0</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">// 1: RFC power domain powered on</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">// Bit shall be used by RFC in autonomus mode but there is no HW restrictions</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// fom system CPU to access the bit.</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6b6a2c4f3aed6bb22b65225b944c39e6"> 1345</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_RFC_ON                                          0x00000004</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3f1815de342723ec8fb13dacfe18e427"> 1346</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_RFC_ON_BITN                                              2</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aeecdb01e7a68f7c81ca2ad5efddfa96e"> 1347</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_RFC_ON_M                                        0x00000004</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af023d0dc7df501d516fa4e0db8887171"> 1348</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_RFC_ON_S                                                 2</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">// Field:     [1] CPU_ON</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">// 0: Causes a power down of the CPU power domain when system CPU indicates it</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// is idle.</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">// 1: Initiates power-on of the CPU power domain.</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// This bit is automatically set by a WIC power-on event.</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a66de69d3b8df2e35238f7f1205a811db"> 1358</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_CPU_ON                                          0x00000002</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3ae22e7f9273ca044da286943d0a9c4b"> 1359</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_CPU_ON_BITN                                              1</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af49c62f0fc0a41d2fd8a09b4fbad7ae5"> 1360</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_CPU_ON_M                                        0x00000002</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afdd6e841f4e7c07fa13358b1f3c823c5"> 1361</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1_CPU_ON_S                                                 1</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL1CPU</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">// This is an alias for PDCTL1.CPU_ON</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2ae64d8beea24a4742a6e7ee0f7c7e37"> 1371</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1CPU_ON                                           0x00000001</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9935d962ee1502e27f27f96aa40875da"> 1372</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1CPU_ON_BITN                                               0</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a008d59b6deb91472f9c4dad06227f196"> 1373</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1CPU_ON_M                                         0x00000001</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#afa189d67db99969359e0e27960d7916a"> 1374</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1CPU_ON_S                                                  0</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL1RFC</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">// This is an alias for PDCTL1.RFC_ON</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae991eef50831533374c1af98a9838550"> 1384</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1RFC_ON                                           0x00000001</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa6247f835d3795090a17bd786bd34cc1"> 1385</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1RFC_ON_BITN                                               0</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1084eded893ab9ece799072eac6afd90"> 1386</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1RFC_ON_M                                         0x00000001</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#af537859f45fbe5f11faa65f1455a3059"> 1387</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1RFC_ON_S                                                  0</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">// Register: PRCM_O_PDCTL1VIMS</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">// This is an alias for PDCTL1.VIMS_MODE</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3113db03575e9298b3a478dfb661ef43"> 1397</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1VIMS_ON                                          0x00000001</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8a125c78e6de74614cc9c6943e49c2d0"> 1398</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1VIMS_ON_BITN                                              0</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3f1e4fdb2d26b1910458cd8f84d774e6"> 1399</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1VIMS_ON_M                                        0x00000001</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6b186937a316263b3722282247c04569"> 1400</a></span>&#160;<span class="preprocessor">#define PRCM_PDCTL1VIMS_ON_S                                                 0</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT1</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">// Field:     [4] BUS_ON</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">// 0: BUS domain not accessible</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">// 1: BUS domain is currently accessible</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a65690d33289bd32a056cd7398ca46730"> 1412</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_BUS_ON                                         0x00000010</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a56b6629a18b0b4200da3c140bae38124"> 1413</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_BUS_ON_BITN                                             4</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab2abf35a798df03e1b678967f7103c37"> 1414</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_BUS_ON_M                                       0x00000010</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ad202e4b1cae9e9bbe7de1aa3a2ef0c2d"> 1415</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_BUS_ON_S                                                4</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">// Field:     [3] VIMS_MODE</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">// 0: VIMS domain not accessible</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">// 1: VIMS domain is currently accessible</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1ae8968380c62782841246690043c286"> 1422</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_VIMS_MODE                                      0x00000008</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6456f8cf3a120d159c95efbfa62b04ec"> 1423</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_VIMS_MODE_BITN                                          3</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ae1a21cab71cd80efca590a072bffa8ba"> 1424</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_VIMS_MODE_M                                    0x00000008</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab70db65dd3e9fb1496f0ca124c633c49"> 1425</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_VIMS_MODE_S                                             3</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">// Field:     [2] RFC_ON</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">// 0: RFC domain not accessible</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">// 1: RFC domain is currently accessible</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a97dc0022b53c6dc62cc73cb5b6588ad3"> 1432</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_RFC_ON                                         0x00000004</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3da83dc5aec1be3a5a80204d832e6bf4"> 1433</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_RFC_ON_BITN                                             2</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#acae98b721d4934129daf1c0ce7fdb391"> 1434</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_RFC_ON_M                                       0x00000004</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2051e656028fa67c3c418b85cb14fc93"> 1435</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_RFC_ON_S                                                2</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">// Field:     [1] CPU_ON</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">// 0: CPU and BUS domain not accessible</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">// 1: CPU and BUS domains are both currently accessible</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a8040c00f6215ec07864da6c5c0811816"> 1442</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_CPU_ON                                         0x00000002</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9c90b229dc4cc9a262a087890ab951c7"> 1443</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_CPU_ON_BITN                                             1</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a05d8d01618e7c7c6467a15f3a3e5cbc4"> 1444</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_CPU_ON_M                                       0x00000002</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a34e37e767d0c22098d7a5809f734fead"> 1445</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1_CPU_ON_S                                                1</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT1BUS</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">// This is an alias for PDSTAT1.BUS_ON</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a78110936f10fcdebd6b6d7c08bf39151"> 1455</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1BUS_ON                                          0x00000001</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2f08e8a90f193168d37854d3a78a92f2"> 1456</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1BUS_ON_BITN                                              0</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a2e09184f82b5008ee31b59f130520808"> 1457</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1BUS_ON_M                                        0x00000001</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab1221f21032a9ba0445ec957d7148c96"> 1458</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1BUS_ON_S                                                 0</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT1RFC</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">// This is an alias for PDSTAT1.RFC_ON</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab9c6f7ac2ca1303418cad0748a9df100"> 1468</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1RFC_ON                                          0x00000001</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac5ce50e5df143a27e6d5eec3f1adf23b"> 1469</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1RFC_ON_BITN                                              0</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a67cf4d60598e161250c8880d29e7dda3"> 1470</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1RFC_ON_M                                        0x00000001</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3681c68d292a7755e31526f39c44c61a"> 1471</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1RFC_ON_S                                                 0</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT1CPU</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">// This is an alias for PDSTAT1.CPU_ON</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ab6c3b920ee984d87085f4182a38f4357"> 1481</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1CPU_ON                                          0x00000001</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6d2f75b218f0e15b6b223a87150b95e8"> 1482</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1CPU_ON_BITN                                              0</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a1e96db7269c47be009ecdd8de2604ed9"> 1483</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1CPU_ON_M                                        0x00000001</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a42eb875cdc73f46dc1d628852cc8cfa3"> 1484</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1CPU_ON_S                                                 0</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">// Register: PRCM_O_PDSTAT1VIMS</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">// Field:     [0] ON</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">// This is an alias for PDSTAT1.VIMS_MODE</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a45ce809ee6e99936ee0d7686ac63830a"> 1494</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1VIMS_ON                                         0x00000001</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9760f1cc255c38aa8f8b73ba714d064c"> 1495</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1VIMS_ON_BITN                                             0</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a075e1d7dfcd70b1618f20961d3309362"> 1496</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1VIMS_ON_M                                       0x00000001</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7de6406fd9541de023d60c74d150db3e"> 1497</a></span>&#160;<span class="preprocessor">#define PRCM_PDSTAT1VIMS_ON_S                                                0</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">// Register: PRCM_O_RFCMODESEL</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">// Field:   [2:0] CURR</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// Written by MCU - Outputs to RFC. Only modes permitted by RFCMODEHWOPT.AVAIL</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">// are writeable.</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">// MODE7                    Select Mode 7</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">// MODE6                    Select Mode 6</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">// MODE5                    Select Mode 5</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">// MODE4                    Select Mode 4</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">// MODE3                    Select Mode 3</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// MODE2                    Select Mode 2</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">// MODE1                    Select Mode 1</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">// MODE0                    Select Mode 0</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a65db969d0890a71096b16e6ab0b472e7"> 1517</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_W                                               3</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac36cb29ba823d3d8e2d9ed3d969d6ef8"> 1518</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_M                                      0x00000007</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7897cedca92ce55cd0a7de57734d4613"> 1519</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_S                                               0</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a7efba0a88a9190620d341ad88a2eb196"> 1520</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE7                                  0x00000007</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#aa8e9c946ad7485d08e5bf3b857056a85"> 1521</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE6                                  0x00000006</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a12b2fa3cd33a473becc6800f3c81e730"> 1522</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE5                                  0x00000005</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a323f76ad5e5ce63872f61919c1020c42"> 1523</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE4                                  0x00000004</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a0be54860bff11c4a0f196792e9c60c73"> 1524</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE3                                  0x00000003</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3c4c33ddbd1738f3c0ecc98cedd3e211"> 1525</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE2                                  0x00000002</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a60b8b1abfeae02a4a29af3234304c7fa"> 1526</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE1                                  0x00000001</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a23e1d9b0a729f2b0830c91eb2b03b7f8"> 1527</a></span>&#160;<span class="preprocessor">#define PRCM_RFCMODESEL_CURR_MODE0                                  0x00000000</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">// Register: PRCM_O_PWRPROFSTAT</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">// Field:   [7:0] VALUE</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">// SW can use these bits to timestamp the application. These bits are also</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// available through the testtap and can thus be used by the emulator to</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">// profile in real time.</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a593b9449b8cb515823e778071eb6d6a3"> 1539</a></span>&#160;<span class="preprocessor">#define PRCM_PWRPROFSTAT_VALUE_W                                             8</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9c6233877d34fb0cd9565bf96e3022a8"> 1540</a></span>&#160;<span class="preprocessor">#define PRCM_PWRPROFSTAT_VALUE_M                                    0x000000FF</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac87117df842c001824212a24f940df6f"> 1541</a></span>&#160;<span class="preprocessor">#define PRCM_PWRPROFSTAT_VALUE_S                                             0</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">// Register: PRCM_O_RAMRETEN</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">// Field:     [2] RFC</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">// 0: Retention for RFC SRAM disabled</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">// 1: Retention for RFC SRAM enabled</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a6ab3df4a77aca86265dd3d9542f487bc"> 1553</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_RFC                                           0x00000004</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac2247922a5fa41818c9afdd46e237060"> 1554</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_RFC_BITN                                               2</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a4520dd80f3bdad2b3e7092ad4c3ca74b"> 1555</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_RFC_M                                         0x00000004</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a032b488dc389c884b74a5265f53b3293"> 1556</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_RFC_S                                                  2</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">// Field:   [1:0] VIMS</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">// 0: Memory retention disabled</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">// 1: Memory retention enabled</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">// Bit 0: VIMS_TRAM</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">// Bit 1: VIMS_CRAM</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">// Legal modes depend on settings in VIMS:CTL.MODE</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">// 00: VIMS:CTL.MODE must be OFF before DEEPSLEEP is asserted - must be set to</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">// CACHE or SPLIT mode after waking up again</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">// 01: VIMS:CTL.MODE must be GPRAM before DEEPSLEEP is asserted. Must remain in</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">// GPRAM mode after wake up, alternatively select OFF mode first and then CACHE</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">// or SPILT mode.</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// 10: Illegal mode</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">// 11: No restrictions</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a9ea4baf62b3f4789dad237954a45b83b"> 1576</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_VIMS_W                                                 2</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#a3635ceeadc362f7b50429f88f595cf47"> 1577</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_VIMS_M                                        0x00000003</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="hw__prcm_8h.html#ac6317e14213569396af6e5e01c449bdf"> 1578</a></span>&#160;<span class="preprocessor">#define PRCM_RAMRETEN_VIMS_S                                                 0</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#endif // __PRCM__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:00 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
