{
  "module_name": "dcn10_optc.h",
  "hash_id": "da63dc389ae459ffd57fe43f01f182ae508dcaf858b4965e6e21fc6f0a2b2c27",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_optc.h",
  "human_readable_source": " \n\n#ifndef __DC_TIMING_GENERATOR_DCN10_H__\n#define __DC_TIMING_GENERATOR_DCN10_H__\n\n#include \"timing_generator.h\"\n\n#define DCN10TG_FROM_TG(tg)\\\n\tcontainer_of(tg, struct optc, base)\n\n#define TG_COMMON_REG_LIST_DCN(inst) \\\n\tSRI(OTG_VSTARTUP_PARAM, OTG, inst),\\\n\tSRI(OTG_VUPDATE_PARAM, OTG, inst),\\\n\tSRI(OTG_VREADY_PARAM, OTG, inst),\\\n\tSRI(OTG_BLANK_CONTROL, OTG, inst),\\\n\tSRI(OTG_MASTER_UPDATE_LOCK, OTG, inst),\\\n\tSRI(OTG_GLOBAL_CONTROL0, OTG, inst),\\\n\tSRI(OTG_DOUBLE_BUFFER_CONTROL, OTG, inst),\\\n\tSRI(OTG_H_TOTAL, OTG, inst),\\\n\tSRI(OTG_H_BLANK_START_END, OTG, inst),\\\n\tSRI(OTG_H_SYNC_A, OTG, inst),\\\n\tSRI(OTG_H_SYNC_A_CNTL, OTG, inst),\\\n\tSRI(OTG_H_TIMING_CNTL, OTG, inst),\\\n\tSRI(OTG_V_TOTAL, OTG, inst),\\\n\tSRI(OTG_V_BLANK_START_END, OTG, inst),\\\n\tSRI(OTG_V_SYNC_A, OTG, inst),\\\n\tSRI(OTG_V_SYNC_A_CNTL, OTG, inst),\\\n\tSRI(OTG_INTERLACE_CONTROL, OTG, inst),\\\n\tSRI(OTG_CONTROL, OTG, inst),\\\n\tSRI(OTG_STEREO_CONTROL, OTG, inst),\\\n\tSRI(OTG_3D_STRUCTURE_CONTROL, OTG, inst),\\\n\tSRI(OTG_STEREO_STATUS, OTG, inst),\\\n\tSRI(OTG_V_TOTAL_MAX, OTG, inst),\\\n\tSRI(OTG_V_TOTAL_MID, OTG, inst),\\\n\tSRI(OTG_V_TOTAL_MIN, OTG, inst),\\\n\tSRI(OTG_V_TOTAL_CONTROL, OTG, inst),\\\n\tSRI(OTG_TRIGA_CNTL, OTG, inst),\\\n\tSRI(OTG_FORCE_COUNT_NOW_CNTL, OTG, inst),\\\n\tSRI(OTG_STATIC_SCREEN_CONTROL, OTG, inst),\\\n\tSRI(OTG_STATUS_FRAME_COUNT, OTG, inst),\\\n\tSRI(OTG_STATUS, OTG, inst),\\\n\tSRI(OTG_STATUS_POSITION, OTG, inst),\\\n\tSRI(OTG_NOM_VERT_POSITION, OTG, inst),\\\n\tSRI(OTG_BLACK_COLOR, OTG, inst),\\\n\tSRI(OTG_CLOCK_CONTROL, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT0_POSITION, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT1_CONTROL, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT1_POSITION, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT2_CONTROL, OTG, inst),\\\n\tSRI(OTG_VERTICAL_INTERRUPT2_POSITION, OTG, inst),\\\n\tSRI(OPTC_INPUT_CLOCK_CONTROL, ODM, inst),\\\n\tSRI(OPTC_DATA_SOURCE_SELECT, ODM, inst),\\\n\tSRI(OPTC_INPUT_GLOBAL_CONTROL, ODM, inst),\\\n\tSRI(CONTROL, VTG, inst),\\\n\tSRI(OTG_VERT_SYNC_CONTROL, OTG, inst),\\\n\tSRI(OTG_MASTER_UPDATE_MODE, OTG, inst),\\\n\tSRI(OTG_GSL_CONTROL, OTG, inst),\\\n\tSRI(OTG_CRC_CNTL, OTG, inst),\\\n\tSRI(OTG_CRC0_DATA_RG, OTG, inst),\\\n\tSRI(OTG_CRC0_DATA_B, OTG, inst),\\\n\tSRI(OTG_CRC0_WINDOWA_X_CONTROL, OTG, inst),\\\n\tSRI(OTG_CRC0_WINDOWA_Y_CONTROL, OTG, inst),\\\n\tSRI(OTG_CRC0_WINDOWB_X_CONTROL, OTG, inst),\\\n\tSRI(OTG_CRC0_WINDOWB_Y_CONTROL, OTG, inst),\\\n\tSR(GSL_SOURCE_SELECT),\\\n\tSRI(OTG_GLOBAL_CONTROL2, OTG, inst),\\\n\tSRI(OTG_TRIGA_MANUAL_TRIG, OTG, inst)\n\n#define TG_COMMON_REG_LIST_DCN1_0(inst) \\\n\tTG_COMMON_REG_LIST_DCN(inst),\\\n\tSRI(OTG_TEST_PATTERN_PARAMETERS, OTG, inst),\\\n\tSRI(OTG_TEST_PATTERN_CONTROL, OTG, inst),\\\n\tSRI(OTG_TEST_PATTERN_COLOR, OTG, inst),\\\n\tSRI(OTG_MANUAL_FLOW_CONTROL, OTG, inst)\n\n\nstruct dcn_optc_registers {\n\tuint32_t OTG_GLOBAL_CONTROL1;\n\tuint32_t OTG_GLOBAL_CONTROL2;\n\tuint32_t OTG_VERT_SYNC_CONTROL;\n\tuint32_t OTG_MASTER_UPDATE_MODE;\n\tuint32_t OTG_GSL_CONTROL;\n\tuint32_t OTG_VSTARTUP_PARAM;\n\tuint32_t OTG_VUPDATE_PARAM;\n\tuint32_t OTG_VREADY_PARAM;\n\tuint32_t OTG_BLANK_CONTROL;\n\tuint32_t OTG_MASTER_UPDATE_LOCK;\n\tuint32_t OTG_GLOBAL_CONTROL0;\n\tuint32_t OTG_DOUBLE_BUFFER_CONTROL;\n\tuint32_t OTG_H_TOTAL;\n\tuint32_t OTG_H_BLANK_START_END;\n\tuint32_t OTG_H_SYNC_A;\n\tuint32_t OTG_H_SYNC_A_CNTL;\n\tuint32_t OTG_H_TIMING_CNTL;\n\tuint32_t OTG_V_TOTAL;\n\tuint32_t OTG_V_BLANK_START_END;\n\tuint32_t OTG_V_SYNC_A;\n\tuint32_t OTG_V_SYNC_A_CNTL;\n\tuint32_t OTG_INTERLACE_CONTROL;\n\tuint32_t OTG_CONTROL;\n\tuint32_t OTG_STEREO_CONTROL;\n\tuint32_t OTG_3D_STRUCTURE_CONTROL;\n\tuint32_t OTG_STEREO_STATUS;\n\tuint32_t OTG_V_TOTAL_MAX;\n\tuint32_t OTG_V_TOTAL_MID;\n\tuint32_t OTG_V_TOTAL_MIN;\n\tuint32_t OTG_V_TOTAL_CONTROL;\n\tuint32_t OTG_TRIGA_CNTL;\n\tuint32_t OTG_TRIGA_MANUAL_TRIG;\n\tuint32_t OTG_MANUAL_FLOW_CONTROL;\n\tuint32_t OTG_FORCE_COUNT_NOW_CNTL;\n\tuint32_t OTG_STATIC_SCREEN_CONTROL;\n\tuint32_t OTG_STATUS_FRAME_COUNT;\n\tuint32_t OTG_STATUS;\n\tuint32_t OTG_STATUS_POSITION;\n\tuint32_t OTG_NOM_VERT_POSITION;\n\tuint32_t OTG_BLACK_COLOR;\n\tuint32_t OTG_TEST_PATTERN_PARAMETERS;\n\tuint32_t OTG_TEST_PATTERN_CONTROL;\n\tuint32_t OTG_TEST_PATTERN_COLOR;\n\tuint32_t OTG_CLOCK_CONTROL;\n\tuint32_t OTG_VERTICAL_INTERRUPT0_CONTROL;\n\tuint32_t OTG_VERTICAL_INTERRUPT0_POSITION;\n\tuint32_t OTG_VERTICAL_INTERRUPT1_CONTROL;\n\tuint32_t OTG_VERTICAL_INTERRUPT1_POSITION;\n\tuint32_t OTG_VERTICAL_INTERRUPT2_CONTROL;\n\tuint32_t OTG_VERTICAL_INTERRUPT2_POSITION;\n\tuint32_t OPTC_INPUT_CLOCK_CONTROL;\n\tuint32_t OPTC_DATA_SOURCE_SELECT;\n\tuint32_t OPTC_MEMORY_CONFIG;\n\tuint32_t OPTC_INPUT_GLOBAL_CONTROL;\n\tuint32_t CONTROL;\n\tuint32_t OTG_GSL_WINDOW_X;\n\tuint32_t OTG_GSL_WINDOW_Y;\n\tuint32_t OTG_VUPDATE_KEEPOUT;\n\tuint32_t OTG_CRC_CNTL;\n\tuint32_t OTG_CRC_CNTL2;\n\tuint32_t OTG_CRC0_DATA_RG;\n\tuint32_t OTG_CRC0_DATA_B;\n\tuint32_t OTG_CRC1_DATA_B;\n\tuint32_t OTG_CRC2_DATA_B;\n\tuint32_t OTG_CRC3_DATA_B;\n\tuint32_t OTG_CRC1_DATA_RG;\n\tuint32_t OTG_CRC2_DATA_RG;\n\tuint32_t OTG_CRC3_DATA_RG;\n\tuint32_t OTG_CRC0_WINDOWA_X_CONTROL;\n\tuint32_t OTG_CRC0_WINDOWA_Y_CONTROL;\n\tuint32_t OTG_CRC0_WINDOWB_X_CONTROL;\n\tuint32_t OTG_CRC0_WINDOWB_Y_CONTROL;\n\tuint32_t OTG_CRC1_WINDOWA_X_CONTROL;\n\tuint32_t OTG_CRC1_WINDOWA_Y_CONTROL;\n\tuint32_t OTG_CRC1_WINDOWB_X_CONTROL;\n\tuint32_t OTG_CRC1_WINDOWB_Y_CONTROL;\n\tuint32_t GSL_SOURCE_SELECT;\n\tuint32_t DWB_SOURCE_SELECT;\n\tuint32_t OTG_DSC_START_POSITION;\n\tuint32_t OPTC_DATA_FORMAT_CONTROL;\n\tuint32_t OPTC_BYTES_PER_PIXEL;\n\tuint32_t OPTC_WIDTH_CONTROL;\n\tuint32_t OTG_DRR_CONTROL;\n\tuint32_t OTG_BLANK_DATA_COLOR;\n\tuint32_t OTG_BLANK_DATA_COLOR_EXT;\n\tuint32_t OTG_DRR_TRIGGER_WINDOW;\n\tuint32_t OTG_M_CONST_DTO0;\n\tuint32_t OTG_M_CONST_DTO1;\n\tuint32_t OTG_DRR_V_TOTAL_CHANGE;\n\tuint32_t OTG_GLOBAL_CONTROL4;\n};\n\n#define TG_COMMON_MASK_SH_LIST_DCN(mask_sh)\\\n\tSF(OTG0_OTG_VSTARTUP_PARAM, VSTARTUP_START, mask_sh),\\\n\tSF(OTG0_OTG_VUPDATE_PARAM, VUPDATE_OFFSET, mask_sh),\\\n\tSF(OTG0_OTG_VUPDATE_PARAM, VUPDATE_WIDTH, mask_sh),\\\n\tSF(OTG0_OTG_VREADY_PARAM, VREADY_OFFSET, mask_sh),\\\n\tSF(OTG0_OTG_BLANK_CONTROL, OTG_BLANK_DATA_EN, mask_sh),\\\n\tSF(OTG0_OTG_BLANK_CONTROL, OTG_BLANK_DE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_BLANK_CONTROL, OTG_CURRENT_BLANK_STATE, mask_sh),\\\n\tSF(OTG0_OTG_MASTER_UPDATE_LOCK, OTG_MASTER_UPDATE_LOCK, mask_sh),\\\n\tSF(OTG0_OTG_MASTER_UPDATE_LOCK, UPDATE_LOCK_STATUS, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL0, OTG_MASTER_UPDATE_LOCK_SEL, mask_sh),\\\n\tSF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_UPDATE_PENDING, mask_sh),\\\n\tSF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_BLANK_DATA_DOUBLE_BUFFER_EN, mask_sh),\\\n\tSF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_RANGE_TIMING_DBUF_UPDATE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, mask_sh), \\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET, mask_sh), \\\n\tSF(OTG0_OTG_VUPDATE_KEEPOUT, MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET, mask_sh), \\\n\tSF(OTG0_OTG_H_TOTAL, OTG_H_TOTAL, mask_sh),\\\n\tSF(OTG0_OTG_H_BLANK_START_END, OTG_H_BLANK_START, mask_sh),\\\n\tSF(OTG0_OTG_H_BLANK_START_END, OTG_H_BLANK_END, mask_sh),\\\n\tSF(OTG0_OTG_H_SYNC_A, OTG_H_SYNC_A_START, mask_sh),\\\n\tSF(OTG0_OTG_H_SYNC_A, OTG_H_SYNC_A_END, mask_sh),\\\n\tSF(OTG0_OTG_H_SYNC_A_CNTL, OTG_H_SYNC_A_POL, mask_sh),\\\n\tSF(OTG0_OTG_H_TIMING_CNTL, OTG_H_TIMING_DIV_BY2, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL, OTG_V_TOTAL, mask_sh),\\\n\tSF(OTG0_OTG_V_BLANK_START_END, OTG_V_BLANK_START, mask_sh),\\\n\tSF(OTG0_OTG_V_BLANK_START_END, OTG_V_BLANK_END, mask_sh),\\\n\tSF(OTG0_OTG_V_SYNC_A, OTG_V_SYNC_A_START, mask_sh),\\\n\tSF(OTG0_OTG_V_SYNC_A, OTG_V_SYNC_A_END, mask_sh),\\\n\tSF(OTG0_OTG_V_SYNC_A_CNTL, OTG_V_SYNC_A_POL, mask_sh),\\\n\tSF(OTG0_OTG_INTERLACE_CONTROL, OTG_INTERLACE_ENABLE, mask_sh),\\\n\tSF(OTG0_OTG_CONTROL, OTG_MASTER_EN, mask_sh),\\\n\tSF(OTG0_OTG_CONTROL, OTG_START_POINT_CNTL, mask_sh),\\\n\tSF(OTG0_OTG_CONTROL, OTG_DISABLE_POINT_CNTL, mask_sh),\\\n\tSF(OTG0_OTG_CONTROL, OTG_FIELD_NUMBER_CNTL, mask_sh),\\\n\tSF(OTG0_OTG_CONTROL, OTG_CURRENT_MASTER_EN_STATE, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_STEREO_EN, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_STEREO_SYNC_OUTPUT_LINE_NUM, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_STEREO_SYNC_OUTPUT_POLARITY, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_STEREO_EYE_FLAG_POLARITY, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_CONTROL, OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP, mask_sh),\\\n\tSF(OTG0_OTG_STEREO_STATUS, OTG_STEREO_CURRENT_EYE, mask_sh),\\\n\tSF(OTG0_OTG_3D_STRUCTURE_CONTROL, OTG_3D_STRUCTURE_EN, mask_sh),\\\n\tSF(OTG0_OTG_3D_STRUCTURE_CONTROL, OTG_3D_STRUCTURE_V_UPDATE_MODE, mask_sh),\\\n\tSF(OTG0_OTG_3D_STRUCTURE_CONTROL, OTG_3D_STRUCTURE_STEREO_SEL_OVR, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_MAX, OTG_V_TOTAL_MAX, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_MID, OTG_V_TOTAL_MID, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_MIN, OTG_V_TOTAL_MIN, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_V_TOTAL_MIN_SEL, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_V_TOTAL_MAX_SEL, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_FORCE_LOCK_ON_EVENT, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_SET_V_TOTAL_MIN_MASK_EN, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_SET_V_TOTAL_MIN_MASK, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_VTOTAL_MID_REPLACING_MAX_EN, mask_sh),\\\n\tSF(OTG0_OTG_V_TOTAL_CONTROL, OTG_VTOTAL_MID_FRAME_NUM, mask_sh),\\\n\tSF(OTG0_OTG_FORCE_COUNT_NOW_CNTL, OTG_FORCE_COUNT_NOW_CLEAR, mask_sh),\\\n\tSF(OTG0_OTG_FORCE_COUNT_NOW_CNTL, OTG_FORCE_COUNT_NOW_MODE, mask_sh),\\\n\tSF(OTG0_OTG_FORCE_COUNT_NOW_CNTL, OTG_FORCE_COUNT_NOW_OCCURRED, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_SOURCE_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_SOURCE_PIPE_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_RISING_EDGE_DETECT_CNTL, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_FALLING_EDGE_DETECT_CNTL, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_POLARITY_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_FREQUENCY_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_DELAY, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_CNTL, OTG_TRIGA_CLEAR, mask_sh),\\\n\tSF(OTG0_OTG_TRIGA_MANUAL_TRIG, OTG_TRIGA_MANUAL_TRIG, mask_sh),\\\n\tSF(OTG0_OTG_STATIC_SCREEN_CONTROL, OTG_STATIC_SCREEN_EVENT_MASK, mask_sh),\\\n\tSF(OTG0_OTG_STATIC_SCREEN_CONTROL, OTG_STATIC_SCREEN_FRAME_COUNT, mask_sh),\\\n\tSF(OTG0_OTG_STATUS_FRAME_COUNT, OTG_FRAME_COUNT, mask_sh),\\\n\tSF(OTG0_OTG_STATUS, OTG_V_BLANK, mask_sh),\\\n\tSF(OTG0_OTG_STATUS, OTG_V_ACTIVE_DISP, mask_sh),\\\n\tSF(OTG0_OTG_STATUS_POSITION, OTG_HORZ_COUNT, mask_sh),\\\n\tSF(OTG0_OTG_STATUS_POSITION, OTG_VERT_COUNT, mask_sh),\\\n\tSF(OTG0_OTG_NOM_VERT_POSITION, OTG_VERT_COUNT_NOM, mask_sh),\\\n\tSF(OTG0_OTG_BLACK_COLOR, OTG_BLACK_COLOR_B_CB, mask_sh),\\\n\tSF(OTG0_OTG_BLACK_COLOR, OTG_BLACK_COLOR_G_Y, mask_sh),\\\n\tSF(OTG0_OTG_BLACK_COLOR, OTG_BLACK_COLOR_R_CR, mask_sh),\\\n\tSF(OTG0_OTG_CLOCK_CONTROL, OTG_BUSY, mask_sh),\\\n\tSF(OTG0_OTG_CLOCK_CONTROL, OTG_CLOCK_EN, mask_sh),\\\n\tSF(OTG0_OTG_CLOCK_CONTROL, OTG_CLOCK_ON, mask_sh),\\\n\tSF(OTG0_OTG_CLOCK_CONTROL, OTG_CLOCK_GATE_DIS, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT0_POSITION, OTG_VERTICAL_INTERRUPT0_LINE_START, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT0_POSITION, OTG_VERTICAL_INTERRUPT0_LINE_END, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT1_CONTROL, OTG_VERTICAL_INTERRUPT1_INT_ENABLE, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT1_POSITION, OTG_VERTICAL_INTERRUPT1_LINE_START, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT2_CONTROL, OTG_VERTICAL_INTERRUPT2_INT_ENABLE, mask_sh),\\\n\tSF(OTG0_OTG_VERTICAL_INTERRUPT2_POSITION, OTG_VERTICAL_INTERRUPT2_LINE_START, mask_sh),\\\n\tSF(ODM0_OPTC_INPUT_CLOCK_CONTROL, OPTC_INPUT_CLK_EN, mask_sh),\\\n\tSF(ODM0_OPTC_INPUT_CLOCK_CONTROL, OPTC_INPUT_CLK_ON, mask_sh),\\\n\tSF(ODM0_OPTC_INPUT_CLOCK_CONTROL, OPTC_INPUT_CLK_GATE_DIS, mask_sh),\\\n\tSF(ODM0_OPTC_INPUT_GLOBAL_CONTROL, OPTC_UNDERFLOW_OCCURRED_STATUS, mask_sh),\\\n\tSF(ODM0_OPTC_INPUT_GLOBAL_CONTROL, OPTC_UNDERFLOW_CLEAR, mask_sh),\\\n\tSF(VTG0_CONTROL, VTG0_ENABLE, mask_sh),\\\n\tSF(VTG0_CONTROL, VTG0_FP2, mask_sh),\\\n\tSF(VTG0_CONTROL, VTG0_VCOUNT_INIT, mask_sh),\\\n\tSF(OTG0_OTG_VERT_SYNC_CONTROL, OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED, mask_sh),\\\n\tSF(OTG0_OTG_VERT_SYNC_CONTROL, OTG_FORCE_VSYNC_NEXT_LINE_CLEAR, mask_sh),\\\n\tSF(OTG0_OTG_VERT_SYNC_CONTROL, OTG_AUTO_FORCE_VSYNC_MODE, mask_sh),\\\n\tSF(OTG0_OTG_MASTER_UPDATE_MODE, MASTER_UPDATE_INTERLACED_MODE, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL0_EN, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL1_EN, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL2_EN, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL_MASTER_EN, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL_FORCE_DELAY, mask_sh),\\\n\tSF(OTG0_OTG_GSL_CONTROL, OTG_GSL_CHECK_ALL_FIELDS, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL, OTG_CRC_CONT_EN, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL, OTG_CRC0_SELECT, mask_sh),\\\n\tSF(OTG0_OTG_CRC_CNTL, OTG_CRC_EN, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_DATA_RG, CRC0_R_CR, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_DATA_RG, CRC0_G_Y, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_DATA_B, CRC0_B_CB, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWA_X_CONTROL, OTG_CRC0_WINDOWA_X_START, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWA_X_CONTROL, OTG_CRC0_WINDOWA_X_END, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWA_Y_CONTROL, OTG_CRC0_WINDOWA_Y_START, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWA_Y_CONTROL, OTG_CRC0_WINDOWA_Y_END, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWB_X_CONTROL, OTG_CRC0_WINDOWB_X_START, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWB_X_CONTROL, OTG_CRC0_WINDOWB_X_END, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWB_Y_CONTROL, OTG_CRC0_WINDOWB_Y_START, mask_sh),\\\n\tSF(OTG0_OTG_CRC0_WINDOWB_Y_CONTROL, OTG_CRC0_WINDOWB_Y_END, mask_sh),\\\n\tSF(GSL_SOURCE_SELECT, GSL0_READY_SOURCE_SEL, mask_sh),\\\n\tSF(GSL_SOURCE_SELECT, GSL1_READY_SOURCE_SEL, mask_sh),\\\n\tSF(GSL_SOURCE_SELECT, GSL2_READY_SOURCE_SEL, mask_sh),\\\n\tSF(OTG0_OTG_GLOBAL_CONTROL2, MANUAL_FLOW_CONTROL_SEL, mask_sh)\n\n\n\n#define TG_COMMON_MASK_SH_LIST_DCN1_0(mask_sh)\\\n\tTG_COMMON_MASK_SH_LIST_DCN(mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_PARAMETERS, OTG_TEST_PATTERN_INC0, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_PARAMETERS, OTG_TEST_PATTERN_INC1, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_PARAMETERS, OTG_TEST_PATTERN_VRES, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_PARAMETERS, OTG_TEST_PATTERN_HRES, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_PARAMETERS, OTG_TEST_PATTERN_RAMP0_OFFSET, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_CONTROL, OTG_TEST_PATTERN_EN, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_CONTROL, OTG_TEST_PATTERN_MODE, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_CONTROL, OTG_TEST_PATTERN_DYNAMIC_RANGE, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_CONTROL, OTG_TEST_PATTERN_COLOR_FORMAT, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_COLOR, OTG_TEST_PATTERN_MASK, mask_sh),\\\n\tSF(OTG0_OTG_TEST_PATTERN_COLOR, OTG_TEST_PATTERN_DATA, mask_sh),\\\n\tSF(ODM0_OPTC_DATA_SOURCE_SELECT, OPTC_SRC_SEL, mask_sh),\\\n\tSF(OTG0_OTG_MANUAL_FLOW_CONTROL, MANUAL_FLOW_CONTROL, mask_sh),\\\n\n#define TG_REG_FIELD_LIST_DCN1_0(type) \\\n\ttype VSTARTUP_START;\\\n\ttype VUPDATE_OFFSET;\\\n\ttype VUPDATE_WIDTH;\\\n\ttype VREADY_OFFSET;\\\n\ttype OTG_BLANK_DATA_EN;\\\n\ttype OTG_BLANK_DE_MODE;\\\n\ttype OTG_CURRENT_BLANK_STATE;\\\n\ttype OTG_MASTER_UPDATE_LOCK;\\\n\ttype UPDATE_LOCK_STATUS;\\\n\ttype OTG_UPDATE_PENDING;\\\n\ttype OTG_MASTER_UPDATE_LOCK_SEL;\\\n\ttype OTG_BLANK_DATA_DOUBLE_BUFFER_EN;\\\n\ttype OTG_H_TOTAL;\\\n\ttype OTG_H_BLANK_START;\\\n\ttype OTG_H_BLANK_END;\\\n\ttype OTG_H_SYNC_A_START;\\\n\ttype OTG_H_SYNC_A_END;\\\n\ttype OTG_H_SYNC_A_POL;\\\n\ttype OTG_H_TIMING_DIV_BY2;\\\n\ttype OTG_V_TOTAL;\\\n\ttype OTG_V_BLANK_START;\\\n\ttype OTG_V_BLANK_END;\\\n\ttype OTG_V_SYNC_A_START;\\\n\ttype OTG_V_SYNC_A_END;\\\n\ttype OTG_V_SYNC_A_POL;\\\n\ttype OTG_INTERLACE_ENABLE;\\\n\ttype OTG_MASTER_EN;\\\n\ttype OTG_START_POINT_CNTL;\\\n\ttype OTG_DISABLE_POINT_CNTL;\\\n\ttype OTG_FIELD_NUMBER_CNTL;\\\n\ttype OTG_CURRENT_MASTER_EN_STATE;\\\n\ttype OTG_STEREO_EN;\\\n\ttype OTG_STEREO_SYNC_OUTPUT_LINE_NUM;\\\n\ttype OTG_STEREO_SYNC_OUTPUT_POLARITY;\\\n\ttype OTG_STEREO_EYE_FLAG_POLARITY;\\\n\ttype OTG_STEREO_CURRENT_EYE;\\\n\ttype OTG_DISABLE_STEREOSYNC_OUTPUT_FOR_DP;\\\n\ttype OTG_3D_STRUCTURE_EN;\\\n\ttype OTG_3D_STRUCTURE_V_UPDATE_MODE;\\\n\ttype OTG_3D_STRUCTURE_STEREO_SEL_OVR;\\\n\ttype OTG_V_TOTAL_MAX;\\\n\ttype OTG_V_TOTAL_MID;\\\n\ttype OTG_V_TOTAL_MIN;\\\n\ttype OTG_V_TOTAL_MIN_SEL;\\\n\ttype OTG_V_TOTAL_MAX_SEL;\\\n\ttype OTG_VTOTAL_MID_REPLACING_MAX_EN;\\\n\ttype OTG_VTOTAL_MID_FRAME_NUM;\\\n\ttype OTG_FORCE_LOCK_ON_EVENT;\\\n\ttype OTG_SET_V_TOTAL_MIN_MASK_EN;\\\n\ttype OTG_SET_V_TOTAL_MIN_MASK;\\\n\ttype OTG_FORCE_COUNT_NOW_CLEAR;\\\n\ttype OTG_FORCE_COUNT_NOW_MODE;\\\n\ttype OTG_FORCE_COUNT_NOW_OCCURRED;\\\n\ttype OTG_TRIGA_SOURCE_SELECT;\\\n\ttype OTG_TRIGA_SOURCE_PIPE_SELECT;\\\n\ttype OTG_TRIGA_RISING_EDGE_DETECT_CNTL;\\\n\ttype OTG_TRIGA_FALLING_EDGE_DETECT_CNTL;\\\n\ttype OTG_TRIGA_POLARITY_SELECT;\\\n\ttype OTG_TRIGA_FREQUENCY_SELECT;\\\n\ttype OTG_TRIGA_DELAY;\\\n\ttype OTG_TRIGA_CLEAR;\\\n\ttype OTG_TRIGA_MANUAL_TRIG;\\\n\ttype OTG_STATIC_SCREEN_EVENT_MASK;\\\n\ttype OTG_STATIC_SCREEN_FRAME_COUNT;\\\n\ttype OTG_FRAME_COUNT;\\\n\ttype OTG_V_BLANK;\\\n\ttype OTG_V_ACTIVE_DISP;\\\n\ttype OTG_HORZ_COUNT;\\\n\ttype OTG_VERT_COUNT;\\\n\ttype OTG_VERT_COUNT_NOM;\\\n\ttype OTG_BLACK_COLOR_B_CB;\\\n\ttype OTG_BLACK_COLOR_G_Y;\\\n\ttype OTG_BLACK_COLOR_R_CR;\\\n\ttype OTG_BLANK_DATA_COLOR_BLUE_CB;\\\n\ttype OTG_BLANK_DATA_COLOR_GREEN_Y;\\\n\ttype OTG_BLANK_DATA_COLOR_RED_CR;\\\n\ttype OTG_BLANK_DATA_COLOR_BLUE_CB_EXT;\\\n\ttype OTG_BLANK_DATA_COLOR_GREEN_Y_EXT;\\\n\ttype OTG_BLANK_DATA_COLOR_RED_CR_EXT;\\\n\ttype OTG_VTOTAL_MID_REPLACING_MIN_EN;\\\n\ttype OTG_TEST_PATTERN_INC0;\\\n\ttype OTG_TEST_PATTERN_INC1;\\\n\ttype OTG_TEST_PATTERN_VRES;\\\n\ttype OTG_TEST_PATTERN_HRES;\\\n\ttype OTG_TEST_PATTERN_RAMP0_OFFSET;\\\n\ttype OTG_TEST_PATTERN_EN;\\\n\ttype OTG_TEST_PATTERN_MODE;\\\n\ttype OTG_TEST_PATTERN_DYNAMIC_RANGE;\\\n\ttype OTG_TEST_PATTERN_COLOR_FORMAT;\\\n\ttype OTG_TEST_PATTERN_MASK;\\\n\ttype OTG_TEST_PATTERN_DATA;\\\n\ttype OTG_BUSY;\\\n\ttype OTG_CLOCK_EN;\\\n\ttype OTG_CLOCK_ON;\\\n\ttype OTG_CLOCK_GATE_DIS;\\\n\ttype OTG_VERTICAL_INTERRUPT0_INT_ENABLE;\\\n\ttype OTG_VERTICAL_INTERRUPT0_LINE_START;\\\n\ttype OTG_VERTICAL_INTERRUPT0_LINE_END;\\\n\ttype OTG_VERTICAL_INTERRUPT1_INT_ENABLE;\\\n\ttype OTG_VERTICAL_INTERRUPT1_LINE_START;\\\n\ttype OTG_VERTICAL_INTERRUPT2_INT_ENABLE;\\\n\ttype OTG_VERTICAL_INTERRUPT2_LINE_START;\\\n\ttype OPTC_INPUT_CLK_EN;\\\n\ttype OPTC_INPUT_CLK_ON;\\\n\ttype OPTC_INPUT_CLK_GATE_DIS;\\\n\ttype OPTC_UNDERFLOW_OCCURRED_STATUS;\\\n\ttype OPTC_UNDERFLOW_CLEAR;\\\n\ttype OPTC_SRC_SEL;\\\n\ttype VTG0_ENABLE;\\\n\ttype VTG0_FP2;\\\n\ttype VTG0_VCOUNT_INIT;\\\n\ttype OTG_FORCE_VSYNC_NEXT_LINE_OCCURRED;\\\n\ttype OTG_FORCE_VSYNC_NEXT_LINE_CLEAR;\\\n\ttype OTG_AUTO_FORCE_VSYNC_MODE;\\\n\ttype MASTER_UPDATE_INTERLACED_MODE;\\\n\ttype OTG_GSL0_EN;\\\n\ttype OTG_GSL1_EN;\\\n\ttype OTG_GSL2_EN;\\\n\ttype OTG_GSL_MASTER_EN;\\\n\ttype OTG_GSL_FORCE_DELAY;\\\n\ttype OTG_GSL_CHECK_ALL_FIELDS;\\\n\ttype OTG_GSL_WINDOW_START_X;\\\n\ttype OTG_GSL_WINDOW_END_X;\\\n\ttype OTG_GSL_WINDOW_START_Y;\\\n\ttype OTG_GSL_WINDOW_END_Y;\\\n\ttype OTG_RANGE_TIMING_DBUF_UPDATE_MODE;\\\n\ttype OTG_GSL_MASTER_MODE;\\\n\ttype OTG_MASTER_UPDATE_LOCK_GSL_EN;\\\n\ttype MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET;\\\n\ttype MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET;\\\n\ttype OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN;\\\n\ttype OTG_CRC_CONT_EN;\\\n\ttype OTG_CRC0_SELECT;\\\n\ttype OTG_CRC_EN;\\\n\ttype CRC0_R_CR;\\\n\ttype CRC0_G_Y;\\\n\ttype CRC0_B_CB;\\\n\ttype CRC1_R_CR;\\\n\ttype CRC1_G_Y;\\\n\ttype CRC1_B_CB;\\\n\ttype CRC2_R_CR;\\\n\ttype CRC2_G_Y;\\\n\ttype CRC2_B_CB;\\\n\ttype CRC3_R_CR;\\\n\ttype CRC3_G_Y;\\\n\ttype CRC3_B_CB;\\\n\ttype OTG_CRC0_WINDOWA_X_START;\\\n\ttype OTG_CRC0_WINDOWA_X_END;\\\n\ttype OTG_CRC0_WINDOWA_Y_START;\\\n\ttype OTG_CRC0_WINDOWA_Y_END;\\\n\ttype OTG_CRC0_WINDOWB_X_START;\\\n\ttype OTG_CRC0_WINDOWB_X_END;\\\n\ttype OTG_CRC0_WINDOWB_Y_START;\\\n\ttype OTG_CRC0_WINDOWB_Y_END;\\\n\ttype OTG_CRC_WINDOW_DB_EN;\\\n\ttype OTG_CRC1_WINDOWA_X_START;\\\n\ttype OTG_CRC1_WINDOWA_X_END;\\\n\ttype OTG_CRC1_WINDOWA_Y_START;\\\n\ttype OTG_CRC1_WINDOWA_Y_END;\\\n\ttype OTG_CRC1_WINDOWB_X_START;\\\n\ttype OTG_CRC1_WINDOWB_X_END;\\\n\ttype OTG_CRC1_WINDOWB_Y_START;\\\n\ttype OTG_CRC1_WINDOWB_Y_END;\\\n\ttype GSL0_READY_SOURCE_SEL;\\\n\ttype GSL1_READY_SOURCE_SEL;\\\n\ttype GSL2_READY_SOURCE_SEL;\\\n\ttype MANUAL_FLOW_CONTROL;\\\n\ttype MANUAL_FLOW_CONTROL_SEL;\n\n#define TG_REG_FIELD_LIST(type) \\\n\tTG_REG_FIELD_LIST_DCN1_0(type)\\\n\ttype OTG_V_SYNC_MODE;\\\n\ttype OTG_DRR_TRIGGER_WINDOW_START_X;\\\n\ttype OTG_DRR_TRIGGER_WINDOW_END_X;\\\n\ttype OTG_DRR_V_TOTAL_CHANGE_LIMIT;\\\n\ttype OTG_OUT_MUX;\\\n\ttype OTG_M_CONST_DTO_PHASE;\\\n\ttype OTG_M_CONST_DTO_MODULO;\\\n\ttype MASTER_UPDATE_LOCK_DB_X;\\\n\ttype MASTER_UPDATE_LOCK_DB_Y;\\\n\ttype MASTER_UPDATE_LOCK_DB_EN;\\\n\ttype GLOBAL_UPDATE_LOCK_EN;\\\n\ttype DIG_UPDATE_LOCATION;\\\n\ttype OTG_DSC_START_POSITION_X;\\\n\ttype OTG_DSC_START_POSITION_LINE_NUM;\\\n\ttype OPTC_NUM_OF_INPUT_SEGMENT;\\\n\ttype OPTC_SEG0_SRC_SEL;\\\n\ttype OPTC_SEG1_SRC_SEL;\\\n\ttype OPTC_SEG2_SRC_SEL;\\\n\ttype OPTC_SEG3_SRC_SEL;\\\n\ttype OPTC_MEM_SEL;\\\n\ttype OPTC_DATA_FORMAT;\\\n\ttype OPTC_DSC_MODE;\\\n\ttype OPTC_DSC_BYTES_PER_PIXEL;\\\n\ttype OPTC_DSC_SLICE_WIDTH;\\\n\ttype OPTC_SEGMENT_WIDTH;\\\n\ttype OPTC_DWB0_SOURCE_SELECT;\\\n\ttype OPTC_DWB1_SOURCE_SELECT;\\\n\ttype MASTER_UPDATE_LOCK_DB_START_X;\\\n\ttype MASTER_UPDATE_LOCK_DB_END_X;\\\n\ttype MASTER_UPDATE_LOCK_DB_START_Y;\\\n\ttype MASTER_UPDATE_LOCK_DB_END_Y;\\\n\ttype DIG_UPDATE_POSITION_X;\\\n\ttype DIG_UPDATE_POSITION_Y;\\\n\ttype OTG_H_TIMING_DIV_MODE;\\\n\ttype OTG_DRR_TIMING_DBUF_UPDATE_MODE;\\\n\ttype OTG_CRC_DSC_MODE;\\\n\ttype OTG_CRC_DATA_STREAM_COMBINE_MODE;\\\n\ttype OTG_CRC_DATA_STREAM_SPLIT_MODE;\\\n\ttype OTG_CRC_DATA_FORMAT;\\\n\ttype OTG_V_TOTAL_LAST_USED_BY_DRR;\\\n\ttype OTG_DRR_TIMING_DBUF_UPDATE_PENDING;\n\n#define TG_REG_FIELD_LIST_DCN3_2(type) \\\n\ttype OTG_H_TIMING_DIV_MODE_MANUAL;\n\n\nstruct dcn_optc_shift {\n\tTG_REG_FIELD_LIST(uint8_t)\n\tTG_REG_FIELD_LIST_DCN3_2(uint8_t)\n};\n\nstruct dcn_optc_mask {\n\tTG_REG_FIELD_LIST(uint32_t)\n\tTG_REG_FIELD_LIST_DCN3_2(uint32_t)\n};\n\nstruct optc {\n\tstruct timing_generator base;\n\n\tconst struct dcn_optc_registers *tg_regs;\n\tconst struct dcn_optc_shift *tg_shift;\n\tconst struct dcn_optc_mask *tg_mask;\n\n\tint opp_count;\n\n\tuint32_t max_h_total;\n\tuint32_t max_v_total;\n\n\tuint32_t min_h_blank;\n\n\tuint32_t min_h_sync_width;\n\tuint32_t min_v_sync_width;\n\tuint32_t min_v_blank;\n\tuint32_t min_v_blank_interlace;\n\n\tint vstartup_start;\n\tint vupdate_offset;\n\tint vupdate_width;\n\tint vready_offset;\n\tstruct dc_crtc_timing orginal_patched_timing;\n\tenum signal_type signal;\n};\n\nvoid dcn10_timing_generator_init(struct optc *optc);\n\nstruct dcn_otg_state {\n\tuint32_t v_blank_start;\n\tuint32_t v_blank_end;\n\tuint32_t v_sync_a_pol;\n\tuint32_t v_total;\n\tuint32_t v_total_max;\n\tuint32_t v_total_min;\n\tuint32_t v_total_min_sel;\n\tuint32_t v_total_max_sel;\n\tuint32_t v_sync_a_start;\n\tuint32_t v_sync_a_end;\n\tuint32_t h_blank_start;\n\tuint32_t h_blank_end;\n\tuint32_t h_sync_a_start;\n\tuint32_t h_sync_a_end;\n\tuint32_t h_sync_a_pol;\n\tuint32_t h_total;\n\tuint32_t underflow_occurred_status;\n\tuint32_t otg_enabled;\n\tuint32_t blank_enabled;\n\tuint32_t vertical_interrupt1_en;\n\tuint32_t vertical_interrupt1_line;\n\tuint32_t vertical_interrupt2_en;\n\tuint32_t vertical_interrupt2_line;\n};\n\nvoid optc1_read_otg_state(struct optc *optc1,\n\t\tstruct dcn_otg_state *s);\n\nbool optc1_get_hw_timing(struct timing_generator *tg,\n\t\tstruct dc_crtc_timing *hw_crtc_timing);\n\nbool optc1_validate_timing(\n\tstruct timing_generator *optc,\n\tconst struct dc_crtc_timing *timing);\n\nvoid optc1_program_timing(\n\tstruct timing_generator *optc,\n\tconst struct dc_crtc_timing *dc_crtc_timing,\n\tint vready_offset,\n\tint vstartup_start,\n\tint vupdate_offset,\n\tint vupdate_width,\n\tconst enum signal_type signal,\n\tbool use_vbios);\n\nvoid optc1_setup_vertical_interrupt0(\n\t\tstruct timing_generator *optc,\n\t\tuint32_t start_line,\n\t\tuint32_t end_line);\nvoid optc1_setup_vertical_interrupt1(\n\t\tstruct timing_generator *optc,\n\t\tuint32_t start_line);\nvoid optc1_setup_vertical_interrupt2(\n\t\tstruct timing_generator *optc,\n\t\tuint32_t start_line);\n\nvoid optc1_program_global_sync(\n\t\tstruct timing_generator *optc,\n\t\tint vready_offset,\n\t\tint vstartup_start,\n\t\tint vupdate_offset,\n\t\tint vupdate_width);\n\nbool optc1_disable_crtc(struct timing_generator *optc);\n\nbool optc1_is_counter_moving(struct timing_generator *optc);\n\nvoid optc1_get_position(struct timing_generator *optc,\n\t\tstruct crtc_position *position);\n\nuint32_t optc1_get_vblank_counter(struct timing_generator *optc);\n\nvoid optc1_get_crtc_scanoutpos(\n\tstruct timing_generator *optc,\n\tuint32_t *v_blank_start,\n\tuint32_t *v_blank_end,\n\tuint32_t *h_position,\n\tuint32_t *v_position);\n\nvoid optc1_set_early_control(\n\tstruct timing_generator *optc,\n\tuint32_t early_cntl);\n\nvoid optc1_wait_for_state(struct timing_generator *optc,\n\t\tenum crtc_state state);\n\nvoid optc1_set_blank(struct timing_generator *optc,\n\t\tbool enable_blanking);\n\nbool optc1_is_blanked(struct timing_generator *optc);\n\nvoid optc1_program_blank_color(\n\t\tstruct timing_generator *optc,\n\t\tconst struct tg_color *black_color);\n\nbool optc1_did_triggered_reset_occur(\n\tstruct timing_generator *optc);\n\nvoid optc1_enable_reset_trigger(struct timing_generator *optc, int source_tg_inst);\n\nvoid optc1_disable_reset_trigger(struct timing_generator *optc);\n\nvoid optc1_lock(struct timing_generator *optc);\n\nvoid optc1_unlock(struct timing_generator *optc);\n\nvoid optc1_enable_optc_clock(struct timing_generator *optc, bool enable);\n\nvoid optc1_set_drr(\n\tstruct timing_generator *optc,\n\tconst struct drr_params *params);\n\nvoid optc1_set_vtotal_min_max(struct timing_generator *optc, int vtotal_min, int vtotal_max);\n\nvoid optc1_set_static_screen_control(\n\tstruct timing_generator *optc,\n\tuint32_t event_triggers,\n\tuint32_t num_frames);\n\nvoid optc1_program_stereo(struct timing_generator *optc,\n\tconst struct dc_crtc_timing *timing, struct crtc_stereo_flags *flags);\n\nbool optc1_is_stereo_left_eye(struct timing_generator *optc);\n\nvoid optc1_clear_optc_underflow(struct timing_generator *optc);\n\nvoid optc1_tg_init(struct timing_generator *optc);\n\nbool optc1_is_tg_enabled(struct timing_generator *optc);\n\nbool optc1_is_optc_underflow_occurred(struct timing_generator *optc);\n\nvoid optc1_set_blank_data_double_buffer(struct timing_generator *optc, bool enable);\n\nvoid optc1_set_timing_double_buffer(struct timing_generator *optc, bool enable);\n\nbool optc1_get_otg_active_size(struct timing_generator *optc,\n\t\tuint32_t *otg_active_width,\n\t\tuint32_t *otg_active_height);\n\nvoid optc1_enable_crtc_reset(\n\t\tstruct timing_generator *optc,\n\t\tint source_tg_inst,\n\t\tstruct crtc_trigger_info *crtc_tp);\n\nbool optc1_configure_crc(struct timing_generator *optc,\n\t\t\t  const struct crc_params *params);\n\nbool optc1_get_crc(struct timing_generator *optc,\n\t\t    uint32_t *r_cr, uint32_t *g_y, uint32_t *b_cb);\n\nbool optc1_is_two_pixels_per_containter(const struct dc_crtc_timing *timing);\n\nvoid optc1_set_vtg_params(struct timing_generator *optc,\n\t\tconst struct dc_crtc_timing *dc_crtc_timing, bool program_fp2);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}