debug=1
save-temps=1

[connectivity]
nk=vadd:1:vadd_1
sp=vadd_1.state_vector:DDR[0]        
sp=vadd_1.gate_matrix:DDR[1]         
sp=vadd_1.output_state_vector:DDR[2] 

[profile]
data=all:all:all

