Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 14 16:24:02 2019
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.058   -11622.481                  12613                71511        0.015        0.000                      0                71511        1.250        0.000                       0                 27247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.058   -11622.481                  12613                71511        0.015        0.000                      0                71511        1.250        0.000                       0                 27247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        12613  Failing Endpoints,  Worst Slack       -4.058ns,  Total Violation   -11622.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.058ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.386ns (16.481%)  route 7.024ns (83.519%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.631     8.570    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.694 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1/O
                         net (fo=17, routed)          1.634    10.328    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.452 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.895    11.347    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.521     7.700    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.115     7.815    
                         clock uncertainty           -0.083     7.732    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.289    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 -4.058    

Slack (VIOLATED) :        -3.997ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 1.262ns (15.275%)  route 7.000ns (84.725%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          1.184     9.122    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X47Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.246 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_i_1/O
                         net (fo=2, routed)           1.952    11.199    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_1_i_1_n_3
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.522     7.701    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.115     7.816    
                         clock uncertainty           -0.083     7.733    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.201    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                 -3.997    

Slack (VIOLATED) :        -3.935ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 1.386ns (16.523%)  route 7.002ns (83.477%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 7.787 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.678     8.617    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1/O
                         net (fo=17, routed)          1.003     9.744    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1_n_3
    SLICE_X26Y39         LUT3 (Prop_lut3_I2_O)        0.124     9.868 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4_ENARDEN_cooolgate_en_gate_53/O
                         net (fo=1, routed)           1.457    11.325    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.608     7.787    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4/CLKARDCLK
                         clock pessimism              0.129     7.916    
                         clock uncertainty           -0.083     7.833    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.390    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_4
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                 -3.935    

Slack (VIOLATED) :        -3.879ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 1.386ns (16.722%)  route 6.902ns (83.278%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.631     8.570    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.694 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1/O
                         net (fo=17, routed)          1.968    10.662    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.786 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_ENARDEN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.439    11.225    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_ENARDEN_cooolgate_en_sig_12
    RAMB36_X3Y18         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.578     7.757    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.115     7.872    
                         clock uncertainty           -0.083     7.789    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.346    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 -3.879    

Slack (VIOLATED) :        -3.874ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 1.324ns (15.819%)  route 7.046ns (84.181%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 7.834 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.647     2.941    system_i/memory/mean_0/inst/ap_clk
    SLICE_X49Y24         FDRE                                         r  system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=497, routed)         0.677     4.074    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_CS_fsm_pp1_stage4
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.198 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.277    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.401 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.402    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.526 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.462    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.586 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.747    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.871 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.631     8.502    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.626 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1/O
                         net (fo=17, routed)          1.421    10.047    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3
    SLICE_X68Y23         LUT3 (Prop_lut3_I2_O)        0.124    10.171 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7_ENARDEN_cooolgate_en_gate_127/O
                         net (fo=1, routed)           1.140    11.311    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7_ENARDEN_cooolgate_en_sig_73
    RAMB36_X4Y3          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.655     7.834    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.129     7.963    
                         clock uncertainty           -0.083     7.880    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.437    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                 -3.874    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.386ns (16.878%)  route 6.826ns (83.122%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 7.693 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.569     8.507    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X46Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_1/O
                         net (fo=17, routed)          2.038    10.669    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_0_i_1_n_3
    SLICE_X32Y81         LUT3 (Prop_lut3_I2_O)        0.124    10.793 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1_ENARDEN_cooolgate_en_gate_92/O
                         net (fo=1, routed)           0.355    11.149    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1_ENARDEN_cooolgate_en_sig_55
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.514     7.693    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1/CLKARDCLK
                         clock pessimism              0.115     7.808    
                         clock uncertainty           -0.083     7.725    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.282    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_1
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.866ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 1.262ns (15.355%)  route 6.957ns (84.645%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.631     8.570    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.694 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1/O
                         net (fo=17, routed)          2.462    11.156    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.522     7.701    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.115     7.816    
                         clock uncertainty           -0.083     7.733    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.290    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 -3.866    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 1.386ns (16.864%)  route 6.833ns (83.136%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 7.717 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.631     8.570    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.694 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1/O
                         net (fo=17, routed)          1.853    10.547    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_1_n_3
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.124    10.671 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.485    11.156    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y0          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.538     7.717    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4/CLKARDCLK
                         clock pessimism              0.129     7.846    
                         clock uncertainty           -0.083     7.763    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.320    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 1.324ns (15.905%)  route 7.000ns (84.095%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.647     2.941    system_i/memory/mean_0/inst/ap_clk
    SLICE_X49Y24         FDRE                                         r  system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  system_i/memory/mean_0/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=497, routed)         0.677     4.074    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_CS_fsm_pp1_stage4
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.198 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.277    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.401 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.402    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.526 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.462    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.586 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.747    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.871 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.678     8.549    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.673 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1/O
                         net (fo=17, routed)          1.085     9.758    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1_n_3
    SLICE_X78Y39         LUT3 (Prop_lut3_I2_O)        0.124     9.882 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7_ENARDEN_cooolgate_en_gate_135/O
                         net (fo=1, routed)           1.383    11.265    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7_ENARDEN_cooolgate_en_sig_77
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.662     7.841    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7/CLKARDCLK
                         clock pessimism              0.129     7.970    
                         clock uncertainty           -0.083     7.887    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.444    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.386ns (16.990%)  route 6.772ns (83.010%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.685 - 5.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.643     2.937    system_i/memory/mean_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  system_i/memory/mean_0/inst/ap_enable_reg_pp1_iter0_reg/Q
                         net (fo=96, routed)          0.686     4.141    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_enable_reg_pp1_iter0
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.265 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_795/O
                         net (fo=18, routed)          1.079     5.344    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/img_buf_V_address01691_out
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.468 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771/O
                         net (fo=1, routed)           1.002     6.470    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_771_n_3
    SLICE_X46Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.594 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459/O
                         net (fo=1, routed)           0.936     7.530    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_459_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.654 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185/O
                         net (fo=1, routed)           0.161     7.815    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_185_n_3
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.939 f  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38/O
                         net (fo=33, routed)          0.678     8.617    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_0_0_i_38_n_3
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1/O
                         net (fo=17, routed)          1.747    10.487    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_0_i_1_n_3
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.611 r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1_ENARDEN_cooolgate_en_gate_40/O
                         net (fo=1, routed)           0.483    11.095    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1_ENARDEN_cooolgate_en_sig_27
    RAMB36_X2Y14         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       1.506     7.685    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1/CLKARDCLK
                         clock pessimism              0.115     7.800    
                         clock uncertainty           -0.083     7.717    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.274    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                 -3.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.533%)  route 0.213ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.629     0.965    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y119        FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.213     1.306    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA1
    SLICE_X50Y118        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.897     1.263    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X50Y118        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.039     1.224    
    SLICE_X50Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.291    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1274]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.270%)  route 0.215ns (62.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.631     0.967    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X47Y118        FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.128     1.095 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1274]/Q
                         net (fo=1, routed)           0.215     1.310    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/DIA1
    SLICE_X50Y117        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.898     1.264    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/WCLK
    SLICE_X50Y117        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA_D1/CLK
                         clock pessimism             -0.039     1.225    
    SLICE_X50Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.291    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1052]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.219%)  route 0.216ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.629     0.965    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y119        FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1052]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1052]/Q
                         net (fo=1, routed)           0.216     1.309    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIC1
    SLICE_X50Y115        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.900     1.266    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X50Y115        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.287    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.636     0.972    system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y109        FDRE                                         r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]/Q
                         net (fo=1, routed)           0.266     1.379    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIB1
    SLICE_X50Y105        RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.906     1.272    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X50Y105        RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.357    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1242]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.130%)  route 0.166ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.550     0.886    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y61         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[56]/Q
                         net (fo=2, routed)           0.166     1.200    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_axi_rdata[183]
    SLICE_X49Y60         FDSE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.822     1.188    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X49Y60         FDSE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1242]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDSE (Hold_fdse_C_D)         0.022     1.175    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1242]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.676%)  route 0.231ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.628     0.964    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X48Y120        FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/Q
                         net (fo=1, routed)           0.231     1.323    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIB1
    SLICE_X50Y115        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.900     1.266    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X50Y115        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.039     1.227    
    SLICE_X50Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.297    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.081%)  route 0.150ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.639     0.975    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]/Q
                         net (fo=1, routed)           0.150     1.253    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIB1
    SLICE_X38Y99         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.825     1.191    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X38Y99         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.227    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1247]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.572     0.908    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X54Y64         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1247]/Q
                         net (fo=1, routed)           0.219     1.290    system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[188]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.885     1.251    system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.264    system_i/memory/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.408%)  route 0.223ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.613     0.949    system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X90Y47         FDRE                                         r  system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.223     1.335    system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[2]
    SLICE_X92Y50         SRL16E                                       r  system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.877     1.243    system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X92Y50         SRL16E                                       r  system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
                         clock pessimism             -0.030     1.213    
    SLICE_X92Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.307    system_i/memory/mean_0/inst/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2051]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.439%)  route 0.255ns (66.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.630     0.966    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X43Y119        FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2051]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2051]/Q
                         net (fo=1, routed)           0.255     1.349    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIC0
    SLICE_X50Y114        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27248, routed)       0.901     1.267    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X50Y114        RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.318    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X5Y6    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         5.000       2.108      RAMB36_X5Y6    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_2_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y6    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y6    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X4Y10   system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         5.000       2.108      RAMB36_X4Y10   system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y8    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y8    system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_6_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y15   system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y15   system_i/memory/mean_0/inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X30Y70   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y69   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y69   system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X66Y116  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y119  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y119  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA_D1/CLK



