
407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000324c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080033dc  080033dc  000133dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003430  08003430  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003430  08003430  00013430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003438  08003438  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003438  08003438  00013438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800343c  0800343c  0001343c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          00000204  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000260  20000260  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006e47  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001851  00000000  00000000  00026f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006f0  00000000  00000000  00028768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000051f  00000000  00000000  00028e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000205d5  00000000  00000000  00029377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000089f1  00000000  00000000  0004994c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c2eca  00000000  00000000  0005233d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001ffc  00000000  00000000  00115208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00117204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080033c4 	.word	0x080033c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080033c4 	.word	0x080033c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
static void MX_GPIO_Init(void);
static void MX_RNG_Init(void);
static void MX_USART2_Init(void);

int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  HAL_Init();
 8000580:	f000 fa92 	bl	8000aa8 <HAL_Init>
  SystemClock_Config();
 8000584:	f000 f810 	bl	80005a8 <SystemClock_Config>
  MX_GPIO_Init();
 8000588:	f000 f8b8 	bl	80006fc <MX_GPIO_Init>
  MX_RNG_Init();
 800058c:	f000 f876 	bl	800067c <MX_RNG_Init>
  MX_USART2_Init();
 8000590:	f000 f888 	bl	80006a4 <MX_USART2_Init>

  while (1)
  {
	  HAL_RNG_GenerateRandomNumber(&hrng,&num);
 8000594:	4902      	ldr	r1, [pc, #8]	; (80005a0 <main+0x24>)
 8000596:	4803      	ldr	r0, [pc, #12]	; (80005a4 <main+0x28>)
 8000598:	f001 faa2 	bl	8001ae0 <HAL_RNG_GenerateRandomNumber>
 800059c:	e7fa      	b.n	8000594 <main+0x18>
 800059e:	bf00      	nop
 80005a0:	200000cc 	.word	0x200000cc
 80005a4:	20000078 	.word	0x20000078

080005a8 <SystemClock_Config>:
  }
}


void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b094      	sub	sp, #80	; 0x50
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0320 	add.w	r3, r7, #32
 80005b2:	2230      	movs	r2, #48	; 0x30
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f002 fa80 	bl	8002abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	f107 030c 	add.w	r3, r7, #12
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80005cc:	2300      	movs	r3, #0
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	4b28      	ldr	r3, [pc, #160]	; (8000674 <SystemClock_Config+0xcc>)
 80005d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d4:	4a27      	ldr	r2, [pc, #156]	; (8000674 <SystemClock_Config+0xcc>)
 80005d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005da:	6413      	str	r3, [r2, #64]	; 0x40
 80005dc:	4b25      	ldr	r3, [pc, #148]	; (8000674 <SystemClock_Config+0xcc>)
 80005de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e8:	2300      	movs	r3, #0
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	4b22      	ldr	r3, [pc, #136]	; (8000678 <SystemClock_Config+0xd0>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a21      	ldr	r2, [pc, #132]	; (8000678 <SystemClock_Config+0xd0>)
 80005f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f6:	6013      	str	r3, [r2, #0]
 80005f8:	4b1f      	ldr	r3, [pc, #124]	; (8000678 <SystemClock_Config+0xd0>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000604:	2302      	movs	r3, #2
 8000606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	2301      	movs	r3, #1
 800060a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060c:	2310      	movs	r3, #16
 800060e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000610:	2302      	movs	r3, #2
 8000612:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000614:	2300      	movs	r3, #0
 8000616:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000618:	2308      	movs	r3, #8
 800061a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800061c:	2332      	movs	r3, #50	; 0x32
 800061e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000620:	2304      	movs	r3, #4
 8000622:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000624:	2307      	movs	r3, #7
 8000626:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000628:	f107 0320 	add.w	r3, r7, #32
 800062c:	4618      	mov	r0, r3
 800062e:	f000 fd95 	bl	800115c <HAL_RCC_OscConfig>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000638:	f000 f8c0 	bl	80007bc <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800063c:	230f      	movs	r3, #15
 800063e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000640:	2302      	movs	r3, #2
 8000642:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000648:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800064c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800064e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000652:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fff6 	bl	800164c <HAL_RCC_ClockConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000666:	f000 f8a9 	bl	80007bc <Error_Handler>
  }
}
 800066a:	bf00      	nop
 800066c:	3750      	adds	r7, #80	; 0x50
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800
 8000678:	40007000 	.word	0x40007000

0800067c <MX_RNG_Init>:

static void MX_RNG_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  hrng.Instance = RNG;
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <MX_RNG_Init+0x20>)
 8000682:	4a07      	ldr	r2, [pc, #28]	; (80006a0 <MX_RNG_Init+0x24>)
 8000684:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000686:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_RNG_Init+0x20>)
 8000688:	f001 fa00 	bl	8001a8c <HAL_RNG_Init>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000692:	f000 f893 	bl	80007bc <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000078 	.word	0x20000078
 80006a0:	50060800 	.word	0x50060800

080006a4 <MX_USART2_Init>:

static void MX_USART2_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  husart2.Instance = USART2;
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <MX_USART2_Init+0x50>)
 80006aa:	4a13      	ldr	r2, [pc, #76]	; (80006f8 <MX_USART2_Init+0x54>)
 80006ac:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_USART2_Init+0x50>)
 80006b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006b4:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_USART2_Init+0x50>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 80006bc:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <MX_USART2_Init+0x50>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <MX_USART2_Init+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <MX_USART2_Init+0x50>)
 80006ca:	220c      	movs	r2, #12
 80006cc:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_USART2_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 80006d4:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <MX_USART2_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_USART2_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <MX_USART2_Init+0x50>)
 80006e2:	f001 fabc 	bl	8001c5e <HAL_USART_Init>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 80006ec:	f000 f866 	bl	80007bc <Error_Handler>
  }
}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000088 	.word	0x20000088
 80006f8:	40004400 	.word	0x40004400

080006fc <MX_GPIO_Init>:
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef A;
	A.Pin=GPIO_PIN_0;
 8000702:	2301      	movs	r3, #1
 8000704:	607b      	str	r3, [r7, #4]
	A.Mode=GPIO_MODE_IT_RISING;
 8000706:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800070a:	60bb      	str	r3, [r7, #8]
	A.Pull = GPIO_NOPULL ;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
	A.Speed = GPIO_SPEED_FREQ_MEDIUM ;
 8000710:	2301      	movs	r3, #1
 8000712:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA,&A);
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	4619      	mov	r1, r3
 8000718:	4807      	ldr	r0, [pc, #28]	; (8000738 <MX_GPIO_Init+0x3c>)
 800071a:	f000 fb6b 	bl	8000df4 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800071e:	2200      	movs	r2, #0
 8000720:	2100      	movs	r1, #0
 8000722:	2006      	movs	r0, #6
 8000724:	f000 fb0d 	bl	8000d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000728:	2006      	movs	r0, #6
 800072a:	f000 fb26 	bl	8000d7a <HAL_NVIC_EnableIRQ>
}
 800072e:	bf00      	nop
 8000730:	3718      	adds	r7, #24
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40020000 	.word	0x40020000

0800073c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)==0)
 8000742:	2101      	movs	r1, #1
 8000744:	4817      	ldr	r0, [pc, #92]	; (80007a4 <EXTI0_IRQHandler+0x68>)
 8000746:	f000 fcf1 	bl	800112c <HAL_GPIO_ReadPin>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d125      	bne.n	800079c <EXTI0_IRQHandler+0x60>
  {
	  for(uint16_t l=0;l<40000;l++);//delay for debounce problem
 8000750:	2300      	movs	r3, #0
 8000752:	80fb      	strh	r3, [r7, #6]
 8000754:	e002      	b.n	800075c <EXTI0_IRQHandler+0x20>
 8000756:	88fb      	ldrh	r3, [r7, #6]
 8000758:	3301      	adds	r3, #1
 800075a:	80fb      	strh	r3, [r7, #6]
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8000762:	4293      	cmp	r3, r2
 8000764:	d9f7      	bls.n	8000756 <EXTI0_IRQHandler+0x1a>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)==0)
 8000766:	2101      	movs	r1, #1
 8000768:	480e      	ldr	r0, [pc, #56]	; (80007a4 <EXTI0_IRQHandler+0x68>)
 800076a:	f000 fcdf 	bl	800112c <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d113      	bne.n	800079c <EXTI0_IRQHandler+0x60>
		  {
		  	  snprintf(buffer, sizeof(buffer), "%lu\n", num);
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <EXTI0_IRQHandler+0x6c>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a0c      	ldr	r2, [pc, #48]	; (80007ac <EXTI0_IRQHandler+0x70>)
 800077a:	2140      	movs	r1, #64	; 0x40
 800077c:	480c      	ldr	r0, [pc, #48]	; (80007b0 <EXTI0_IRQHandler+0x74>)
 800077e:	f002 f969 	bl	8002a54 <sniprintf>
			  HAL_USART_Transmit(&husart2, (uint8_t *)buffer, strlen(buffer), 10);
 8000782:	480b      	ldr	r0, [pc, #44]	; (80007b0 <EXTI0_IRQHandler+0x74>)
 8000784:	f7ff fd24 	bl	80001d0 <strlen>
 8000788:	4603      	mov	r3, r0
 800078a:	b29a      	uxth	r2, r3
 800078c:	230a      	movs	r3, #10
 800078e:	4908      	ldr	r1, [pc, #32]	; (80007b0 <EXTI0_IRQHandler+0x74>)
 8000790:	4808      	ldr	r0, [pc, #32]	; (80007b4 <EXTI0_IRQHandler+0x78>)
 8000792:	f001 faa5 	bl	8001ce0 <HAL_USART_Transmit>
			  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <EXTI0_IRQHandler+0x7c>)
 8000798:	2201      	movs	r2, #1
 800079a:	615a      	str	r2, [r3, #20]
		  }
  }

}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40020000 	.word	0x40020000
 80007a8:	200000cc 	.word	0x200000cc
 80007ac:	080033dc 	.word	0x080033dc
 80007b0:	200000d0 	.word	0x200000d0
 80007b4:	20000088 	.word	0x20000088
 80007b8:	40013c00 	.word	0x40013c00

080007bc <Error_Handler>:
void Error_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	bf00      	nop
  __disable_irq();
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <Error_Handler+0x8>
	...

080007c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	4b10      	ldr	r3, [pc, #64]	; (8000814 <HAL_MspInit+0x4c>)
 80007d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d6:	4a0f      	ldr	r2, [pc, #60]	; (8000814 <HAL_MspInit+0x4c>)
 80007d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007dc:	6453      	str	r3, [r2, #68]	; 0x44
 80007de:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <HAL_MspInit+0x4c>)
 80007e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <HAL_MspInit+0x4c>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	4a08      	ldr	r2, [pc, #32]	; (8000814 <HAL_MspInit+0x4c>)
 80007f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f8:	6413      	str	r3, [r2, #64]	; 0x40
 80007fa:	4b06      	ldr	r3, [pc, #24]	; (8000814 <HAL_MspInit+0x4c>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000806:	2007      	movs	r0, #7
 8000808:	f000 fa90 	bl	8000d2c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40023800 	.word	0x40023800

08000818 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a0e      	ldr	r2, [pc, #56]	; (8000860 <HAL_RNG_MspInit+0x48>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d115      	bne.n	8000856 <HAL_RNG_MspInit+0x3e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	4b0d      	ldr	r3, [pc, #52]	; (8000864 <HAL_RNG_MspInit+0x4c>)
 8000830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000832:	4a0c      	ldr	r2, [pc, #48]	; (8000864 <HAL_RNG_MspInit+0x4c>)
 8000834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000838:	6353      	str	r3, [r2, #52]	; 0x34
 800083a:	4b0a      	ldr	r3, [pc, #40]	; (8000864 <HAL_RNG_MspInit+0x4c>)
 800083c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800083e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	2050      	movs	r0, #80	; 0x50
 800084c:	f000 fa79 	bl	8000d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8000850:	2050      	movs	r0, #80	; 0x50
 8000852:	f000 fa92 	bl	8000d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	50060800 	.word	0x50060800
 8000864:	40023800 	.word	0x40023800

08000868 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	; 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART2)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a2c      	ldr	r2, [pc, #176]	; (8000938 <HAL_USART_MspInit+0xd0>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d151      	bne.n	800092e <HAL_USART_MspInit+0xc6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b2b      	ldr	r3, [pc, #172]	; (800093c <HAL_USART_MspInit+0xd4>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000892:	4a2a      	ldr	r2, [pc, #168]	; (800093c <HAL_USART_MspInit+0xd4>)
 8000894:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000898:	6413      	str	r3, [r2, #64]	; 0x40
 800089a:	4b28      	ldr	r3, [pc, #160]	; (800093c <HAL_USART_MspInit+0xd4>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b24      	ldr	r3, [pc, #144]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a23      	ldr	r2, [pc, #140]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b21      	ldr	r3, [pc, #132]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	4b1d      	ldr	r3, [pc, #116]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a1c      	ldr	r2, [pc, #112]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008cc:	f043 0308 	orr.w	r3, r3, #8
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <HAL_USART_MspInit+0xd4>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0308 	and.w	r3, r3, #8
 80008da:	60bb      	str	r3, [r7, #8]
 80008dc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PD7     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008de:	230c      	movs	r3, #12
 80008e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ea:	2303      	movs	r3, #3
 80008ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ee:	2307      	movs	r3, #7
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4811      	ldr	r0, [pc, #68]	; (8000940 <HAL_USART_MspInit+0xd8>)
 80008fa:	f000 fa7b 	bl	8000df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008fe:	2380      	movs	r3, #128	; 0x80
 8000900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800090e:	2307      	movs	r3, #7
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	480a      	ldr	r0, [pc, #40]	; (8000944 <HAL_USART_MspInit+0xdc>)
 800091a:	f000 fa6b 	bl	8000df4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800091e:	2200      	movs	r2, #0
 8000920:	2100      	movs	r1, #0
 8000922:	2026      	movs	r0, #38	; 0x26
 8000924:	f000 fa0d 	bl	8000d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000928:	2026      	movs	r0, #38	; 0x26
 800092a:	f000 fa26 	bl	8000d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800092e:	bf00      	nop
 8000930:	3728      	adds	r7, #40	; 0x28
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40004400 	.word	0x40004400
 800093c:	40023800 	.word	0x40023800
 8000940:	40020000 	.word	0x40020000
 8000944:	40020c00 	.word	0x40020c00

08000948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800094c:	e7fe      	b.n	800094c <NMI_Handler+0x4>

0800094e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <HardFault_Handler+0x4>

08000954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <MemManage_Handler+0x4>

0800095a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095e:	e7fe      	b.n	800095e <BusFault_Handler+0x4>

08000960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000964:	e7fe      	b.n	8000964 <UsageFault_Handler+0x4>

08000966 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000994:	f000 f8da 	bl	8000b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}

0800099c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_USART_IRQHandler(&husart2);
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <USART2_IRQHandler+0x10>)
 80009a2:	f001 fa2d 	bl	8001e00 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000088 	.word	0x20000088

080009b0 <HASH_RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <HASH_RNG_IRQHandler+0x10>)
 80009b6:	f001 f8e9 	bl	8001b8c <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000078 	.word	0x20000078

080009c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009cc:	4a14      	ldr	r2, [pc, #80]	; (8000a20 <_sbrk+0x5c>)
 80009ce:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <_sbrk+0x60>)
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009d8:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d102      	bne.n	80009e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <_sbrk+0x64>)
 80009e2:	4a12      	ldr	r2, [pc, #72]	; (8000a2c <_sbrk+0x68>)
 80009e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e6:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d207      	bcs.n	8000a04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f4:	f002 f86a 	bl	8002acc <__errno>
 80009f8:	4603      	mov	r3, r0
 80009fa:	220c      	movs	r2, #12
 80009fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000a02:	e009      	b.n	8000a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a04:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <_sbrk+0x64>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a0a:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <_sbrk+0x64>)
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <_sbrk+0x64>)
 8000a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a16:	68fb      	ldr	r3, [r7, #12]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3718      	adds	r7, #24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20020000 	.word	0x20020000
 8000a24:	00000400 	.word	0x00000400
 8000a28:	20000110 	.word	0x20000110
 8000a2c:	20000260 	.word	0x20000260

08000a30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a34:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <SystemInit+0x20>)
 8000a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a3a:	4a05      	ldr	r2, [pc, #20]	; (8000a50 <SystemInit+0x20>)
 8000a3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a58:	f7ff ffea 	bl	8000a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a5c:	480c      	ldr	r0, [pc, #48]	; (8000a90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a5e:	490d      	ldr	r1, [pc, #52]	; (8000a94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a60:	4a0d      	ldr	r2, [pc, #52]	; (8000a98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a64:	e002      	b.n	8000a6c <LoopCopyDataInit>

08000a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6a:	3304      	adds	r3, #4

08000a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a70:	d3f9      	bcc.n	8000a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a74:	4c0a      	ldr	r4, [pc, #40]	; (8000aa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a78:	e001      	b.n	8000a7e <LoopFillZerobss>

08000a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a7c:	3204      	adds	r2, #4

08000a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a80:	d3fb      	bcc.n	8000a7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a82:	f002 f829 	bl	8002ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a86:	f7ff fd79 	bl	800057c <main>
  bx  lr    
 8000a8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a94:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a98:	08003440 	.word	0x08003440
  ldr r2, =_sbss
 8000a9c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000aa0:	20000260 	.word	0x20000260

08000aa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aa4:	e7fe      	b.n	8000aa4 <ADC_IRQHandler>
	...

08000aa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000aac:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <HAL_Init+0x40>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <HAL_Init+0x40>)
 8000ab2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ab6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <HAL_Init+0x40>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <HAL_Init+0x40>)
 8000abe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ac2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <HAL_Init+0x40>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a07      	ldr	r2, [pc, #28]	; (8000ae8 <HAL_Init+0x40>)
 8000aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ace:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad0:	2003      	movs	r0, #3
 8000ad2:	f000 f92b 	bl	8000d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	f000 f808 	bl	8000aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000adc:	f7ff fe74 	bl	80007c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40023c00 	.word	0x40023c00

08000aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000af4:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <HAL_InitTick+0x54>)
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <HAL_InitTick+0x58>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	4619      	mov	r1, r3
 8000afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 f943 	bl	8000d96 <HAL_SYSTICK_Config>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00e      	b.n	8000b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b0f      	cmp	r3, #15
 8000b1e:	d80a      	bhi.n	8000b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b20:	2200      	movs	r2, #0
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	f000 f90b 	bl	8000d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b2c:	4a06      	ldr	r2, [pc, #24]	; (8000b48 <HAL_InitTick+0x5c>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e000      	b.n	8000b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000000 	.word	0x20000000
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000004 	.word	0x20000004

08000b4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <HAL_IncTick+0x20>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	461a      	mov	r2, r3
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_IncTick+0x24>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	4a04      	ldr	r2, [pc, #16]	; (8000b70 <HAL_IncTick+0x24>)
 8000b5e:	6013      	str	r3, [r2, #0]
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	20000114 	.word	0x20000114

08000b74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return uwTick;
 8000b78:	4b03      	ldr	r3, [pc, #12]	; (8000b88 <HAL_GetTick+0x14>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000114 	.word	0x20000114

08000b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ba2:	68ba      	ldr	r2, [r7, #8]
 8000ba4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bbe:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	60d3      	str	r3, [r2, #12]
}
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd8:	4b04      	ldr	r3, [pc, #16]	; (8000bec <__NVIC_GetPriorityGrouping+0x18>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	0a1b      	lsrs	r3, r3, #8
 8000bde:	f003 0307 	and.w	r3, r3, #7
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	db0b      	blt.n	8000c1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	f003 021f 	and.w	r2, r3, #31
 8000c08:	4907      	ldr	r1, [pc, #28]	; (8000c28 <__NVIC_EnableIRQ+0x38>)
 8000c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0e:	095b      	lsrs	r3, r3, #5
 8000c10:	2001      	movs	r0, #1
 8000c12:	fa00 f202 	lsl.w	r2, r0, r2
 8000c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e100 	.word	0xe000e100

08000c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	6039      	str	r1, [r7, #0]
 8000c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	db0a      	blt.n	8000c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	490c      	ldr	r1, [pc, #48]	; (8000c78 <__NVIC_SetPriority+0x4c>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	0112      	lsls	r2, r2, #4
 8000c4c:	b2d2      	uxtb	r2, r2
 8000c4e:	440b      	add	r3, r1
 8000c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c54:	e00a      	b.n	8000c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4908      	ldr	r1, [pc, #32]	; (8000c7c <__NVIC_SetPriority+0x50>)
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	3b04      	subs	r3, #4
 8000c64:	0112      	lsls	r2, r2, #4
 8000c66:	b2d2      	uxtb	r2, r2
 8000c68:	440b      	add	r3, r1
 8000c6a:	761a      	strb	r2, [r3, #24]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000e100 	.word	0xe000e100
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b089      	sub	sp, #36	; 0x24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	f1c3 0307 	rsb	r3, r3, #7
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	bf28      	it	cs
 8000c9e:	2304      	movcs	r3, #4
 8000ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	2b06      	cmp	r3, #6
 8000ca8:	d902      	bls.n	8000cb0 <NVIC_EncodePriority+0x30>
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3b03      	subs	r3, #3
 8000cae:	e000      	b.n	8000cb2 <NVIC_EncodePriority+0x32>
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd2:	43d9      	mvns	r1, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	4313      	orrs	r3, r2
         );
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
	...

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cf8:	d301      	bcc.n	8000cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e00f      	b.n	8000d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <SysTick_Config+0x40>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d06:	210f      	movs	r1, #15
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295
 8000d0c:	f7ff ff8e 	bl	8000c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <SysTick_Config+0x40>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d16:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <SysTick_Config+0x40>)
 8000d18:	2207      	movs	r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	e000e010 	.word	0xe000e010

08000d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff ff29 	bl	8000b8c <__NVIC_SetPriorityGrouping>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	4603      	mov	r3, r0
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d54:	f7ff ff3e 	bl	8000bd4 <__NVIC_GetPriorityGrouping>
 8000d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	6978      	ldr	r0, [r7, #20]
 8000d60:	f7ff ff8e 	bl	8000c80 <NVIC_EncodePriority>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff5d 	bl	8000c2c <__NVIC_SetPriority>
}
 8000d72:	bf00      	nop
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	4603      	mov	r3, r0
 8000d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff31 	bl	8000bf0 <__NVIC_EnableIRQ>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffa2 	bl	8000ce8 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000dae:	b480      	push	{r7}
 8000db0:	b083      	sub	sp, #12
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d004      	beq.n	8000dcc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e00c      	b.n	8000de6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2205      	movs	r2, #5
 8000dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f022 0201 	bic.w	r2, r2, #1
 8000de2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
	...

08000df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b089      	sub	sp, #36	; 0x24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e02:	2300      	movs	r3, #0
 8000e04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
 8000e0e:	e16b      	b.n	80010e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	f040 815a 	bne.w	80010e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d005      	beq.n	8000e46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d130      	bne.n	8000ea8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	2203      	movs	r2, #3
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	091b      	lsrs	r3, r3, #4
 8000e92:	f003 0201 	and.w	r2, r3, #1
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f003 0303 	and.w	r3, r3, #3
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	d017      	beq.n	8000ee4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f003 0303 	and.w	r3, r3, #3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d123      	bne.n	8000f38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	08da      	lsrs	r2, r3, #3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3208      	adds	r2, #8
 8000ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	f003 0307 	and.w	r3, r3, #7
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	220f      	movs	r2, #15
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	691a      	ldr	r2, [r3, #16]
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	08da      	lsrs	r2, r3, #3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3208      	adds	r2, #8
 8000f32:	69b9      	ldr	r1, [r7, #24]
 8000f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	2203      	movs	r2, #3
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f003 0203 	and.w	r2, r3, #3
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f000 80b4 	beq.w	80010e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	4b60      	ldr	r3, [pc, #384]	; (8001100 <HAL_GPIO_Init+0x30c>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	4a5f      	ldr	r2, [pc, #380]	; (8001100 <HAL_GPIO_Init+0x30c>)
 8000f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f88:	6453      	str	r3, [r2, #68]	; 0x44
 8000f8a:	4b5d      	ldr	r3, [pc, #372]	; (8001100 <HAL_GPIO_Init+0x30c>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f96:	4a5b      	ldr	r2, [pc, #364]	; (8001104 <HAL_GPIO_Init+0x310>)
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a52      	ldr	r2, [pc, #328]	; (8001108 <HAL_GPIO_Init+0x314>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d02b      	beq.n	800101a <HAL_GPIO_Init+0x226>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a51      	ldr	r2, [pc, #324]	; (800110c <HAL_GPIO_Init+0x318>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d025      	beq.n	8001016 <HAL_GPIO_Init+0x222>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a50      	ldr	r2, [pc, #320]	; (8001110 <HAL_GPIO_Init+0x31c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d01f      	beq.n	8001012 <HAL_GPIO_Init+0x21e>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4f      	ldr	r2, [pc, #316]	; (8001114 <HAL_GPIO_Init+0x320>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d019      	beq.n	800100e <HAL_GPIO_Init+0x21a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4e      	ldr	r2, [pc, #312]	; (8001118 <HAL_GPIO_Init+0x324>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d013      	beq.n	800100a <HAL_GPIO_Init+0x216>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4d      	ldr	r2, [pc, #308]	; (800111c <HAL_GPIO_Init+0x328>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d00d      	beq.n	8001006 <HAL_GPIO_Init+0x212>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a4c      	ldr	r2, [pc, #304]	; (8001120 <HAL_GPIO_Init+0x32c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d007      	beq.n	8001002 <HAL_GPIO_Init+0x20e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a4b      	ldr	r2, [pc, #300]	; (8001124 <HAL_GPIO_Init+0x330>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d101      	bne.n	8000ffe <HAL_GPIO_Init+0x20a>
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	e00e      	b.n	800101c <HAL_GPIO_Init+0x228>
 8000ffe:	2308      	movs	r3, #8
 8001000:	e00c      	b.n	800101c <HAL_GPIO_Init+0x228>
 8001002:	2306      	movs	r3, #6
 8001004:	e00a      	b.n	800101c <HAL_GPIO_Init+0x228>
 8001006:	2305      	movs	r3, #5
 8001008:	e008      	b.n	800101c <HAL_GPIO_Init+0x228>
 800100a:	2304      	movs	r3, #4
 800100c:	e006      	b.n	800101c <HAL_GPIO_Init+0x228>
 800100e:	2303      	movs	r3, #3
 8001010:	e004      	b.n	800101c <HAL_GPIO_Init+0x228>
 8001012:	2302      	movs	r3, #2
 8001014:	e002      	b.n	800101c <HAL_GPIO_Init+0x228>
 8001016:	2301      	movs	r3, #1
 8001018:	e000      	b.n	800101c <HAL_GPIO_Init+0x228>
 800101a:	2300      	movs	r3, #0
 800101c:	69fa      	ldr	r2, [r7, #28]
 800101e:	f002 0203 	and.w	r2, r2, #3
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	4093      	lsls	r3, r2
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4313      	orrs	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800102c:	4935      	ldr	r1, [pc, #212]	; (8001104 <HAL_GPIO_Init+0x310>)
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	089b      	lsrs	r3, r3, #2
 8001032:	3302      	adds	r3, #2
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800103a:	4b3b      	ldr	r3, [pc, #236]	; (8001128 <HAL_GPIO_Init+0x334>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	43db      	mvns	r3, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4013      	ands	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800105e:	4a32      	ldr	r2, [pc, #200]	; (8001128 <HAL_GPIO_Init+0x334>)
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001064:	4b30      	ldr	r3, [pc, #192]	; (8001128 <HAL_GPIO_Init+0x334>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001088:	4a27      	ldr	r2, [pc, #156]	; (8001128 <HAL_GPIO_Init+0x334>)
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800108e:	4b26      	ldr	r3, [pc, #152]	; (8001128 <HAL_GPIO_Init+0x334>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	43db      	mvns	r3, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010b2:	4a1d      	ldr	r2, [pc, #116]	; (8001128 <HAL_GPIO_Init+0x334>)
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010b8:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <HAL_GPIO_Init+0x334>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010dc:	4a12      	ldr	r2, [pc, #72]	; (8001128 <HAL_GPIO_Init+0x334>)
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3301      	adds	r3, #1
 80010e6:	61fb      	str	r3, [r7, #28]
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	2b0f      	cmp	r3, #15
 80010ec:	f67f ae90 	bls.w	8000e10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3724      	adds	r7, #36	; 0x24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40013800 	.word	0x40013800
 8001108:	40020000 	.word	0x40020000
 800110c:	40020400 	.word	0x40020400
 8001110:	40020800 	.word	0x40020800
 8001114:	40020c00 	.word	0x40020c00
 8001118:	40021000 	.word	0x40021000
 800111c:	40021400 	.word	0x40021400
 8001120:	40021800 	.word	0x40021800
 8001124:	40021c00 	.word	0x40021c00
 8001128:	40013c00 	.word	0x40013c00

0800112c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	887b      	ldrh	r3, [r7, #2]
 800113e:	4013      	ands	r3, r2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001144:	2301      	movs	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e001      	b.n	800114e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800114a:	2300      	movs	r3, #0
 800114c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e267      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	2b00      	cmp	r3, #0
 8001178:	d075      	beq.n	8001266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117a:	4b88      	ldr	r3, [pc, #544]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 030c 	and.w	r3, r3, #12
 8001182:	2b04      	cmp	r3, #4
 8001184:	d00c      	beq.n	80011a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001186:	4b85      	ldr	r3, [pc, #532]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800118e:	2b08      	cmp	r3, #8
 8001190:	d112      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001192:	4b82      	ldr	r3, [pc, #520]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800119a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800119e:	d10b      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	4b7e      	ldr	r3, [pc, #504]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d05b      	beq.n	8001264 <HAL_RCC_OscConfig+0x108>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d157      	bne.n	8001264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e242      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011c0:	d106      	bne.n	80011d0 <HAL_RCC_OscConfig+0x74>
 80011c2:	4b76      	ldr	r3, [pc, #472]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a75      	ldr	r2, [pc, #468]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011cc:	6013      	str	r3, [r2, #0]
 80011ce:	e01d      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x98>
 80011da:	4b70      	ldr	r3, [pc, #448]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a6f      	ldr	r2, [pc, #444]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a6c      	ldr	r2, [pc, #432]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	e00b      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011f4:	4b69      	ldr	r3, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a68      	ldr	r2, [pc, #416]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b66      	ldr	r3, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a65      	ldr	r2, [pc, #404]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d013      	beq.n	800123c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001214:	f7ff fcae 	bl	8000b74 <HAL_GetTick>
 8001218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800121c:	f7ff fcaa 	bl	8000b74 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b64      	cmp	r3, #100	; 0x64
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e207      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122e:	4b5b      	ldr	r3, [pc, #364]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f0      	beq.n	800121c <HAL_RCC_OscConfig+0xc0>
 800123a:	e014      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fc9a 	bl	8000b74 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001244:	f7ff fc96 	bl	8000b74 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b64      	cmp	r3, #100	; 0x64
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e1f3      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001256:	4b51      	ldr	r3, [pc, #324]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0xe8>
 8001262:	e000      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d063      	beq.n	800133a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001272:	4b4a      	ldr	r3, [pc, #296]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00b      	beq.n	8001296 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127e:	4b47      	ldr	r3, [pc, #284]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001286:	2b08      	cmp	r3, #8
 8001288:	d11c      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128a:	4b44      	ldr	r3, [pc, #272]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d116      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001296:	4b41      	ldr	r3, [pc, #260]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d001      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e1c7      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ae:	4b3b      	ldr	r3, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4937      	ldr	r1, [pc, #220]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c2:	e03a      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d020      	beq.n	800130e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012cc:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d2:	f7ff fc4f 	bl	8000b74 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fc4b 	bl	8000b74 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e1a8      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f0      	beq.n	80012da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f8:	4b28      	ldr	r3, [pc, #160]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	4925      	ldr	r1, [pc, #148]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001308:	4313      	orrs	r3, r2
 800130a:	600b      	str	r3, [r1, #0]
 800130c:	e015      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130e:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff fc2e 	bl	8000b74 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800131c:	f7ff fc2a 	bl	8000b74 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e187      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0308 	and.w	r3, r3, #8
 8001342:	2b00      	cmp	r3, #0
 8001344:	d036      	beq.n	80013b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d016      	beq.n	800137c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001354:	f7ff fc0e 	bl	8000b74 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135c:	f7ff fc0a 	bl	8000b74 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e167      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0x200>
 800137a:	e01b      	b.n	80013b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fbf7 	bl	8000b74 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001388:	e00e      	b.n	80013a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138a:	f7ff fbf3 	bl	8000b74 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d907      	bls.n	80013a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e150      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 800139c:	40023800 	.word	0x40023800
 80013a0:	42470000 	.word	0x42470000
 80013a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a8:	4b88      	ldr	r3, [pc, #544]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ea      	bne.n	800138a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 8097 	beq.w	80014f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c6:	4b81      	ldr	r3, [pc, #516]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10f      	bne.n	80013f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	4b7d      	ldr	r3, [pc, #500]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	4a7c      	ldr	r2, [pc, #496]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	6413      	str	r3, [r2, #64]	; 0x40
 80013e2:	4b7a      	ldr	r3, [pc, #488]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	4b77      	ldr	r3, [pc, #476]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d118      	bne.n	8001430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013fe:	4b74      	ldr	r3, [pc, #464]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a73      	ldr	r2, [pc, #460]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800140a:	f7ff fbb3 	bl	8000b74 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001412:	f7ff fbaf 	bl	8000b74 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e10c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b6a      	ldr	r3, [pc, #424]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0f0      	beq.n	8001412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x2ea>
 8001438:	4b64      	ldr	r3, [pc, #400]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800143c:	4a63      	ldr	r2, [pc, #396]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6713      	str	r3, [r2, #112]	; 0x70
 8001444:	e01c      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b05      	cmp	r3, #5
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x30c>
 800144e:	4b5f      	ldr	r3, [pc, #380]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001452:	4a5e      	ldr	r2, [pc, #376]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	6713      	str	r3, [r2, #112]	; 0x70
 800145a:	4b5c      	ldr	r3, [pc, #368]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145e:	4a5b      	ldr	r2, [pc, #364]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6713      	str	r3, [r2, #112]	; 0x70
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001468:	4b58      	ldr	r3, [pc, #352]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146c:	4a57      	ldr	r2, [pc, #348]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146e:	f023 0301 	bic.w	r3, r3, #1
 8001472:	6713      	str	r3, [r2, #112]	; 0x70
 8001474:	4b55      	ldr	r3, [pc, #340]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001478:	4a54      	ldr	r2, [pc, #336]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800147a:	f023 0304 	bic.w	r3, r3, #4
 800147e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d015      	beq.n	80014b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fb74 	bl	8000b74 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff fb70 	bl	8000b74 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	; 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e0cb      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0ee      	beq.n	8001490 <HAL_RCC_OscConfig+0x334>
 80014b2:	e014      	b.n	80014de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b4:	f7ff fb5e 	bl	8000b74 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ba:	e00a      	b.n	80014d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014bc:	f7ff fb5a 	bl	8000b74 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e0b5      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d2:	4b3e      	ldr	r3, [pc, #248]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1ee      	bne.n	80014bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014de:	7dfb      	ldrb	r3, [r7, #23]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d105      	bne.n	80014f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e4:	4b39      	ldr	r3, [pc, #228]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e8:	4a38      	ldr	r2, [pc, #224]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80a1 	beq.w	800163c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014fa:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b08      	cmp	r3, #8
 8001504:	d05c      	beq.n	80015c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2b02      	cmp	r3, #2
 800150c:	d141      	bne.n	8001592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001514:	f7ff fb2e 	bl	8000b74 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff fb2a 	bl	8000b74 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e087      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152e:	4b27      	ldr	r3, [pc, #156]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	69da      	ldr	r2, [r3, #28]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	019b      	lsls	r3, r3, #6
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	3b01      	subs	r3, #1
 8001554:	041b      	lsls	r3, r3, #16
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155c:	061b      	lsls	r3, r3, #24
 800155e:	491b      	ldr	r1, [pc, #108]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001560:	4313      	orrs	r3, r2
 8001562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156a:	f7ff fb03 	bl	8000b74 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001572:	f7ff faff 	bl	8000b74 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e05c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x416>
 8001590:	e054      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff faec 	bl	8000b74 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fae8 	bl	8000b74 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e045      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x444>
 80015be:	e03d      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d107      	bne.n	80015d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e038      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000
 80015d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_RCC_OscConfig+0x4ec>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d028      	beq.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d121      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	429a      	cmp	r2, r3
 8001600:	d11a      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001608:	4013      	ands	r3, r2
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800160e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001610:	4293      	cmp	r3, r2
 8001612:	d111      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	085b      	lsrs	r3, r3, #1
 8001620:	3b01      	subs	r3, #1
 8001622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d107      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d001      	beq.n	800163c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800

0800164c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e0cc      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001660:	4b68      	ldr	r3, [pc, #416]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d90c      	bls.n	8001688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b65      	ldr	r3, [pc, #404]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001676:	4b63      	ldr	r3, [pc, #396]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d001      	beq.n	8001688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e0b8      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d020      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016a0:	4b59      	ldr	r3, [pc, #356]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4a58      	ldr	r2, [pc, #352]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b8:	4b53      	ldr	r3, [pc, #332]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4a52      	ldr	r2, [pc, #328]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c4:	4b50      	ldr	r3, [pc, #320]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	494d      	ldr	r1, [pc, #308]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d044      	beq.n	800176c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d119      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e07f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d003      	beq.n	800170a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001706:	2b03      	cmp	r3, #3
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d109      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e06f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171a:	4b3b      	ldr	r3, [pc, #236]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e067      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800172a:	4b37      	ldr	r3, [pc, #220]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f023 0203 	bic.w	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4934      	ldr	r1, [pc, #208]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	4313      	orrs	r3, r2
 800173a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800173c:	f7ff fa1a 	bl	8000b74 <HAL_GetTick>
 8001740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001742:	e00a      	b.n	800175a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001744:	f7ff fa16 	bl	8000b74 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e04f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175a:	4b2b      	ldr	r3, [pc, #172]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 020c 	and.w	r2, r3, #12
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	429a      	cmp	r2, r3
 800176a:	d1eb      	bne.n	8001744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d20c      	bcs.n	8001794 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e032      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d008      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a0:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4916      	ldr	r1, [pc, #88]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d009      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017be:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	490e      	ldr	r1, [pc, #56]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017d2:	f000 f821 	bl	8001818 <HAL_RCC_GetSysClockFreq>
 80017d6:	4602      	mov	r2, r0
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	091b      	lsrs	r3, r3, #4
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	490a      	ldr	r1, [pc, #40]	; (800180c <HAL_RCC_ClockConfig+0x1c0>)
 80017e4:	5ccb      	ldrb	r3, [r1, r3]
 80017e6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ea:	4a09      	ldr	r2, [pc, #36]	; (8001810 <HAL_RCC_ClockConfig+0x1c4>)
 80017ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_RCC_ClockConfig+0x1c8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f97a 	bl	8000aec <HAL_InitTick>

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023c00 	.word	0x40023c00
 8001808:	40023800 	.word	0x40023800
 800180c:	080033e4 	.word	0x080033e4
 8001810:	20000000 	.word	0x20000000
 8001814:	20000004 	.word	0x20000004

08001818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800181c:	b094      	sub	sp, #80	; 0x50
 800181e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	647b      	str	r3, [r7, #68]	; 0x44
 8001824:	2300      	movs	r3, #0
 8001826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001828:	2300      	movs	r3, #0
 800182a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001830:	4b79      	ldr	r3, [pc, #484]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d00d      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x40>
 800183c:	2b08      	cmp	r3, #8
 800183e:	f200 80e1 	bhi.w	8001a04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001842:	2b00      	cmp	r3, #0
 8001844:	d002      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0x34>
 8001846:	2b04      	cmp	r3, #4
 8001848:	d003      	beq.n	8001852 <HAL_RCC_GetSysClockFreq+0x3a>
 800184a:	e0db      	b.n	8001a04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800184c:	4b73      	ldr	r3, [pc, #460]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x204>)
 800184e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001850:	e0db      	b.n	8001a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001852:	4b73      	ldr	r3, [pc, #460]	; (8001a20 <HAL_RCC_GetSysClockFreq+0x208>)
 8001854:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001856:	e0d8      	b.n	8001a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001858:	4b6f      	ldr	r3, [pc, #444]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001860:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001862:	4b6d      	ldr	r3, [pc, #436]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d063      	beq.n	8001936 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800186e:	4b6a      	ldr	r3, [pc, #424]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	099b      	lsrs	r3, r3, #6
 8001874:	2200      	movs	r2, #0
 8001876:	63bb      	str	r3, [r7, #56]	; 0x38
 8001878:	63fa      	str	r2, [r7, #60]	; 0x3c
 800187a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800187c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001880:	633b      	str	r3, [r7, #48]	; 0x30
 8001882:	2300      	movs	r3, #0
 8001884:	637b      	str	r3, [r7, #52]	; 0x34
 8001886:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800188a:	4622      	mov	r2, r4
 800188c:	462b      	mov	r3, r5
 800188e:	f04f 0000 	mov.w	r0, #0
 8001892:	f04f 0100 	mov.w	r1, #0
 8001896:	0159      	lsls	r1, r3, #5
 8001898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800189c:	0150      	lsls	r0, r2, #5
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4621      	mov	r1, r4
 80018a4:	1a51      	subs	r1, r2, r1
 80018a6:	6139      	str	r1, [r7, #16]
 80018a8:	4629      	mov	r1, r5
 80018aa:	eb63 0301 	sbc.w	r3, r3, r1
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018bc:	4659      	mov	r1, fp
 80018be:	018b      	lsls	r3, r1, #6
 80018c0:	4651      	mov	r1, sl
 80018c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018c6:	4651      	mov	r1, sl
 80018c8:	018a      	lsls	r2, r1, #6
 80018ca:	4651      	mov	r1, sl
 80018cc:	ebb2 0801 	subs.w	r8, r2, r1
 80018d0:	4659      	mov	r1, fp
 80018d2:	eb63 0901 	sbc.w	r9, r3, r1
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018ea:	4690      	mov	r8, r2
 80018ec:	4699      	mov	r9, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	eb18 0303 	adds.w	r3, r8, r3
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	462b      	mov	r3, r5
 80018f8:	eb49 0303 	adc.w	r3, r9, r3
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800190a:	4629      	mov	r1, r5
 800190c:	024b      	lsls	r3, r1, #9
 800190e:	4621      	mov	r1, r4
 8001910:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001914:	4621      	mov	r1, r4
 8001916:	024a      	lsls	r2, r1, #9
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800191e:	2200      	movs	r2, #0
 8001920:	62bb      	str	r3, [r7, #40]	; 0x28
 8001922:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001928:	f7fe fcaa 	bl	8000280 <__aeabi_uldivmod>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4613      	mov	r3, r2
 8001932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001934:	e058      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001936:	4b38      	ldr	r3, [pc, #224]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	099b      	lsrs	r3, r3, #6
 800193c:	2200      	movs	r2, #0
 800193e:	4618      	mov	r0, r3
 8001940:	4611      	mov	r1, r2
 8001942:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001946:	623b      	str	r3, [r7, #32]
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
 800194c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001950:	4642      	mov	r2, r8
 8001952:	464b      	mov	r3, r9
 8001954:	f04f 0000 	mov.w	r0, #0
 8001958:	f04f 0100 	mov.w	r1, #0
 800195c:	0159      	lsls	r1, r3, #5
 800195e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001962:	0150      	lsls	r0, r2, #5
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4641      	mov	r1, r8
 800196a:	ebb2 0a01 	subs.w	sl, r2, r1
 800196e:	4649      	mov	r1, r9
 8001970:	eb63 0b01 	sbc.w	fp, r3, r1
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001980:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001984:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001988:	ebb2 040a 	subs.w	r4, r2, sl
 800198c:	eb63 050b 	sbc.w	r5, r3, fp
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	00eb      	lsls	r3, r5, #3
 800199a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800199e:	00e2      	lsls	r2, r4, #3
 80019a0:	4614      	mov	r4, r2
 80019a2:	461d      	mov	r5, r3
 80019a4:	4643      	mov	r3, r8
 80019a6:	18e3      	adds	r3, r4, r3
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	464b      	mov	r3, r9
 80019ac:	eb45 0303 	adc.w	r3, r5, r3
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019be:	4629      	mov	r1, r5
 80019c0:	028b      	lsls	r3, r1, #10
 80019c2:	4621      	mov	r1, r4
 80019c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019c8:	4621      	mov	r1, r4
 80019ca:	028a      	lsls	r2, r1, #10
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019d2:	2200      	movs	r2, #0
 80019d4:	61bb      	str	r3, [r7, #24]
 80019d6:	61fa      	str	r2, [r7, #28]
 80019d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019dc:	f7fe fc50 	bl	8000280 <__aeabi_uldivmod>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4613      	mov	r3, r2
 80019e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019e8:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	0c1b      	lsrs	r3, r3, #16
 80019ee:	f003 0303 	and.w	r3, r3, #3
 80019f2:	3301      	adds	r3, #1
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80019f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a02:	e002      	b.n	8001a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a06:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3750      	adds	r7, #80	; 0x50
 8001a10:	46bd      	mov	sp, r7
 8001a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	00f42400 	.word	0x00f42400
 8001a20:	007a1200 	.word	0x007a1200

08001a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000000 	.word	0x20000000

08001a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a40:	f7ff fff0 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a44:	4602      	mov	r2, r0
 8001a46:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	0a9b      	lsrs	r3, r3, #10
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	4903      	ldr	r1, [pc, #12]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a52:	5ccb      	ldrb	r3, [r1, r3]
 8001a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	080033f4 	.word	0x080033f4

08001a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a68:	f7ff ffdc 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	0b5b      	lsrs	r3, r3, #13
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	4903      	ldr	r1, [pc, #12]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a7a:	5ccb      	ldrb	r3, [r1, r3]
 8001a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	080033f4 	.word	0x080033f4

08001a8c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d101      	bne.n	8001a9e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e01c      	b.n	8001ad8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	795b      	ldrb	r3, [r3, #5]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d105      	bne.n	8001ab4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7fe feb2 	bl	8000818 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f042 0204 	orr.w	r2, r2, #4
 8001ac8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2201      	movs	r2, #1
 8001ace:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	791b      	ldrb	r3, [r3, #4]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d101      	bne.n	8001afa <HAL_RNG_GenerateRandomNumber+0x1a>
 8001af6:	2302      	movs	r3, #2
 8001af8:	e044      	b.n	8001b84 <HAL_RNG_GenerateRandomNumber+0xa4>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	795b      	ldrb	r3, [r3, #5]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d133      	bne.n	8001b72 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b10:	f7ff f830 	bl	8000b74 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8001b16:	e018      	b.n	8001b4a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8001b18:	f7ff f82c 	bl	8000b74 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d911      	bls.n	8001b4a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d00a      	beq.n	8001b4a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e01c      	b.n	8001b84 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d1df      	bne.n	8001b18 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	715a      	strb	r2, [r3, #5]
 8001b70:	e004      	b.n	8001b7c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2204      	movs	r2, #4
 8001b76:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	711a      	strb	r2, [r3, #4]

  return status;
 8001b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	f003 0320 	and.w	r3, r3, #32
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d005      	beq.n	8001bb6 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2210      	movs	r2, #16
 8001bae:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	e009      	b.n	8001bca <HAL_RNG_IRQHandler+0x3e>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d004      	beq.n	8001bca <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d10b      	bne.n	8001be8 <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f837 	bl	8001c4a <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8001be4:	605a      	str	r2, [r3, #4]

    return;
 8001be6:	e022      	b.n	8001c2e <HAL_RNG_IRQHandler+0xa2>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d01d      	beq.n	8001c2e <HAL_RNG_IRQHandler+0xa2>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0208 	bic.w	r2, r2, #8
 8001c00:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	795b      	ldrb	r3, [r3, #5]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d00b      	beq.n	8001c2e <HAL_RNG_IRQHandler+0xa2>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	4619      	mov	r1, r3
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f803 	bl	8001c34 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e033      	b.n	8001cd8 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d106      	bne.n	8001c8a <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7fe fdef 	bl	8000868 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 fc46 	bl	8002524 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	691a      	ldr	r2, [r3, #16]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ca6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	695a      	ldr	r2, [r3, #20]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cb6:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cc6:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_USART_Transmit>:
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af02      	add	r7, sp, #8
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	4613      	mov	r3, r2
 8001cee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d17c      	bne.n	8001df6 <HAL_USART_Transmit+0x116>
  {
    if ((pTxData == NULL) || (Size == 0))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d002      	beq.n	8001d08 <HAL_USART_Transmit+0x28>
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_USART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e075      	b.n	8001df8 <HAL_USART_Transmit+0x118>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_USART_Transmit+0x3a>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e06e      	b.n	8001df8 <HAL_USART_Transmit+0x118>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	641a      	str	r2, [r3, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2212      	movs	r2, #18
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d30:	f7fe ff20 	bl	8000b74 <HAL_GetTick>
 8001d34:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	88fa      	ldrh	r2, [r7, #6]
 8001d3a:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	88fa      	ldrh	r2, [r7, #6]
 8001d40:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4a:	d108      	bne.n	8001d5e <HAL_USART_Transmit+0x7e>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d104      	bne.n	8001d5e <HAL_USART_Transmit+0x7e>
    {
      ptxdata8bits  = NULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	e003      	b.n	8001d66 <HAL_USART_Transmit+0x86>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
    }

    while (husart->TxXferCount > 0U)
 8001d66:	e02a      	b.n	8001dbe <HAL_USART_Transmit+0xde>
    {
      /* Wait for TXE flag in order to write data in DR */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2180      	movs	r1, #128	; 0x80
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f000 f98a 	bl	800208c <USART_WaitOnFlagUntilTimeout>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_USART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e03a      	b.n	8001df8 <HAL_USART_Transmit+0x118>
      }
      if (ptxdata8bits == NULL)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10b      	bne.n	8001da0 <HAL_USART_Transmit+0xc0>
      {
        husart->Instance->DR = (uint16_t)(*ptxdata16bits & (uint16_t)0x01FF);
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d96:	605a      	str	r2, [r3, #4]
        ptxdata16bits++;
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	3302      	adds	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
 8001d9e:	e007      	b.n	8001db0 <HAL_USART_Transmit+0xd0>
      }
      else
      {
        husart->Instance->DR = (uint8_t)(*ptxdata8bits & (uint8_t)0xFF);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	781a      	ldrb	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
        ptxdata8bits++;
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3301      	adds	r3, #1
 8001dae:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1cf      	bne.n	8001d68 <HAL_USART_Transmit+0x88>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2140      	movs	r1, #64	; 0x40
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f95a 	bl	800208c <USART_WaitOnFlagUntilTimeout>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_USART_Transmit+0x102>
    {
      return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e00a      	b.n	8001df8 <HAL_USART_Transmit+0x118>
    }

    husart->State = HAL_USART_STATE_READY;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	e000      	b.n	8001df8 <HAL_USART_Transmit+0x118>
  }
  else
  {
    return HAL_BUSY;
 8001df6:	2302      	movs	r3, #2
  }
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d117      	bne.n	8001e66 <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f003 0320 	and.w	r3, r3, #32
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d012      	beq.n	8001e66 <HAL_USART_IRQHandler+0x66>
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00d      	beq.n	8001e66 <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b22      	cmp	r3, #34	; 0x22
 8001e54:	d103      	bne.n	8001e5e <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 fa10 	bl	800227c <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 8001e5c:	e0e9      	b.n	8002032 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 fa92 	bl	8002388 <USART_TransmitReceive_IT>
      return;
 8001e64:	e0e5      	b.n	8002032 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 80bb 	beq.w	8001fe4 <HAL_USART_IRQHandler+0x1e4>
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d105      	bne.n	8001e84 <HAL_USART_IRQHandler+0x84>
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 80b0 	beq.w	8001fe4 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00a      	beq.n	8001ea4 <HAL_USART_IRQHandler+0xa4>
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9c:	f043 0201 	orr.w	r2, r3, #1
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00a      	beq.n	8001ec4 <HAL_USART_IRQHandler+0xc4>
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	f043 0202 	orr.w	r2, r3, #2
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00a      	beq.n	8001ee4 <HAL_USART_IRQHandler+0xe4>
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d005      	beq.n	8001ee4 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001edc:	f043 0204 	orr.w	r2, r3, #4
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0308 	and.w	r3, r3, #8
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00f      	beq.n	8001f0e <HAL_USART_IRQHandler+0x10e>
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	f003 0320 	and.w	r3, r3, #32
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d104      	bne.n	8001f02 <HAL_USART_IRQHandler+0x102>
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d005      	beq.n	8001f0e <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	f043 0208 	orr.w	r2, r3, #8
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 808c 	beq.w	8002030 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	f003 0320 	and.w	r3, r3, #32
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d011      	beq.n	8001f46 <HAL_USART_IRQHandler+0x146>
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	f003 0320 	and.w	r3, r3, #32
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00c      	beq.n	8001f46 <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b22      	cmp	r3, #34	; 0x22
 8001f36:	d103      	bne.n	8001f40 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f99f 	bl	800227c <USART_Receive_IT>
 8001f3e:	e002      	b.n	8001f46 <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 fa21 	bl	8002388 <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f50:	2b40      	cmp	r3, #64	; 0x40
 8001f52:	bf0c      	ite	eq
 8001f54:	2301      	moveq	r3, #1
 8001f56:	2300      	movne	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d102      	bne.n	8001f6e <HAL_USART_IRQHandler+0x16e>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d031      	beq.n	8001fd2 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f8e2 	bl	8002138 <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7e:	2b40      	cmp	r3, #64	; 0x40
 8001f80:	d123      	bne.n	8001fca <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	695a      	ldr	r2, [r3, #20]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f90:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d013      	beq.n	8001fc2 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f9e:	4a26      	ldr	r2, [pc, #152]	; (8002038 <HAL_USART_IRQHandler+0x238>)
 8001fa0:	651a      	str	r2, [r3, #80]	; 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe ff01 	bl	8000dae <HAL_DMA_Abort_IT>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d016      	beq.n	8001fe0 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8001fc0:	e00e      	b.n	8001fe0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f858 	bl	8002078 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8001fc8:	e00a      	b.n	8001fe0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f854 	bl	8002078 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8001fd0:	e006      	b.n	8001fe0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f850 	bl	8002078 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001fde:	e027      	b.n	8002030 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8001fe0:	bf00      	nop
    return;
 8001fe2:	e025      	b.n	8002030 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d012      	beq.n	8002014 <HAL_USART_IRQHandler+0x214>
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00d      	beq.n	8002014 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b12      	cmp	r3, #18
 8002002:	d103      	bne.n	800200c <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f8c9 	bl	800219c <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 800200a:	e012      	b.n	8002032 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f9bb 	bl	8002388 <USART_TransmitReceive_IT>
    return;
 8002012:	e00e      	b.n	8002032 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d009      	beq.n	8002032 <HAL_USART_IRQHandler+0x232>
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 f907 	bl	800223c <USART_EndTransmit_IT>
    return;
 800202e:	e000      	b.n	8002032 <HAL_USART_IRQHandler+0x232>
    return;
 8002030:	bf00      	nop
  }
}
 8002032:	3720      	adds	r7, #32
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	08002175 	.word	0x08002175

0800203c <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	603b      	str	r3, [r7, #0]
 8002098:	4613      	mov	r3, r2
 800209a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800209c:	e038      	b.n	8002110 <USART_WaitOnFlagUntilTimeout+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a4:	d034      	beq.n	8002110 <USART_WaitOnFlagUntilTimeout+0x84>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d007      	beq.n	80020bc <USART_WaitOnFlagUntilTimeout+0x30>
 80020ac:	f7fe fd62 	bl	8000b74 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d229      	bcs.n	8002110 <USART_WaitOnFlagUntilTimeout+0x84>
      {
        /* Disable the USART Transmit Complete Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020ca:	60da      	str	r2, [r3, #12]

        /* Disable the USART RXNE Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f022 0220 	bic.w	r2, r2, #32
 80020da:	60da      	str	r2, [r3, #12]

        /* Disable the USART Parity Error Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020ea:	60da      	str	r2, [r3, #12]

        /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695a      	ldr	r2, [r3, #20]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f022 0201 	bic.w	r2, r2, #1
 80020fa:	615a      	str	r2, [r3, #20]

        husart->State = HAL_USART_STATE_READY;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e00f      	b.n	8002130 <USART_WaitOnFlagUntilTimeout+0xa4>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	4013      	ands	r3, r2
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	429a      	cmp	r2, r3
 800211e:	bf0c      	ite	eq
 8002120:	2301      	moveq	r3, #1
 8002122:	2300      	movne	r3, #0
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	429a      	cmp	r2, r3
 800212c:	d0b7      	beq.n	800209e <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800214e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695a      	ldr	r2, [r3, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002180:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2200      	movs	r2, #0
 8002186:	865a      	strh	r2, [r3, #50]	; 0x32
  husart->TxXferCount = 0x00U;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	855a      	strh	r2, [r3, #42]	; 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	f7ff ff72 	bl	8002078 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8002194:	bf00      	nop
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b12      	cmp	r3, #18
 80021ae:	d13e      	bne.n	800222e <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021b8:	d114      	bne.n	80021e4 <USART_Transmit_IT+0x48>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d110      	bne.n	80021e4 <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c6:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021d6:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021dc:	1c9a      	adds	r2, r3, #2
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	625a      	str	r2, [r3, #36]	; 0x24
 80021e2:	e008      	b.n	80021f6 <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e8:	1c59      	adds	r1, r3, #1
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6251      	str	r1, [r2, #36]	; 0x24
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b29b      	uxth	r3, r3
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4619      	mov	r1, r3
 8002204:	8551      	strh	r1, [r2, #42]	; 0x2a
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10f      	bne.n	800222a <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68da      	ldr	r2, [r3, #12]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002218:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68da      	ldr	r2, [r3, #12]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002228:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800222a:	2300      	movs	r3, #0
 800222c:	e000      	b.n	8002230 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800222e:	2302      	movs	r3, #2
  }
}
 8002230:	4618      	mov	r0, r3
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002252:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0201 	bic.w	r2, r2, #1
 8002262:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff fee5 	bl	800203c <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b22      	cmp	r3, #34	; 0x22
 800228e:	d176      	bne.n	800237e <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002298:	d117      	bne.n	80022ca <USART_Receive_IT+0x4e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d113      	bne.n	80022ca <USART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022aa:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c2:	1c9a      	adds	r2, r3, #2
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80022c8:	e026      	b.n	8002318 <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60bb      	str	r3, [r7, #8]

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022dc:	d007      	beq.n	80022ee <USART_Receive_IT+0x72>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10a      	bne.n	80022fc <USART_Receive_IT+0x80>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	701a      	strb	r2, [r3, #0]
 80022fa:	e008      	b.n	800230e <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002308:	b2da      	uxtb	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002312:	1c5a      	adds	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    husart->RxXferCount--;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800231c:	b29b      	uxth	r3, r3
 800231e:	3b01      	subs	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	865a      	strh	r2, [r3, #50]	; 0x32

    if (husart->RxXferCount == 0U)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800232a:	b29b      	uxth	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d120      	bne.n	8002372 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	68da      	ldr	r2, [r3, #12]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f022 0220 	bic.w	r2, r2, #32
 800233e:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800234e:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	695a      	ldr	r2, [r3, #20]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 0201 	bic.w	r2, r2, #1
 800235e:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f7ff fe71 	bl	8002050 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e006      	b.n	8002380 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	22ff      	movs	r2, #255	; 0xff
 8002378:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	e000      	b.n	8002380 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 800237e:	2302      	movs	r3, #2
  }
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b32      	cmp	r3, #50	; 0x32
 800239a:	f040 80bd 	bne.w	8002518 <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d03d      	beq.n	8002424 <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b2:	2b80      	cmp	r3, #128	; 0x80
 80023b4:	d136      	bne.n	8002424 <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023be:	d114      	bne.n	80023ea <USART_TransmitReceive_IT+0x62>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d110      	bne.n	80023ea <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023dc:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e2:	1c9a      	adds	r2, r3, #2
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	625a      	str	r2, [r3, #36]	; 0x24
 80023e8:	e008      	b.n	80023fc <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	1c59      	adds	r1, r3, #1
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6251      	str	r1, [r2, #36]	; 0x24
 80023f4:	781a      	ldrb	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002400:	b29b      	uxth	r3, r3
 8002402:	3b01      	subs	r3, #1
 8002404:	b29a      	uxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240e:	b29b      	uxth	r3, r3
 8002410:	2b00      	cmp	r3, #0
 8002412:	d107      	bne.n	8002424 <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002422:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d04c      	beq.n	80024c8 <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0320 	and.w	r3, r3, #32
 8002438:	2b20      	cmp	r3, #32
 800243a:	d145      	bne.n	80024c8 <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002444:	d115      	bne.n	8002472 <USART_TransmitReceive_IT+0xea>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d111      	bne.n	8002472 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002452:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	b29b      	uxth	r3, r3
 800245c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002460:	b29a      	uxth	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	1c9a      	adds	r2, r3, #2
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002470:	e023      	b.n	80024ba <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800247a:	d007      	beq.n	800248c <USART_TransmitReceive_IT+0x104>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10b      	bne.n	800249c <USART_TransmitReceive_IT+0x114>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d107      	bne.n	800249c <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002496:	b2d2      	uxtb	r2, r2
 8002498:	701a      	strb	r2, [r3, #0]
 800249a:	e009      	b.n	80024b0 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	62da      	str	r2, [r3, #44]	; 0x2c
        }

        husart->RxXferCount--;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80024be:	b29b      	uxth	r3, r3
 80024c0:	3b01      	subs	r3, #1
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	865a      	strh	r2, [r3, #50]	; 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d120      	bne.n	8002514 <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0220 	bic.w	r2, r2, #32
 80024e0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024f0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	695a      	ldr	r2, [r3, #20]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0201 	bic.w	r2, r2, #1
 8002500:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff fdaa 	bl	8002064 <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002510:	2300      	movs	r3, #0
 8002512:	e002      	b.n	800251a <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	e000      	b.n	800251a <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 8002518:	2302      	movs	r3, #2
  }
}
 800251a:	4618      	mov	r0, r3
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b0c6      	sub	sp, #280	; 0x118
 800252a:	af00      	add	r7, sp, #0
 800252c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg = 0x00U;
 8002530:	2300      	movs	r3, #0
 8002532:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8002536:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68d9      	ldr	r1, [r3, #12]
 800253e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	f021 030c 	bic.w	r3, r1, #12
 8002548:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800254a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8002556:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800255a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800255e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8002562:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002566:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8002568:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800256c:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800256e:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8002570:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	431a      	orrs	r2, r3
 8002578:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800257c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800257e:	431a      	orrs	r2, r3
 8002580:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002584:	4313      	orrs	r3, r2
 8002586:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800258a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 800258e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002598:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800259a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80025a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025aa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80025ae:	f023 030c 	bic.w	r3, r3, #12
 80025b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80025b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025d0:	4313      	orrs	r3, r2
 80025d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025d6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80025da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025e4:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 80025e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6959      	ldr	r1, [r3, #20]
 80025ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 80025f8:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 80025fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4b8b      	ldr	r3, [pc, #556]	; (8002830 <USART_SetConfig+0x30c>)
 8002602:	429a      	cmp	r2, r3
 8002604:	d006      	beq.n	8002614 <USART_SetConfig+0xf0>
 8002606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b89      	ldr	r3, [pc, #548]	; (8002834 <USART_SetConfig+0x310>)
 800260e:	429a      	cmp	r2, r3
 8002610:	f040 8114 	bne.w	800283c <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002614:	f7ff fa26 	bl	8001a64 <HAL_RCC_GetPCLK2Freq>
 8002618:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800261c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002620:	2200      	movs	r2, #0
 8002622:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002626:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800262a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800262e:	4622      	mov	r2, r4
 8002630:	462b      	mov	r3, r5
 8002632:	1891      	adds	r1, r2, r2
 8002634:	6739      	str	r1, [r7, #112]	; 0x70
 8002636:	415b      	adcs	r3, r3
 8002638:	677b      	str	r3, [r7, #116]	; 0x74
 800263a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800263e:	4621      	mov	r1, r4
 8002640:	eb12 0801 	adds.w	r8, r2, r1
 8002644:	4629      	mov	r1, r5
 8002646:	eb43 0901 	adc.w	r9, r3, r1
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800265a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800265e:	4690      	mov	r8, r2
 8002660:	4699      	mov	r9, r3
 8002662:	4623      	mov	r3, r4
 8002664:	eb18 0303 	adds.w	r3, r8, r3
 8002668:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800266c:	462b      	mov	r3, r5
 800266e:	eb49 0303 	adc.w	r3, r9, r3
 8002672:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002676:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002682:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002686:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800268a:	460b      	mov	r3, r1
 800268c:	18db      	adds	r3, r3, r3
 800268e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002690:	4613      	mov	r3, r2
 8002692:	eb42 0303 	adc.w	r3, r2, r3
 8002696:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002698:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800269c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80026a0:	f7fd fdee 	bl	8000280 <__aeabi_uldivmod>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4b63      	ldr	r3, [pc, #396]	; (8002838 <USART_SetConfig+0x314>)
 80026aa:	fba3 2302 	umull	r2, r3, r3, r2
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	011c      	lsls	r4, r3, #4
 80026b2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026b6:	2200      	movs	r2, #0
 80026b8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80026bc:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80026c0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80026c4:	4642      	mov	r2, r8
 80026c6:	464b      	mov	r3, r9
 80026c8:	1891      	adds	r1, r2, r2
 80026ca:	6639      	str	r1, [r7, #96]	; 0x60
 80026cc:	415b      	adcs	r3, r3
 80026ce:	667b      	str	r3, [r7, #100]	; 0x64
 80026d0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80026d4:	4641      	mov	r1, r8
 80026d6:	1851      	adds	r1, r2, r1
 80026d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80026da:	4649      	mov	r1, r9
 80026dc:	414b      	adcs	r3, r1
 80026de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	f04f 0300 	mov.w	r3, #0
 80026e8:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80026ec:	4659      	mov	r1, fp
 80026ee:	00cb      	lsls	r3, r1, #3
 80026f0:	4651      	mov	r1, sl
 80026f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026f6:	4651      	mov	r1, sl
 80026f8:	00ca      	lsls	r2, r1, #3
 80026fa:	4610      	mov	r0, r2
 80026fc:	4619      	mov	r1, r3
 80026fe:	4603      	mov	r3, r0
 8002700:	4642      	mov	r2, r8
 8002702:	189b      	adds	r3, r3, r2
 8002704:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002708:	464b      	mov	r3, r9
 800270a:	460a      	mov	r2, r1
 800270c:	eb42 0303 	adc.w	r3, r2, r3
 8002710:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002714:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002720:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002724:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002728:	460b      	mov	r3, r1
 800272a:	18db      	adds	r3, r3, r3
 800272c:	653b      	str	r3, [r7, #80]	; 0x50
 800272e:	4613      	mov	r3, r2
 8002730:	eb42 0303 	adc.w	r3, r2, r3
 8002734:	657b      	str	r3, [r7, #84]	; 0x54
 8002736:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800273a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800273e:	f7fd fd9f 	bl	8000280 <__aeabi_uldivmod>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	4611      	mov	r1, r2
 8002748:	4b3b      	ldr	r3, [pc, #236]	; (8002838 <USART_SetConfig+0x314>)
 800274a:	fba3 2301 	umull	r2, r3, r3, r1
 800274e:	095b      	lsrs	r3, r3, #5
 8002750:	2264      	movs	r2, #100	; 0x64
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	1acb      	subs	r3, r1, r3
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800275e:	4b36      	ldr	r3, [pc, #216]	; (8002838 <USART_SetConfig+0x314>)
 8002760:	fba3 2302 	umull	r2, r3, r3, r2
 8002764:	095b      	lsrs	r3, r3, #5
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800276c:	441c      	add	r4, r3
 800276e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002772:	2200      	movs	r2, #0
 8002774:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002778:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800277c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002780:	4642      	mov	r2, r8
 8002782:	464b      	mov	r3, r9
 8002784:	1891      	adds	r1, r2, r2
 8002786:	64b9      	str	r1, [r7, #72]	; 0x48
 8002788:	415b      	adcs	r3, r3
 800278a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800278c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002790:	4641      	mov	r1, r8
 8002792:	1851      	adds	r1, r2, r1
 8002794:	6439      	str	r1, [r7, #64]	; 0x40
 8002796:	4649      	mov	r1, r9
 8002798:	414b      	adcs	r3, r1
 800279a:	647b      	str	r3, [r7, #68]	; 0x44
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	f04f 0300 	mov.w	r3, #0
 80027a4:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	; 0x40
 80027a8:	4659      	mov	r1, fp
 80027aa:	00cb      	lsls	r3, r1, #3
 80027ac:	4651      	mov	r1, sl
 80027ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027b2:	4651      	mov	r1, sl
 80027b4:	00ca      	lsls	r2, r1, #3
 80027b6:	4610      	mov	r0, r2
 80027b8:	4619      	mov	r1, r3
 80027ba:	4603      	mov	r3, r0
 80027bc:	4642      	mov	r2, r8
 80027be:	189b      	adds	r3, r3, r2
 80027c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027c4:	464b      	mov	r3, r9
 80027c6:	460a      	mov	r2, r1
 80027c8:	eb42 0303 	adc.w	r3, r2, r3
 80027cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80027d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027dc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80027e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80027e4:	460b      	mov	r3, r1
 80027e6:	18db      	adds	r3, r3, r3
 80027e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80027ea:	4613      	mov	r3, r2
 80027ec:	eb42 0303 	adc.w	r3, r2, r3
 80027f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027f2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80027f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80027fa:	f7fd fd41 	bl	8000280 <__aeabi_uldivmod>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <USART_SetConfig+0x314>)
 8002804:	fba3 1302 	umull	r1, r3, r3, r2
 8002808:	095b      	lsrs	r3, r3, #5
 800280a:	2164      	movs	r1, #100	; 0x64
 800280c:	fb01 f303 	mul.w	r3, r1, r3
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	3332      	adds	r3, #50	; 0x32
 8002816:	4a08      	ldr	r2, [pc, #32]	; (8002838 <USART_SetConfig+0x314>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	f003 0207 	and.w	r2, r3, #7
 8002822:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4422      	add	r2, r4
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	e109      	b.n	8002a42 <USART_SetConfig+0x51e>
 800282e:	bf00      	nop
 8002830:	40011000 	.word	0x40011000
 8002834:	40011400 	.word	0x40011400
 8002838:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800283c:	f7ff f8fe 	bl	8001a3c <HAL_RCC_GetPCLK1Freq>
 8002840:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8002844:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002848:	2200      	movs	r2, #0
 800284a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800284e:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002852:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002856:	4642      	mov	r2, r8
 8002858:	464b      	mov	r3, r9
 800285a:	1891      	adds	r1, r2, r2
 800285c:	6339      	str	r1, [r7, #48]	; 0x30
 800285e:	415b      	adcs	r3, r3
 8002860:	637b      	str	r3, [r7, #52]	; 0x34
 8002862:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002866:	4641      	mov	r1, r8
 8002868:	1854      	adds	r4, r2, r1
 800286a:	4649      	mov	r1, r9
 800286c:	eb43 0501 	adc.w	r5, r3, r1
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	f04f 0300 	mov.w	r3, #0
 8002878:	00eb      	lsls	r3, r5, #3
 800287a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800287e:	00e2      	lsls	r2, r4, #3
 8002880:	4614      	mov	r4, r2
 8002882:	461d      	mov	r5, r3
 8002884:	4643      	mov	r3, r8
 8002886:	18e3      	adds	r3, r4, r3
 8002888:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800288c:	464b      	mov	r3, r9
 800288e:	eb45 0303 	adc.w	r3, r5, r3
 8002892:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002896:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80028a2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80028a6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80028aa:	460b      	mov	r3, r1
 80028ac:	18db      	adds	r3, r3, r3
 80028ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80028b0:	4613      	mov	r3, r2
 80028b2:	eb42 0303 	adc.w	r3, r2, r3
 80028b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028bc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80028c0:	f7fd fcde 	bl	8000280 <__aeabi_uldivmod>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	4b61      	ldr	r3, [pc, #388]	; (8002a50 <USART_SetConfig+0x52c>)
 80028ca:	fba3 2302 	umull	r2, r3, r3, r2
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	011c      	lsls	r4, r3, #4
 80028d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80028d6:	2200      	movs	r2, #0
 80028d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80028dc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80028e0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80028e4:	4642      	mov	r2, r8
 80028e6:	464b      	mov	r3, r9
 80028e8:	1891      	adds	r1, r2, r2
 80028ea:	6239      	str	r1, [r7, #32]
 80028ec:	415b      	adcs	r3, r3
 80028ee:	627b      	str	r3, [r7, #36]	; 0x24
 80028f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028f4:	4641      	mov	r1, r8
 80028f6:	eb12 0a01 	adds.w	sl, r2, r1
 80028fa:	4649      	mov	r1, r9
 80028fc:	eb43 0b01 	adc.w	fp, r3, r1
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800290c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002914:	4692      	mov	sl, r2
 8002916:	469b      	mov	fp, r3
 8002918:	4643      	mov	r3, r8
 800291a:	eb1a 0303 	adds.w	r3, sl, r3
 800291e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002922:	464b      	mov	r3, r9
 8002924:	eb4b 0303 	adc.w	r3, fp, r3
 8002928:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800292c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002938:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800293c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8002940:	460b      	mov	r3, r1
 8002942:	18db      	adds	r3, r3, r3
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	4613      	mov	r3, r2
 8002948:	eb42 0303 	adc.w	r3, r2, r3
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002952:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002956:	f7fd fc93 	bl	8000280 <__aeabi_uldivmod>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	4611      	mov	r1, r2
 8002960:	4b3b      	ldr	r3, [pc, #236]	; (8002a50 <USART_SetConfig+0x52c>)
 8002962:	fba3 2301 	umull	r2, r3, r3, r1
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	2264      	movs	r2, #100	; 0x64
 800296a:	fb02 f303 	mul.w	r3, r2, r3
 800296e:	1acb      	subs	r3, r1, r3
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002976:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <USART_SetConfig+0x52c>)
 8002978:	fba3 2302 	umull	r2, r3, r3, r2
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002984:	441c      	add	r4, r3
 8002986:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800298a:	2200      	movs	r2, #0
 800298c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002990:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002994:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002998:	4642      	mov	r2, r8
 800299a:	464b      	mov	r3, r9
 800299c:	1891      	adds	r1, r2, r2
 800299e:	6139      	str	r1, [r7, #16]
 80029a0:	415b      	adcs	r3, r3
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80029a8:	4641      	mov	r1, r8
 80029aa:	1851      	adds	r1, r2, r1
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	4649      	mov	r1, r9
 80029b0:	414b      	adcs	r3, r1
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80029c0:	4659      	mov	r1, fp
 80029c2:	00cb      	lsls	r3, r1, #3
 80029c4:	4651      	mov	r1, sl
 80029c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029ca:	4651      	mov	r1, sl
 80029cc:	00ca      	lsls	r2, r1, #3
 80029ce:	4610      	mov	r0, r2
 80029d0:	4619      	mov	r1, r3
 80029d2:	4603      	mov	r3, r0
 80029d4:	4642      	mov	r2, r8
 80029d6:	189b      	adds	r3, r3, r2
 80029d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80029dc:	464b      	mov	r3, r9
 80029de:	460a      	mov	r2, r1
 80029e0:	eb42 0303 	adc.w	r3, r2, r3
 80029e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80029e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80029f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80029f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80029f8:	460b      	mov	r3, r1
 80029fa:	18db      	adds	r3, r3, r3
 80029fc:	603b      	str	r3, [r7, #0]
 80029fe:	4613      	mov	r3, r2
 8002a00:	eb42 0303 	adc.w	r3, r2, r3
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a0e:	f7fd fc37 	bl	8000280 <__aeabi_uldivmod>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <USART_SetConfig+0x52c>)
 8002a18:	fba3 1302 	umull	r1, r3, r3, r2
 8002a1c:	095b      	lsrs	r3, r3, #5
 8002a1e:	2164      	movs	r1, #100	; 0x64
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	3332      	adds	r3, #50	; 0x32
 8002a2a:	4a09      	ldr	r2, [pc, #36]	; (8002a50 <USART_SetConfig+0x52c>)
 8002a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a30:	095b      	lsrs	r3, r3, #5
 8002a32:	f003 0207 	and.w	r2, r3, #7
 8002a36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4422      	add	r2, r4
 8002a3e:	609a      	str	r2, [r3, #8]
  }
}
 8002a40:	bf00      	nop
 8002a42:	bf00      	nop
 8002a44:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a4e:	bf00      	nop
 8002a50:	51eb851f 	.word	0x51eb851f

08002a54 <sniprintf>:
 8002a54:	b40c      	push	{r2, r3}
 8002a56:	b530      	push	{r4, r5, lr}
 8002a58:	4b17      	ldr	r3, [pc, #92]	; (8002ab8 <sniprintf+0x64>)
 8002a5a:	1e0c      	subs	r4, r1, #0
 8002a5c:	681d      	ldr	r5, [r3, #0]
 8002a5e:	b09d      	sub	sp, #116	; 0x74
 8002a60:	da08      	bge.n	8002a74 <sniprintf+0x20>
 8002a62:	238b      	movs	r3, #139	; 0x8b
 8002a64:	602b      	str	r3, [r5, #0]
 8002a66:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6a:	b01d      	add	sp, #116	; 0x74
 8002a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a70:	b002      	add	sp, #8
 8002a72:	4770      	bx	lr
 8002a74:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002a78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002a7c:	bf14      	ite	ne
 8002a7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002a82:	4623      	moveq	r3, r4
 8002a84:	9304      	str	r3, [sp, #16]
 8002a86:	9307      	str	r3, [sp, #28]
 8002a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a8c:	9002      	str	r0, [sp, #8]
 8002a8e:	9006      	str	r0, [sp, #24]
 8002a90:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002a94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002a96:	ab21      	add	r3, sp, #132	; 0x84
 8002a98:	a902      	add	r1, sp, #8
 8002a9a:	4628      	mov	r0, r5
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	f000 f993 	bl	8002dc8 <_svfiprintf_r>
 8002aa2:	1c43      	adds	r3, r0, #1
 8002aa4:	bfbc      	itt	lt
 8002aa6:	238b      	movlt	r3, #139	; 0x8b
 8002aa8:	602b      	strlt	r3, [r5, #0]
 8002aaa:	2c00      	cmp	r4, #0
 8002aac:	d0dd      	beq.n	8002a6a <sniprintf+0x16>
 8002aae:	9b02      	ldr	r3, [sp, #8]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
 8002ab4:	e7d9      	b.n	8002a6a <sniprintf+0x16>
 8002ab6:	bf00      	nop
 8002ab8:	20000058 	.word	0x20000058

08002abc <memset>:
 8002abc:	4402      	add	r2, r0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d100      	bne.n	8002ac6 <memset+0xa>
 8002ac4:	4770      	bx	lr
 8002ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aca:	e7f9      	b.n	8002ac0 <memset+0x4>

08002acc <__errno>:
 8002acc:	4b01      	ldr	r3, [pc, #4]	; (8002ad4 <__errno+0x8>)
 8002ace:	6818      	ldr	r0, [r3, #0]
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20000058 	.word	0x20000058

08002ad8 <__libc_init_array>:
 8002ad8:	b570      	push	{r4, r5, r6, lr}
 8002ada:	4d0d      	ldr	r5, [pc, #52]	; (8002b10 <__libc_init_array+0x38>)
 8002adc:	4c0d      	ldr	r4, [pc, #52]	; (8002b14 <__libc_init_array+0x3c>)
 8002ade:	1b64      	subs	r4, r4, r5
 8002ae0:	10a4      	asrs	r4, r4, #2
 8002ae2:	2600      	movs	r6, #0
 8002ae4:	42a6      	cmp	r6, r4
 8002ae6:	d109      	bne.n	8002afc <__libc_init_array+0x24>
 8002ae8:	4d0b      	ldr	r5, [pc, #44]	; (8002b18 <__libc_init_array+0x40>)
 8002aea:	4c0c      	ldr	r4, [pc, #48]	; (8002b1c <__libc_init_array+0x44>)
 8002aec:	f000 fc6a 	bl	80033c4 <_init>
 8002af0:	1b64      	subs	r4, r4, r5
 8002af2:	10a4      	asrs	r4, r4, #2
 8002af4:	2600      	movs	r6, #0
 8002af6:	42a6      	cmp	r6, r4
 8002af8:	d105      	bne.n	8002b06 <__libc_init_array+0x2e>
 8002afa:	bd70      	pop	{r4, r5, r6, pc}
 8002afc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b00:	4798      	blx	r3
 8002b02:	3601      	adds	r6, #1
 8002b04:	e7ee      	b.n	8002ae4 <__libc_init_array+0xc>
 8002b06:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b0a:	4798      	blx	r3
 8002b0c:	3601      	adds	r6, #1
 8002b0e:	e7f2      	b.n	8002af6 <__libc_init_array+0x1e>
 8002b10:	08003438 	.word	0x08003438
 8002b14:	08003438 	.word	0x08003438
 8002b18:	08003438 	.word	0x08003438
 8002b1c:	0800343c 	.word	0x0800343c

08002b20 <__retarget_lock_acquire_recursive>:
 8002b20:	4770      	bx	lr

08002b22 <__retarget_lock_release_recursive>:
 8002b22:	4770      	bx	lr

08002b24 <_free_r>:
 8002b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b26:	2900      	cmp	r1, #0
 8002b28:	d044      	beq.n	8002bb4 <_free_r+0x90>
 8002b2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b2e:	9001      	str	r0, [sp, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f1a1 0404 	sub.w	r4, r1, #4
 8002b36:	bfb8      	it	lt
 8002b38:	18e4      	addlt	r4, r4, r3
 8002b3a:	f000 f8df 	bl	8002cfc <__malloc_lock>
 8002b3e:	4a1e      	ldr	r2, [pc, #120]	; (8002bb8 <_free_r+0x94>)
 8002b40:	9801      	ldr	r0, [sp, #4]
 8002b42:	6813      	ldr	r3, [r2, #0]
 8002b44:	b933      	cbnz	r3, 8002b54 <_free_r+0x30>
 8002b46:	6063      	str	r3, [r4, #4]
 8002b48:	6014      	str	r4, [r2, #0]
 8002b4a:	b003      	add	sp, #12
 8002b4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b50:	f000 b8da 	b.w	8002d08 <__malloc_unlock>
 8002b54:	42a3      	cmp	r3, r4
 8002b56:	d908      	bls.n	8002b6a <_free_r+0x46>
 8002b58:	6825      	ldr	r5, [r4, #0]
 8002b5a:	1961      	adds	r1, r4, r5
 8002b5c:	428b      	cmp	r3, r1
 8002b5e:	bf01      	itttt	eq
 8002b60:	6819      	ldreq	r1, [r3, #0]
 8002b62:	685b      	ldreq	r3, [r3, #4]
 8002b64:	1949      	addeq	r1, r1, r5
 8002b66:	6021      	streq	r1, [r4, #0]
 8002b68:	e7ed      	b.n	8002b46 <_free_r+0x22>
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	b10b      	cbz	r3, 8002b74 <_free_r+0x50>
 8002b70:	42a3      	cmp	r3, r4
 8002b72:	d9fa      	bls.n	8002b6a <_free_r+0x46>
 8002b74:	6811      	ldr	r1, [r2, #0]
 8002b76:	1855      	adds	r5, r2, r1
 8002b78:	42a5      	cmp	r5, r4
 8002b7a:	d10b      	bne.n	8002b94 <_free_r+0x70>
 8002b7c:	6824      	ldr	r4, [r4, #0]
 8002b7e:	4421      	add	r1, r4
 8002b80:	1854      	adds	r4, r2, r1
 8002b82:	42a3      	cmp	r3, r4
 8002b84:	6011      	str	r1, [r2, #0]
 8002b86:	d1e0      	bne.n	8002b4a <_free_r+0x26>
 8002b88:	681c      	ldr	r4, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	6053      	str	r3, [r2, #4]
 8002b8e:	440c      	add	r4, r1
 8002b90:	6014      	str	r4, [r2, #0]
 8002b92:	e7da      	b.n	8002b4a <_free_r+0x26>
 8002b94:	d902      	bls.n	8002b9c <_free_r+0x78>
 8002b96:	230c      	movs	r3, #12
 8002b98:	6003      	str	r3, [r0, #0]
 8002b9a:	e7d6      	b.n	8002b4a <_free_r+0x26>
 8002b9c:	6825      	ldr	r5, [r4, #0]
 8002b9e:	1961      	adds	r1, r4, r5
 8002ba0:	428b      	cmp	r3, r1
 8002ba2:	bf04      	itt	eq
 8002ba4:	6819      	ldreq	r1, [r3, #0]
 8002ba6:	685b      	ldreq	r3, [r3, #4]
 8002ba8:	6063      	str	r3, [r4, #4]
 8002baa:	bf04      	itt	eq
 8002bac:	1949      	addeq	r1, r1, r5
 8002bae:	6021      	streq	r1, [r4, #0]
 8002bb0:	6054      	str	r4, [r2, #4]
 8002bb2:	e7ca      	b.n	8002b4a <_free_r+0x26>
 8002bb4:	b003      	add	sp, #12
 8002bb6:	bd30      	pop	{r4, r5, pc}
 8002bb8:	20000258 	.word	0x20000258

08002bbc <sbrk_aligned>:
 8002bbc:	b570      	push	{r4, r5, r6, lr}
 8002bbe:	4e0e      	ldr	r6, [pc, #56]	; (8002bf8 <sbrk_aligned+0x3c>)
 8002bc0:	460c      	mov	r4, r1
 8002bc2:	6831      	ldr	r1, [r6, #0]
 8002bc4:	4605      	mov	r5, r0
 8002bc6:	b911      	cbnz	r1, 8002bce <sbrk_aligned+0x12>
 8002bc8:	f000 fba6 	bl	8003318 <_sbrk_r>
 8002bcc:	6030      	str	r0, [r6, #0]
 8002bce:	4621      	mov	r1, r4
 8002bd0:	4628      	mov	r0, r5
 8002bd2:	f000 fba1 	bl	8003318 <_sbrk_r>
 8002bd6:	1c43      	adds	r3, r0, #1
 8002bd8:	d00a      	beq.n	8002bf0 <sbrk_aligned+0x34>
 8002bda:	1cc4      	adds	r4, r0, #3
 8002bdc:	f024 0403 	bic.w	r4, r4, #3
 8002be0:	42a0      	cmp	r0, r4
 8002be2:	d007      	beq.n	8002bf4 <sbrk_aligned+0x38>
 8002be4:	1a21      	subs	r1, r4, r0
 8002be6:	4628      	mov	r0, r5
 8002be8:	f000 fb96 	bl	8003318 <_sbrk_r>
 8002bec:	3001      	adds	r0, #1
 8002bee:	d101      	bne.n	8002bf4 <sbrk_aligned+0x38>
 8002bf0:	f04f 34ff 	mov.w	r4, #4294967295
 8002bf4:	4620      	mov	r0, r4
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
 8002bf8:	2000025c 	.word	0x2000025c

08002bfc <_malloc_r>:
 8002bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c00:	1ccd      	adds	r5, r1, #3
 8002c02:	f025 0503 	bic.w	r5, r5, #3
 8002c06:	3508      	adds	r5, #8
 8002c08:	2d0c      	cmp	r5, #12
 8002c0a:	bf38      	it	cc
 8002c0c:	250c      	movcc	r5, #12
 8002c0e:	2d00      	cmp	r5, #0
 8002c10:	4607      	mov	r7, r0
 8002c12:	db01      	blt.n	8002c18 <_malloc_r+0x1c>
 8002c14:	42a9      	cmp	r1, r5
 8002c16:	d905      	bls.n	8002c24 <_malloc_r+0x28>
 8002c18:	230c      	movs	r3, #12
 8002c1a:	603b      	str	r3, [r7, #0]
 8002c1c:	2600      	movs	r6, #0
 8002c1e:	4630      	mov	r0, r6
 8002c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002cf8 <_malloc_r+0xfc>
 8002c28:	f000 f868 	bl	8002cfc <__malloc_lock>
 8002c2c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c30:	461c      	mov	r4, r3
 8002c32:	bb5c      	cbnz	r4, 8002c8c <_malloc_r+0x90>
 8002c34:	4629      	mov	r1, r5
 8002c36:	4638      	mov	r0, r7
 8002c38:	f7ff ffc0 	bl	8002bbc <sbrk_aligned>
 8002c3c:	1c43      	adds	r3, r0, #1
 8002c3e:	4604      	mov	r4, r0
 8002c40:	d155      	bne.n	8002cee <_malloc_r+0xf2>
 8002c42:	f8d8 4000 	ldr.w	r4, [r8]
 8002c46:	4626      	mov	r6, r4
 8002c48:	2e00      	cmp	r6, #0
 8002c4a:	d145      	bne.n	8002cd8 <_malloc_r+0xdc>
 8002c4c:	2c00      	cmp	r4, #0
 8002c4e:	d048      	beq.n	8002ce2 <_malloc_r+0xe6>
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	4631      	mov	r1, r6
 8002c54:	4638      	mov	r0, r7
 8002c56:	eb04 0903 	add.w	r9, r4, r3
 8002c5a:	f000 fb5d 	bl	8003318 <_sbrk_r>
 8002c5e:	4581      	cmp	r9, r0
 8002c60:	d13f      	bne.n	8002ce2 <_malloc_r+0xe6>
 8002c62:	6821      	ldr	r1, [r4, #0]
 8002c64:	1a6d      	subs	r5, r5, r1
 8002c66:	4629      	mov	r1, r5
 8002c68:	4638      	mov	r0, r7
 8002c6a:	f7ff ffa7 	bl	8002bbc <sbrk_aligned>
 8002c6e:	3001      	adds	r0, #1
 8002c70:	d037      	beq.n	8002ce2 <_malloc_r+0xe6>
 8002c72:	6823      	ldr	r3, [r4, #0]
 8002c74:	442b      	add	r3, r5
 8002c76:	6023      	str	r3, [r4, #0]
 8002c78:	f8d8 3000 	ldr.w	r3, [r8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d038      	beq.n	8002cf2 <_malloc_r+0xf6>
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	42a2      	cmp	r2, r4
 8002c84:	d12b      	bne.n	8002cde <_malloc_r+0xe2>
 8002c86:	2200      	movs	r2, #0
 8002c88:	605a      	str	r2, [r3, #4]
 8002c8a:	e00f      	b.n	8002cac <_malloc_r+0xb0>
 8002c8c:	6822      	ldr	r2, [r4, #0]
 8002c8e:	1b52      	subs	r2, r2, r5
 8002c90:	d41f      	bmi.n	8002cd2 <_malloc_r+0xd6>
 8002c92:	2a0b      	cmp	r2, #11
 8002c94:	d917      	bls.n	8002cc6 <_malloc_r+0xca>
 8002c96:	1961      	adds	r1, r4, r5
 8002c98:	42a3      	cmp	r3, r4
 8002c9a:	6025      	str	r5, [r4, #0]
 8002c9c:	bf18      	it	ne
 8002c9e:	6059      	strne	r1, [r3, #4]
 8002ca0:	6863      	ldr	r3, [r4, #4]
 8002ca2:	bf08      	it	eq
 8002ca4:	f8c8 1000 	streq.w	r1, [r8]
 8002ca8:	5162      	str	r2, [r4, r5]
 8002caa:	604b      	str	r3, [r1, #4]
 8002cac:	4638      	mov	r0, r7
 8002cae:	f104 060b 	add.w	r6, r4, #11
 8002cb2:	f000 f829 	bl	8002d08 <__malloc_unlock>
 8002cb6:	f026 0607 	bic.w	r6, r6, #7
 8002cba:	1d23      	adds	r3, r4, #4
 8002cbc:	1af2      	subs	r2, r6, r3
 8002cbe:	d0ae      	beq.n	8002c1e <_malloc_r+0x22>
 8002cc0:	1b9b      	subs	r3, r3, r6
 8002cc2:	50a3      	str	r3, [r4, r2]
 8002cc4:	e7ab      	b.n	8002c1e <_malloc_r+0x22>
 8002cc6:	42a3      	cmp	r3, r4
 8002cc8:	6862      	ldr	r2, [r4, #4]
 8002cca:	d1dd      	bne.n	8002c88 <_malloc_r+0x8c>
 8002ccc:	f8c8 2000 	str.w	r2, [r8]
 8002cd0:	e7ec      	b.n	8002cac <_malloc_r+0xb0>
 8002cd2:	4623      	mov	r3, r4
 8002cd4:	6864      	ldr	r4, [r4, #4]
 8002cd6:	e7ac      	b.n	8002c32 <_malloc_r+0x36>
 8002cd8:	4634      	mov	r4, r6
 8002cda:	6876      	ldr	r6, [r6, #4]
 8002cdc:	e7b4      	b.n	8002c48 <_malloc_r+0x4c>
 8002cde:	4613      	mov	r3, r2
 8002ce0:	e7cc      	b.n	8002c7c <_malloc_r+0x80>
 8002ce2:	230c      	movs	r3, #12
 8002ce4:	603b      	str	r3, [r7, #0]
 8002ce6:	4638      	mov	r0, r7
 8002ce8:	f000 f80e 	bl	8002d08 <__malloc_unlock>
 8002cec:	e797      	b.n	8002c1e <_malloc_r+0x22>
 8002cee:	6025      	str	r5, [r4, #0]
 8002cf0:	e7dc      	b.n	8002cac <_malloc_r+0xb0>
 8002cf2:	605b      	str	r3, [r3, #4]
 8002cf4:	deff      	udf	#255	; 0xff
 8002cf6:	bf00      	nop
 8002cf8:	20000258 	.word	0x20000258

08002cfc <__malloc_lock>:
 8002cfc:	4801      	ldr	r0, [pc, #4]	; (8002d04 <__malloc_lock+0x8>)
 8002cfe:	f7ff bf0f 	b.w	8002b20 <__retarget_lock_acquire_recursive>
 8002d02:	bf00      	nop
 8002d04:	20000254 	.word	0x20000254

08002d08 <__malloc_unlock>:
 8002d08:	4801      	ldr	r0, [pc, #4]	; (8002d10 <__malloc_unlock+0x8>)
 8002d0a:	f7ff bf0a 	b.w	8002b22 <__retarget_lock_release_recursive>
 8002d0e:	bf00      	nop
 8002d10:	20000254 	.word	0x20000254

08002d14 <__ssputs_r>:
 8002d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d18:	688e      	ldr	r6, [r1, #8]
 8002d1a:	461f      	mov	r7, r3
 8002d1c:	42be      	cmp	r6, r7
 8002d1e:	680b      	ldr	r3, [r1, #0]
 8002d20:	4682      	mov	sl, r0
 8002d22:	460c      	mov	r4, r1
 8002d24:	4690      	mov	r8, r2
 8002d26:	d82c      	bhi.n	8002d82 <__ssputs_r+0x6e>
 8002d28:	898a      	ldrh	r2, [r1, #12]
 8002d2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002d2e:	d026      	beq.n	8002d7e <__ssputs_r+0x6a>
 8002d30:	6965      	ldr	r5, [r4, #20]
 8002d32:	6909      	ldr	r1, [r1, #16]
 8002d34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002d38:	eba3 0901 	sub.w	r9, r3, r1
 8002d3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002d40:	1c7b      	adds	r3, r7, #1
 8002d42:	444b      	add	r3, r9
 8002d44:	106d      	asrs	r5, r5, #1
 8002d46:	429d      	cmp	r5, r3
 8002d48:	bf38      	it	cc
 8002d4a:	461d      	movcc	r5, r3
 8002d4c:	0553      	lsls	r3, r2, #21
 8002d4e:	d527      	bpl.n	8002da0 <__ssputs_r+0x8c>
 8002d50:	4629      	mov	r1, r5
 8002d52:	f7ff ff53 	bl	8002bfc <_malloc_r>
 8002d56:	4606      	mov	r6, r0
 8002d58:	b360      	cbz	r0, 8002db4 <__ssputs_r+0xa0>
 8002d5a:	6921      	ldr	r1, [r4, #16]
 8002d5c:	464a      	mov	r2, r9
 8002d5e:	f000 faeb 	bl	8003338 <memcpy>
 8002d62:	89a3      	ldrh	r3, [r4, #12]
 8002d64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d6c:	81a3      	strh	r3, [r4, #12]
 8002d6e:	6126      	str	r6, [r4, #16]
 8002d70:	6165      	str	r5, [r4, #20]
 8002d72:	444e      	add	r6, r9
 8002d74:	eba5 0509 	sub.w	r5, r5, r9
 8002d78:	6026      	str	r6, [r4, #0]
 8002d7a:	60a5      	str	r5, [r4, #8]
 8002d7c:	463e      	mov	r6, r7
 8002d7e:	42be      	cmp	r6, r7
 8002d80:	d900      	bls.n	8002d84 <__ssputs_r+0x70>
 8002d82:	463e      	mov	r6, r7
 8002d84:	6820      	ldr	r0, [r4, #0]
 8002d86:	4632      	mov	r2, r6
 8002d88:	4641      	mov	r1, r8
 8002d8a:	f000 faab 	bl	80032e4 <memmove>
 8002d8e:	68a3      	ldr	r3, [r4, #8]
 8002d90:	1b9b      	subs	r3, r3, r6
 8002d92:	60a3      	str	r3, [r4, #8]
 8002d94:	6823      	ldr	r3, [r4, #0]
 8002d96:	4433      	add	r3, r6
 8002d98:	6023      	str	r3, [r4, #0]
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002da0:	462a      	mov	r2, r5
 8002da2:	f000 fad7 	bl	8003354 <_realloc_r>
 8002da6:	4606      	mov	r6, r0
 8002da8:	2800      	cmp	r0, #0
 8002daa:	d1e0      	bne.n	8002d6e <__ssputs_r+0x5a>
 8002dac:	6921      	ldr	r1, [r4, #16]
 8002dae:	4650      	mov	r0, sl
 8002db0:	f7ff feb8 	bl	8002b24 <_free_r>
 8002db4:	230c      	movs	r3, #12
 8002db6:	f8ca 3000 	str.w	r3, [sl]
 8002dba:	89a3      	ldrh	r3, [r4, #12]
 8002dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dc0:	81a3      	strh	r3, [r4, #12]
 8002dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc6:	e7e9      	b.n	8002d9c <__ssputs_r+0x88>

08002dc8 <_svfiprintf_r>:
 8002dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dcc:	4698      	mov	r8, r3
 8002dce:	898b      	ldrh	r3, [r1, #12]
 8002dd0:	061b      	lsls	r3, r3, #24
 8002dd2:	b09d      	sub	sp, #116	; 0x74
 8002dd4:	4607      	mov	r7, r0
 8002dd6:	460d      	mov	r5, r1
 8002dd8:	4614      	mov	r4, r2
 8002dda:	d50e      	bpl.n	8002dfa <_svfiprintf_r+0x32>
 8002ddc:	690b      	ldr	r3, [r1, #16]
 8002dde:	b963      	cbnz	r3, 8002dfa <_svfiprintf_r+0x32>
 8002de0:	2140      	movs	r1, #64	; 0x40
 8002de2:	f7ff ff0b 	bl	8002bfc <_malloc_r>
 8002de6:	6028      	str	r0, [r5, #0]
 8002de8:	6128      	str	r0, [r5, #16]
 8002dea:	b920      	cbnz	r0, 8002df6 <_svfiprintf_r+0x2e>
 8002dec:	230c      	movs	r3, #12
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	f04f 30ff 	mov.w	r0, #4294967295
 8002df4:	e0d0      	b.n	8002f98 <_svfiprintf_r+0x1d0>
 8002df6:	2340      	movs	r3, #64	; 0x40
 8002df8:	616b      	str	r3, [r5, #20]
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8002dfe:	2320      	movs	r3, #32
 8002e00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e08:	2330      	movs	r3, #48	; 0x30
 8002e0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002fb0 <_svfiprintf_r+0x1e8>
 8002e0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e12:	f04f 0901 	mov.w	r9, #1
 8002e16:	4623      	mov	r3, r4
 8002e18:	469a      	mov	sl, r3
 8002e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e1e:	b10a      	cbz	r2, 8002e24 <_svfiprintf_r+0x5c>
 8002e20:	2a25      	cmp	r2, #37	; 0x25
 8002e22:	d1f9      	bne.n	8002e18 <_svfiprintf_r+0x50>
 8002e24:	ebba 0b04 	subs.w	fp, sl, r4
 8002e28:	d00b      	beq.n	8002e42 <_svfiprintf_r+0x7a>
 8002e2a:	465b      	mov	r3, fp
 8002e2c:	4622      	mov	r2, r4
 8002e2e:	4629      	mov	r1, r5
 8002e30:	4638      	mov	r0, r7
 8002e32:	f7ff ff6f 	bl	8002d14 <__ssputs_r>
 8002e36:	3001      	adds	r0, #1
 8002e38:	f000 80a9 	beq.w	8002f8e <_svfiprintf_r+0x1c6>
 8002e3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e3e:	445a      	add	r2, fp
 8002e40:	9209      	str	r2, [sp, #36]	; 0x24
 8002e42:	f89a 3000 	ldrb.w	r3, [sl]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 80a1 	beq.w	8002f8e <_svfiprintf_r+0x1c6>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e56:	f10a 0a01 	add.w	sl, sl, #1
 8002e5a:	9304      	str	r3, [sp, #16]
 8002e5c:	9307      	str	r3, [sp, #28]
 8002e5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e62:	931a      	str	r3, [sp, #104]	; 0x68
 8002e64:	4654      	mov	r4, sl
 8002e66:	2205      	movs	r2, #5
 8002e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e6c:	4850      	ldr	r0, [pc, #320]	; (8002fb0 <_svfiprintf_r+0x1e8>)
 8002e6e:	f7fd f9b7 	bl	80001e0 <memchr>
 8002e72:	9a04      	ldr	r2, [sp, #16]
 8002e74:	b9d8      	cbnz	r0, 8002eae <_svfiprintf_r+0xe6>
 8002e76:	06d0      	lsls	r0, r2, #27
 8002e78:	bf44      	itt	mi
 8002e7a:	2320      	movmi	r3, #32
 8002e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e80:	0711      	lsls	r1, r2, #28
 8002e82:	bf44      	itt	mi
 8002e84:	232b      	movmi	r3, #43	; 0x2b
 8002e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8002e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8002e90:	d015      	beq.n	8002ebe <_svfiprintf_r+0xf6>
 8002e92:	9a07      	ldr	r2, [sp, #28]
 8002e94:	4654      	mov	r4, sl
 8002e96:	2000      	movs	r0, #0
 8002e98:	f04f 0c0a 	mov.w	ip, #10
 8002e9c:	4621      	mov	r1, r4
 8002e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ea2:	3b30      	subs	r3, #48	; 0x30
 8002ea4:	2b09      	cmp	r3, #9
 8002ea6:	d94d      	bls.n	8002f44 <_svfiprintf_r+0x17c>
 8002ea8:	b1b0      	cbz	r0, 8002ed8 <_svfiprintf_r+0x110>
 8002eaa:	9207      	str	r2, [sp, #28]
 8002eac:	e014      	b.n	8002ed8 <_svfiprintf_r+0x110>
 8002eae:	eba0 0308 	sub.w	r3, r0, r8
 8002eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	9304      	str	r3, [sp, #16]
 8002eba:	46a2      	mov	sl, r4
 8002ebc:	e7d2      	b.n	8002e64 <_svfiprintf_r+0x9c>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	1d19      	adds	r1, r3, #4
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	9103      	str	r1, [sp, #12]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bfbb      	ittet	lt
 8002eca:	425b      	neglt	r3, r3
 8002ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8002ed0:	9307      	strge	r3, [sp, #28]
 8002ed2:	9307      	strlt	r3, [sp, #28]
 8002ed4:	bfb8      	it	lt
 8002ed6:	9204      	strlt	r2, [sp, #16]
 8002ed8:	7823      	ldrb	r3, [r4, #0]
 8002eda:	2b2e      	cmp	r3, #46	; 0x2e
 8002edc:	d10c      	bne.n	8002ef8 <_svfiprintf_r+0x130>
 8002ede:	7863      	ldrb	r3, [r4, #1]
 8002ee0:	2b2a      	cmp	r3, #42	; 0x2a
 8002ee2:	d134      	bne.n	8002f4e <_svfiprintf_r+0x186>
 8002ee4:	9b03      	ldr	r3, [sp, #12]
 8002ee6:	1d1a      	adds	r2, r3, #4
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	9203      	str	r2, [sp, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	bfb8      	it	lt
 8002ef0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ef4:	3402      	adds	r4, #2
 8002ef6:	9305      	str	r3, [sp, #20]
 8002ef8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8002fc0 <_svfiprintf_r+0x1f8>
 8002efc:	7821      	ldrb	r1, [r4, #0]
 8002efe:	2203      	movs	r2, #3
 8002f00:	4650      	mov	r0, sl
 8002f02:	f7fd f96d 	bl	80001e0 <memchr>
 8002f06:	b138      	cbz	r0, 8002f18 <_svfiprintf_r+0x150>
 8002f08:	9b04      	ldr	r3, [sp, #16]
 8002f0a:	eba0 000a 	sub.w	r0, r0, sl
 8002f0e:	2240      	movs	r2, #64	; 0x40
 8002f10:	4082      	lsls	r2, r0
 8002f12:	4313      	orrs	r3, r2
 8002f14:	3401      	adds	r4, #1
 8002f16:	9304      	str	r3, [sp, #16]
 8002f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f1c:	4825      	ldr	r0, [pc, #148]	; (8002fb4 <_svfiprintf_r+0x1ec>)
 8002f1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f22:	2206      	movs	r2, #6
 8002f24:	f7fd f95c 	bl	80001e0 <memchr>
 8002f28:	2800      	cmp	r0, #0
 8002f2a:	d038      	beq.n	8002f9e <_svfiprintf_r+0x1d6>
 8002f2c:	4b22      	ldr	r3, [pc, #136]	; (8002fb8 <_svfiprintf_r+0x1f0>)
 8002f2e:	bb1b      	cbnz	r3, 8002f78 <_svfiprintf_r+0x1b0>
 8002f30:	9b03      	ldr	r3, [sp, #12]
 8002f32:	3307      	adds	r3, #7
 8002f34:	f023 0307 	bic.w	r3, r3, #7
 8002f38:	3308      	adds	r3, #8
 8002f3a:	9303      	str	r3, [sp, #12]
 8002f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f3e:	4433      	add	r3, r6
 8002f40:	9309      	str	r3, [sp, #36]	; 0x24
 8002f42:	e768      	b.n	8002e16 <_svfiprintf_r+0x4e>
 8002f44:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f48:	460c      	mov	r4, r1
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	e7a6      	b.n	8002e9c <_svfiprintf_r+0xd4>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	3401      	adds	r4, #1
 8002f52:	9305      	str	r3, [sp, #20]
 8002f54:	4619      	mov	r1, r3
 8002f56:	f04f 0c0a 	mov.w	ip, #10
 8002f5a:	4620      	mov	r0, r4
 8002f5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f60:	3a30      	subs	r2, #48	; 0x30
 8002f62:	2a09      	cmp	r2, #9
 8002f64:	d903      	bls.n	8002f6e <_svfiprintf_r+0x1a6>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0c6      	beq.n	8002ef8 <_svfiprintf_r+0x130>
 8002f6a:	9105      	str	r1, [sp, #20]
 8002f6c:	e7c4      	b.n	8002ef8 <_svfiprintf_r+0x130>
 8002f6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f72:	4604      	mov	r4, r0
 8002f74:	2301      	movs	r3, #1
 8002f76:	e7f0      	b.n	8002f5a <_svfiprintf_r+0x192>
 8002f78:	ab03      	add	r3, sp, #12
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	462a      	mov	r2, r5
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <_svfiprintf_r+0x1f4>)
 8002f80:	a904      	add	r1, sp, #16
 8002f82:	4638      	mov	r0, r7
 8002f84:	f3af 8000 	nop.w
 8002f88:	1c42      	adds	r2, r0, #1
 8002f8a:	4606      	mov	r6, r0
 8002f8c:	d1d6      	bne.n	8002f3c <_svfiprintf_r+0x174>
 8002f8e:	89ab      	ldrh	r3, [r5, #12]
 8002f90:	065b      	lsls	r3, r3, #25
 8002f92:	f53f af2d 	bmi.w	8002df0 <_svfiprintf_r+0x28>
 8002f96:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f98:	b01d      	add	sp, #116	; 0x74
 8002f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f9e:	ab03      	add	r3, sp, #12
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	462a      	mov	r2, r5
 8002fa4:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <_svfiprintf_r+0x1f4>)
 8002fa6:	a904      	add	r1, sp, #16
 8002fa8:	4638      	mov	r0, r7
 8002faa:	f000 f879 	bl	80030a0 <_printf_i>
 8002fae:	e7eb      	b.n	8002f88 <_svfiprintf_r+0x1c0>
 8002fb0:	080033fc 	.word	0x080033fc
 8002fb4:	08003406 	.word	0x08003406
 8002fb8:	00000000 	.word	0x00000000
 8002fbc:	08002d15 	.word	0x08002d15
 8002fc0:	08003402 	.word	0x08003402

08002fc4 <_printf_common>:
 8002fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fc8:	4616      	mov	r6, r2
 8002fca:	4699      	mov	r9, r3
 8002fcc:	688a      	ldr	r2, [r1, #8]
 8002fce:	690b      	ldr	r3, [r1, #16]
 8002fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	bfb8      	it	lt
 8002fd8:	4613      	movlt	r3, r2
 8002fda:	6033      	str	r3, [r6, #0]
 8002fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fe0:	4607      	mov	r7, r0
 8002fe2:	460c      	mov	r4, r1
 8002fe4:	b10a      	cbz	r2, 8002fea <_printf_common+0x26>
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	6033      	str	r3, [r6, #0]
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	0699      	lsls	r1, r3, #26
 8002fee:	bf42      	ittt	mi
 8002ff0:	6833      	ldrmi	r3, [r6, #0]
 8002ff2:	3302      	addmi	r3, #2
 8002ff4:	6033      	strmi	r3, [r6, #0]
 8002ff6:	6825      	ldr	r5, [r4, #0]
 8002ff8:	f015 0506 	ands.w	r5, r5, #6
 8002ffc:	d106      	bne.n	800300c <_printf_common+0x48>
 8002ffe:	f104 0a19 	add.w	sl, r4, #25
 8003002:	68e3      	ldr	r3, [r4, #12]
 8003004:	6832      	ldr	r2, [r6, #0]
 8003006:	1a9b      	subs	r3, r3, r2
 8003008:	42ab      	cmp	r3, r5
 800300a:	dc26      	bgt.n	800305a <_printf_common+0x96>
 800300c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003010:	1e13      	subs	r3, r2, #0
 8003012:	6822      	ldr	r2, [r4, #0]
 8003014:	bf18      	it	ne
 8003016:	2301      	movne	r3, #1
 8003018:	0692      	lsls	r2, r2, #26
 800301a:	d42b      	bmi.n	8003074 <_printf_common+0xb0>
 800301c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003020:	4649      	mov	r1, r9
 8003022:	4638      	mov	r0, r7
 8003024:	47c0      	blx	r8
 8003026:	3001      	adds	r0, #1
 8003028:	d01e      	beq.n	8003068 <_printf_common+0xa4>
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	6922      	ldr	r2, [r4, #16]
 800302e:	f003 0306 	and.w	r3, r3, #6
 8003032:	2b04      	cmp	r3, #4
 8003034:	bf02      	ittt	eq
 8003036:	68e5      	ldreq	r5, [r4, #12]
 8003038:	6833      	ldreq	r3, [r6, #0]
 800303a:	1aed      	subeq	r5, r5, r3
 800303c:	68a3      	ldr	r3, [r4, #8]
 800303e:	bf0c      	ite	eq
 8003040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003044:	2500      	movne	r5, #0
 8003046:	4293      	cmp	r3, r2
 8003048:	bfc4      	itt	gt
 800304a:	1a9b      	subgt	r3, r3, r2
 800304c:	18ed      	addgt	r5, r5, r3
 800304e:	2600      	movs	r6, #0
 8003050:	341a      	adds	r4, #26
 8003052:	42b5      	cmp	r5, r6
 8003054:	d11a      	bne.n	800308c <_printf_common+0xc8>
 8003056:	2000      	movs	r0, #0
 8003058:	e008      	b.n	800306c <_printf_common+0xa8>
 800305a:	2301      	movs	r3, #1
 800305c:	4652      	mov	r2, sl
 800305e:	4649      	mov	r1, r9
 8003060:	4638      	mov	r0, r7
 8003062:	47c0      	blx	r8
 8003064:	3001      	adds	r0, #1
 8003066:	d103      	bne.n	8003070 <_printf_common+0xac>
 8003068:	f04f 30ff 	mov.w	r0, #4294967295
 800306c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003070:	3501      	adds	r5, #1
 8003072:	e7c6      	b.n	8003002 <_printf_common+0x3e>
 8003074:	18e1      	adds	r1, r4, r3
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	2030      	movs	r0, #48	; 0x30
 800307a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800307e:	4422      	add	r2, r4
 8003080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003088:	3302      	adds	r3, #2
 800308a:	e7c7      	b.n	800301c <_printf_common+0x58>
 800308c:	2301      	movs	r3, #1
 800308e:	4622      	mov	r2, r4
 8003090:	4649      	mov	r1, r9
 8003092:	4638      	mov	r0, r7
 8003094:	47c0      	blx	r8
 8003096:	3001      	adds	r0, #1
 8003098:	d0e6      	beq.n	8003068 <_printf_common+0xa4>
 800309a:	3601      	adds	r6, #1
 800309c:	e7d9      	b.n	8003052 <_printf_common+0x8e>
	...

080030a0 <_printf_i>:
 80030a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030a4:	7e0f      	ldrb	r7, [r1, #24]
 80030a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030a8:	2f78      	cmp	r7, #120	; 0x78
 80030aa:	4691      	mov	r9, r2
 80030ac:	4680      	mov	r8, r0
 80030ae:	460c      	mov	r4, r1
 80030b0:	469a      	mov	sl, r3
 80030b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030b6:	d807      	bhi.n	80030c8 <_printf_i+0x28>
 80030b8:	2f62      	cmp	r7, #98	; 0x62
 80030ba:	d80a      	bhi.n	80030d2 <_printf_i+0x32>
 80030bc:	2f00      	cmp	r7, #0
 80030be:	f000 80d4 	beq.w	800326a <_printf_i+0x1ca>
 80030c2:	2f58      	cmp	r7, #88	; 0x58
 80030c4:	f000 80c0 	beq.w	8003248 <_printf_i+0x1a8>
 80030c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80030d0:	e03a      	b.n	8003148 <_printf_i+0xa8>
 80030d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80030d6:	2b15      	cmp	r3, #21
 80030d8:	d8f6      	bhi.n	80030c8 <_printf_i+0x28>
 80030da:	a101      	add	r1, pc, #4	; (adr r1, 80030e0 <_printf_i+0x40>)
 80030dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030e0:	08003139 	.word	0x08003139
 80030e4:	0800314d 	.word	0x0800314d
 80030e8:	080030c9 	.word	0x080030c9
 80030ec:	080030c9 	.word	0x080030c9
 80030f0:	080030c9 	.word	0x080030c9
 80030f4:	080030c9 	.word	0x080030c9
 80030f8:	0800314d 	.word	0x0800314d
 80030fc:	080030c9 	.word	0x080030c9
 8003100:	080030c9 	.word	0x080030c9
 8003104:	080030c9 	.word	0x080030c9
 8003108:	080030c9 	.word	0x080030c9
 800310c:	08003251 	.word	0x08003251
 8003110:	08003179 	.word	0x08003179
 8003114:	0800320b 	.word	0x0800320b
 8003118:	080030c9 	.word	0x080030c9
 800311c:	080030c9 	.word	0x080030c9
 8003120:	08003273 	.word	0x08003273
 8003124:	080030c9 	.word	0x080030c9
 8003128:	08003179 	.word	0x08003179
 800312c:	080030c9 	.word	0x080030c9
 8003130:	080030c9 	.word	0x080030c9
 8003134:	08003213 	.word	0x08003213
 8003138:	682b      	ldr	r3, [r5, #0]
 800313a:	1d1a      	adds	r2, r3, #4
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	602a      	str	r2, [r5, #0]
 8003140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003148:	2301      	movs	r3, #1
 800314a:	e09f      	b.n	800328c <_printf_i+0x1ec>
 800314c:	6820      	ldr	r0, [r4, #0]
 800314e:	682b      	ldr	r3, [r5, #0]
 8003150:	0607      	lsls	r7, r0, #24
 8003152:	f103 0104 	add.w	r1, r3, #4
 8003156:	6029      	str	r1, [r5, #0]
 8003158:	d501      	bpl.n	800315e <_printf_i+0xbe>
 800315a:	681e      	ldr	r6, [r3, #0]
 800315c:	e003      	b.n	8003166 <_printf_i+0xc6>
 800315e:	0646      	lsls	r6, r0, #25
 8003160:	d5fb      	bpl.n	800315a <_printf_i+0xba>
 8003162:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003166:	2e00      	cmp	r6, #0
 8003168:	da03      	bge.n	8003172 <_printf_i+0xd2>
 800316a:	232d      	movs	r3, #45	; 0x2d
 800316c:	4276      	negs	r6, r6
 800316e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003172:	485a      	ldr	r0, [pc, #360]	; (80032dc <_printf_i+0x23c>)
 8003174:	230a      	movs	r3, #10
 8003176:	e012      	b.n	800319e <_printf_i+0xfe>
 8003178:	682b      	ldr	r3, [r5, #0]
 800317a:	6820      	ldr	r0, [r4, #0]
 800317c:	1d19      	adds	r1, r3, #4
 800317e:	6029      	str	r1, [r5, #0]
 8003180:	0605      	lsls	r5, r0, #24
 8003182:	d501      	bpl.n	8003188 <_printf_i+0xe8>
 8003184:	681e      	ldr	r6, [r3, #0]
 8003186:	e002      	b.n	800318e <_printf_i+0xee>
 8003188:	0641      	lsls	r1, r0, #25
 800318a:	d5fb      	bpl.n	8003184 <_printf_i+0xe4>
 800318c:	881e      	ldrh	r6, [r3, #0]
 800318e:	4853      	ldr	r0, [pc, #332]	; (80032dc <_printf_i+0x23c>)
 8003190:	2f6f      	cmp	r7, #111	; 0x6f
 8003192:	bf0c      	ite	eq
 8003194:	2308      	moveq	r3, #8
 8003196:	230a      	movne	r3, #10
 8003198:	2100      	movs	r1, #0
 800319a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800319e:	6865      	ldr	r5, [r4, #4]
 80031a0:	60a5      	str	r5, [r4, #8]
 80031a2:	2d00      	cmp	r5, #0
 80031a4:	bfa2      	ittt	ge
 80031a6:	6821      	ldrge	r1, [r4, #0]
 80031a8:	f021 0104 	bicge.w	r1, r1, #4
 80031ac:	6021      	strge	r1, [r4, #0]
 80031ae:	b90e      	cbnz	r6, 80031b4 <_printf_i+0x114>
 80031b0:	2d00      	cmp	r5, #0
 80031b2:	d04b      	beq.n	800324c <_printf_i+0x1ac>
 80031b4:	4615      	mov	r5, r2
 80031b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80031ba:	fb03 6711 	mls	r7, r3, r1, r6
 80031be:	5dc7      	ldrb	r7, [r0, r7]
 80031c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80031c4:	4637      	mov	r7, r6
 80031c6:	42bb      	cmp	r3, r7
 80031c8:	460e      	mov	r6, r1
 80031ca:	d9f4      	bls.n	80031b6 <_printf_i+0x116>
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d10b      	bne.n	80031e8 <_printf_i+0x148>
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	07de      	lsls	r6, r3, #31
 80031d4:	d508      	bpl.n	80031e8 <_printf_i+0x148>
 80031d6:	6923      	ldr	r3, [r4, #16]
 80031d8:	6861      	ldr	r1, [r4, #4]
 80031da:	4299      	cmp	r1, r3
 80031dc:	bfde      	ittt	le
 80031de:	2330      	movle	r3, #48	; 0x30
 80031e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031e8:	1b52      	subs	r2, r2, r5
 80031ea:	6122      	str	r2, [r4, #16]
 80031ec:	f8cd a000 	str.w	sl, [sp]
 80031f0:	464b      	mov	r3, r9
 80031f2:	aa03      	add	r2, sp, #12
 80031f4:	4621      	mov	r1, r4
 80031f6:	4640      	mov	r0, r8
 80031f8:	f7ff fee4 	bl	8002fc4 <_printf_common>
 80031fc:	3001      	adds	r0, #1
 80031fe:	d14a      	bne.n	8003296 <_printf_i+0x1f6>
 8003200:	f04f 30ff 	mov.w	r0, #4294967295
 8003204:	b004      	add	sp, #16
 8003206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800320a:	6823      	ldr	r3, [r4, #0]
 800320c:	f043 0320 	orr.w	r3, r3, #32
 8003210:	6023      	str	r3, [r4, #0]
 8003212:	4833      	ldr	r0, [pc, #204]	; (80032e0 <_printf_i+0x240>)
 8003214:	2778      	movs	r7, #120	; 0x78
 8003216:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800321a:	6823      	ldr	r3, [r4, #0]
 800321c:	6829      	ldr	r1, [r5, #0]
 800321e:	061f      	lsls	r7, r3, #24
 8003220:	f851 6b04 	ldr.w	r6, [r1], #4
 8003224:	d402      	bmi.n	800322c <_printf_i+0x18c>
 8003226:	065f      	lsls	r7, r3, #25
 8003228:	bf48      	it	mi
 800322a:	b2b6      	uxthmi	r6, r6
 800322c:	07df      	lsls	r7, r3, #31
 800322e:	bf48      	it	mi
 8003230:	f043 0320 	orrmi.w	r3, r3, #32
 8003234:	6029      	str	r1, [r5, #0]
 8003236:	bf48      	it	mi
 8003238:	6023      	strmi	r3, [r4, #0]
 800323a:	b91e      	cbnz	r6, 8003244 <_printf_i+0x1a4>
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	f023 0320 	bic.w	r3, r3, #32
 8003242:	6023      	str	r3, [r4, #0]
 8003244:	2310      	movs	r3, #16
 8003246:	e7a7      	b.n	8003198 <_printf_i+0xf8>
 8003248:	4824      	ldr	r0, [pc, #144]	; (80032dc <_printf_i+0x23c>)
 800324a:	e7e4      	b.n	8003216 <_printf_i+0x176>
 800324c:	4615      	mov	r5, r2
 800324e:	e7bd      	b.n	80031cc <_printf_i+0x12c>
 8003250:	682b      	ldr	r3, [r5, #0]
 8003252:	6826      	ldr	r6, [r4, #0]
 8003254:	6961      	ldr	r1, [r4, #20]
 8003256:	1d18      	adds	r0, r3, #4
 8003258:	6028      	str	r0, [r5, #0]
 800325a:	0635      	lsls	r5, r6, #24
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	d501      	bpl.n	8003264 <_printf_i+0x1c4>
 8003260:	6019      	str	r1, [r3, #0]
 8003262:	e002      	b.n	800326a <_printf_i+0x1ca>
 8003264:	0670      	lsls	r0, r6, #25
 8003266:	d5fb      	bpl.n	8003260 <_printf_i+0x1c0>
 8003268:	8019      	strh	r1, [r3, #0]
 800326a:	2300      	movs	r3, #0
 800326c:	6123      	str	r3, [r4, #16]
 800326e:	4615      	mov	r5, r2
 8003270:	e7bc      	b.n	80031ec <_printf_i+0x14c>
 8003272:	682b      	ldr	r3, [r5, #0]
 8003274:	1d1a      	adds	r2, r3, #4
 8003276:	602a      	str	r2, [r5, #0]
 8003278:	681d      	ldr	r5, [r3, #0]
 800327a:	6862      	ldr	r2, [r4, #4]
 800327c:	2100      	movs	r1, #0
 800327e:	4628      	mov	r0, r5
 8003280:	f7fc ffae 	bl	80001e0 <memchr>
 8003284:	b108      	cbz	r0, 800328a <_printf_i+0x1ea>
 8003286:	1b40      	subs	r0, r0, r5
 8003288:	6060      	str	r0, [r4, #4]
 800328a:	6863      	ldr	r3, [r4, #4]
 800328c:	6123      	str	r3, [r4, #16]
 800328e:	2300      	movs	r3, #0
 8003290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003294:	e7aa      	b.n	80031ec <_printf_i+0x14c>
 8003296:	6923      	ldr	r3, [r4, #16]
 8003298:	462a      	mov	r2, r5
 800329a:	4649      	mov	r1, r9
 800329c:	4640      	mov	r0, r8
 800329e:	47d0      	blx	sl
 80032a0:	3001      	adds	r0, #1
 80032a2:	d0ad      	beq.n	8003200 <_printf_i+0x160>
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	079b      	lsls	r3, r3, #30
 80032a8:	d413      	bmi.n	80032d2 <_printf_i+0x232>
 80032aa:	68e0      	ldr	r0, [r4, #12]
 80032ac:	9b03      	ldr	r3, [sp, #12]
 80032ae:	4298      	cmp	r0, r3
 80032b0:	bfb8      	it	lt
 80032b2:	4618      	movlt	r0, r3
 80032b4:	e7a6      	b.n	8003204 <_printf_i+0x164>
 80032b6:	2301      	movs	r3, #1
 80032b8:	4632      	mov	r2, r6
 80032ba:	4649      	mov	r1, r9
 80032bc:	4640      	mov	r0, r8
 80032be:	47d0      	blx	sl
 80032c0:	3001      	adds	r0, #1
 80032c2:	d09d      	beq.n	8003200 <_printf_i+0x160>
 80032c4:	3501      	adds	r5, #1
 80032c6:	68e3      	ldr	r3, [r4, #12]
 80032c8:	9903      	ldr	r1, [sp, #12]
 80032ca:	1a5b      	subs	r3, r3, r1
 80032cc:	42ab      	cmp	r3, r5
 80032ce:	dcf2      	bgt.n	80032b6 <_printf_i+0x216>
 80032d0:	e7eb      	b.n	80032aa <_printf_i+0x20a>
 80032d2:	2500      	movs	r5, #0
 80032d4:	f104 0619 	add.w	r6, r4, #25
 80032d8:	e7f5      	b.n	80032c6 <_printf_i+0x226>
 80032da:	bf00      	nop
 80032dc:	0800340d 	.word	0x0800340d
 80032e0:	0800341e 	.word	0x0800341e

080032e4 <memmove>:
 80032e4:	4288      	cmp	r0, r1
 80032e6:	b510      	push	{r4, lr}
 80032e8:	eb01 0402 	add.w	r4, r1, r2
 80032ec:	d902      	bls.n	80032f4 <memmove+0x10>
 80032ee:	4284      	cmp	r4, r0
 80032f0:	4623      	mov	r3, r4
 80032f2:	d807      	bhi.n	8003304 <memmove+0x20>
 80032f4:	1e43      	subs	r3, r0, #1
 80032f6:	42a1      	cmp	r1, r4
 80032f8:	d008      	beq.n	800330c <memmove+0x28>
 80032fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80032fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003302:	e7f8      	b.n	80032f6 <memmove+0x12>
 8003304:	4402      	add	r2, r0
 8003306:	4601      	mov	r1, r0
 8003308:	428a      	cmp	r2, r1
 800330a:	d100      	bne.n	800330e <memmove+0x2a>
 800330c:	bd10      	pop	{r4, pc}
 800330e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003312:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003316:	e7f7      	b.n	8003308 <memmove+0x24>

08003318 <_sbrk_r>:
 8003318:	b538      	push	{r3, r4, r5, lr}
 800331a:	4d06      	ldr	r5, [pc, #24]	; (8003334 <_sbrk_r+0x1c>)
 800331c:	2300      	movs	r3, #0
 800331e:	4604      	mov	r4, r0
 8003320:	4608      	mov	r0, r1
 8003322:	602b      	str	r3, [r5, #0]
 8003324:	f7fd fb4e 	bl	80009c4 <_sbrk>
 8003328:	1c43      	adds	r3, r0, #1
 800332a:	d102      	bne.n	8003332 <_sbrk_r+0x1a>
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	b103      	cbz	r3, 8003332 <_sbrk_r+0x1a>
 8003330:	6023      	str	r3, [r4, #0]
 8003332:	bd38      	pop	{r3, r4, r5, pc}
 8003334:	20000250 	.word	0x20000250

08003338 <memcpy>:
 8003338:	440a      	add	r2, r1
 800333a:	4291      	cmp	r1, r2
 800333c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003340:	d100      	bne.n	8003344 <memcpy+0xc>
 8003342:	4770      	bx	lr
 8003344:	b510      	push	{r4, lr}
 8003346:	f811 4b01 	ldrb.w	r4, [r1], #1
 800334a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800334e:	4291      	cmp	r1, r2
 8003350:	d1f9      	bne.n	8003346 <memcpy+0xe>
 8003352:	bd10      	pop	{r4, pc}

08003354 <_realloc_r>:
 8003354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003358:	4680      	mov	r8, r0
 800335a:	4614      	mov	r4, r2
 800335c:	460e      	mov	r6, r1
 800335e:	b921      	cbnz	r1, 800336a <_realloc_r+0x16>
 8003360:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003364:	4611      	mov	r1, r2
 8003366:	f7ff bc49 	b.w	8002bfc <_malloc_r>
 800336a:	b92a      	cbnz	r2, 8003378 <_realloc_r+0x24>
 800336c:	f7ff fbda 	bl	8002b24 <_free_r>
 8003370:	4625      	mov	r5, r4
 8003372:	4628      	mov	r0, r5
 8003374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003378:	f000 f81b 	bl	80033b2 <_malloc_usable_size_r>
 800337c:	4284      	cmp	r4, r0
 800337e:	4607      	mov	r7, r0
 8003380:	d802      	bhi.n	8003388 <_realloc_r+0x34>
 8003382:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003386:	d812      	bhi.n	80033ae <_realloc_r+0x5a>
 8003388:	4621      	mov	r1, r4
 800338a:	4640      	mov	r0, r8
 800338c:	f7ff fc36 	bl	8002bfc <_malloc_r>
 8003390:	4605      	mov	r5, r0
 8003392:	2800      	cmp	r0, #0
 8003394:	d0ed      	beq.n	8003372 <_realloc_r+0x1e>
 8003396:	42bc      	cmp	r4, r7
 8003398:	4622      	mov	r2, r4
 800339a:	4631      	mov	r1, r6
 800339c:	bf28      	it	cs
 800339e:	463a      	movcs	r2, r7
 80033a0:	f7ff ffca 	bl	8003338 <memcpy>
 80033a4:	4631      	mov	r1, r6
 80033a6:	4640      	mov	r0, r8
 80033a8:	f7ff fbbc 	bl	8002b24 <_free_r>
 80033ac:	e7e1      	b.n	8003372 <_realloc_r+0x1e>
 80033ae:	4635      	mov	r5, r6
 80033b0:	e7df      	b.n	8003372 <_realloc_r+0x1e>

080033b2 <_malloc_usable_size_r>:
 80033b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033b6:	1f18      	subs	r0, r3, #4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bfbc      	itt	lt
 80033bc:	580b      	ldrlt	r3, [r1, r0]
 80033be:	18c0      	addlt	r0, r0, r3
 80033c0:	4770      	bx	lr
	...

080033c4 <_init>:
 80033c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033c6:	bf00      	nop
 80033c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ca:	bc08      	pop	{r3}
 80033cc:	469e      	mov	lr, r3
 80033ce:	4770      	bx	lr

080033d0 <_fini>:
 80033d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d2:	bf00      	nop
 80033d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033d6:	bc08      	pop	{r3}
 80033d8:	469e      	mov	lr, r3
 80033da:	4770      	bx	lr
