package soc

import _ "unsafe"

const EXTMEM_PRO_DCACHE_LOCK_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_LOCK_DONE_S = 25
const EXTMEM_PRO_DCACHE_LOCK_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_LOCK_ENA_S = 24
const EXTMEM_PRO_DCACHE_UNLOCK_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_UNLOCK_DONE_S = 23
const EXTMEM_PRO_DCACHE_UNLOCK_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_UNLOCK_ENA_S = 22
const EXTMEM_PRO_DCACHE_PRELOAD_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_DONE_S = 21
const EXTMEM_PRO_DCACHE_PRELOAD_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_ENA_S = 20
const EXTMEM_PRO_DCACHE_AUTOLOAD_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_DONE_S = 19
const EXTMEM_PRO_DCACHE_AUTOLOAD_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_ENA_S = 18
const EXTMEM_PRO_DCACHE_LOCK1_EN_V = 0x1
const EXTMEM_PRO_DCACHE_LOCK1_EN_S = 15
const EXTMEM_PRO_DCACHE_LOCK0_EN_V = 0x1
const EXTMEM_PRO_DCACHE_LOCK0_EN_S = 14
const EXTMEM_PRO_DCACHE_CLEAN_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_CLEAN_DONE_S = 13
const EXTMEM_PRO_DCACHE_CLEAN_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_CLEAN_ENA_S = 12
const EXTMEM_PRO_DCACHE_FLUSH_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_FLUSH_DONE_S = 11
const EXTMEM_PRO_DCACHE_FLUSH_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_FLUSH_ENA_S = 10
const EXTMEM_PRO_DCACHE_INVALIDATE_DONE_V = 0x1
const EXTMEM_PRO_DCACHE_INVALIDATE_DONE_S = 9
const EXTMEM_PRO_DCACHE_INVALIDATE_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_INVALIDATE_ENA_S = 8
const EXTMEM_PRO_DCACHE_BLOCKSIZE_MODE_V = 0x1
const EXTMEM_PRO_DCACHE_BLOCKSIZE_MODE_S = 3
const EXTMEM_PRO_DCACHE_SETSIZE_MODE_V = 0x1
const EXTMEM_PRO_DCACHE_SETSIZE_MODE_S = 2
const EXTMEM_PRO_DCACHE_ENABLE_V = 0x1
const EXTMEM_PRO_DCACHE_ENABLE_S = 0
const EXTMEM_PRO_DCACHE_MASK_BUS2_V = 0x1
const EXTMEM_PRO_DCACHE_MASK_BUS2_S = 2
const EXTMEM_PRO_DCACHE_MASK_BUS1_V = 0x1
const EXTMEM_PRO_DCACHE_MASK_BUS1_S = 1
const EXTMEM_PRO_DCACHE_MASK_BUS0_V = 0x1
const EXTMEM_PRO_DCACHE_MASK_BUS0_S = 0
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_PU_V = 0x1
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_PD_V = 0x1
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_ON_V = 0x1
const EXTMEM_PRO_DCACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_PRO_DCACHE_LOCK0_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_LOCK0_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_LOCK0_ADDR_S = 0
const EXTMEM_PRO_DCACHE_LOCK0_SIZE = 0x0000FFFF
const EXTMEM_PRO_DCACHE_LOCK0_SIZE_V = 0xFFFF
const EXTMEM_PRO_DCACHE_LOCK0_SIZE_S = 0
const EXTMEM_PRO_DCACHE_LOCK1_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_LOCK1_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_LOCK1_ADDR_S = 0
const EXTMEM_PRO_DCACHE_LOCK1_SIZE = 0x0000FFFF
const EXTMEM_PRO_DCACHE_LOCK1_SIZE_V = 0xFFFF
const EXTMEM_PRO_DCACHE_LOCK1_SIZE_S = 0
const EXTMEM_PRO_DCACHE_MEMSYNC_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_MEMSYNC_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_MEMSYNC_ADDR_S = 0
const EXTMEM_PRO_DCACHE_MEMSYNC_SIZE = 0x0007FFFF
const EXTMEM_PRO_DCACHE_MEMSYNC_SIZE_V = 0x7FFFF
const EXTMEM_PRO_DCACHE_MEMSYNC_SIZE_S = 0
const EXTMEM_PRO_DCACHE_PRELOAD_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_PRELOAD_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_PRELOAD_ADDR_S = 0
const EXTMEM_PRO_DCACHE_PRELOAD_ORDER_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_ORDER_S = 10
const EXTMEM_PRO_DCACHE_PRELOAD_SIZE = 0x000003FF
const EXTMEM_PRO_DCACHE_PRELOAD_SIZE_V = 0x3FF
const EXTMEM_PRO_DCACHE_PRELOAD_SIZE_S = 0
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_ENA_S = 9
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_ENA_S = 8
const EXTMEM_PRO_DCACHE_AUTOLOAD_SIZE = 0x00000003
const EXTMEM_PRO_DCACHE_AUTOLOAD_SIZE_V = 0x3
const EXTMEM_PRO_DCACHE_AUTOLOAD_SIZE_S = 6
const EXTMEM_PRO_DCACHE_AUTOLOAD_RQST = 0x00000003
const EXTMEM_PRO_DCACHE_AUTOLOAD_RQST_V = 0x3
const EXTMEM_PRO_DCACHE_AUTOLOAD_RQST_S = 4
const EXTMEM_PRO_DCACHE_AUTOLOAD_ORDER_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_ORDER_S = 3
const EXTMEM_PRO_DCACHE_AUTOLOAD_STEP = 0x00000003
const EXTMEM_PRO_DCACHE_AUTOLOAD_STEP_V = 0x3
const EXTMEM_PRO_DCACHE_AUTOLOAD_STEP_S = 1
const EXTMEM_PRO_DCACHE_AUTOLOAD_MODE_V = 0x1
const EXTMEM_PRO_DCACHE_AUTOLOAD_MODE_S = 0
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_ADDR_S = 0
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_SIZE = 0x00FFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_SIZE_V = 0xFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT0_SIZE_S = 0
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_ADDR_S = 0
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_SIZE = 0x00FFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_SIZE_V = 0xFFFFFF
const EXTMEM_PRO_DCACHE_AUTOLOAD_SCT1_SIZE_S = 0
const EXTMEM_PRO_ICACHE_LOCK_DONE_V = 0x1
const EXTMEM_PRO_ICACHE_LOCK_DONE_S = 25
const EXTMEM_PRO_ICACHE_LOCK_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_LOCK_ENA_S = 24
const EXTMEM_PRO_ICACHE_UNLOCK_DONE_V = 0x1
const EXTMEM_PRO_ICACHE_UNLOCK_DONE_S = 23
const EXTMEM_PRO_ICACHE_UNLOCK_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_UNLOCK_ENA_S = 22
const EXTMEM_PRO_ICACHE_PRELOAD_DONE_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_DONE_S = 21
const EXTMEM_PRO_ICACHE_PRELOAD_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_ENA_S = 20
const EXTMEM_PRO_ICACHE_AUTOLOAD_DONE_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_DONE_S = 19
const EXTMEM_PRO_ICACHE_AUTOLOAD_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_ENA_S = 18
const EXTMEM_PRO_ICACHE_LOCK1_EN_V = 0x1
const EXTMEM_PRO_ICACHE_LOCK1_EN_S = 15
const EXTMEM_PRO_ICACHE_LOCK0_EN_V = 0x1
const EXTMEM_PRO_ICACHE_LOCK0_EN_S = 14
const EXTMEM_PRO_ICACHE_INVALIDATE_DONE_V = 0x1
const EXTMEM_PRO_ICACHE_INVALIDATE_DONE_S = 9
const EXTMEM_PRO_ICACHE_INVALIDATE_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_INVALIDATE_ENA_S = 8
const EXTMEM_PRO_ICACHE_BLOCKSIZE_MODE_V = 0x1
const EXTMEM_PRO_ICACHE_BLOCKSIZE_MODE_S = 3
const EXTMEM_PRO_ICACHE_SETSIZE_MODE_V = 0x1
const EXTMEM_PRO_ICACHE_SETSIZE_MODE_S = 2
const EXTMEM_PRO_ICACHE_ENABLE_V = 0x1
const EXTMEM_PRO_ICACHE_ENABLE_S = 0
const EXTMEM_PRO_ICACHE_MASK_BUS2_V = 0x1
const EXTMEM_PRO_ICACHE_MASK_BUS2_S = 2
const EXTMEM_PRO_ICACHE_MASK_BUS1_V = 0x1
const EXTMEM_PRO_ICACHE_MASK_BUS1_S = 1
const EXTMEM_PRO_ICACHE_MASK_BUS0_V = 0x1
const EXTMEM_PRO_ICACHE_MASK_BUS0_S = 0
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_PU_V = 0x1
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_PD_V = 0x1
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_ON_V = 0x1
const EXTMEM_PRO_ICACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_PRO_ICACHE_LOCK0_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_LOCK0_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_LOCK0_ADDR_S = 0
const EXTMEM_PRO_ICACHE_LOCK0_SIZE = 0x0000FFFF
const EXTMEM_PRO_ICACHE_LOCK0_SIZE_V = 0xFFFF
const EXTMEM_PRO_ICACHE_LOCK0_SIZE_S = 0
const EXTMEM_PRO_ICACHE_LOCK1_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_LOCK1_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_LOCK1_ADDR_S = 0
const EXTMEM_PRO_ICACHE_LOCK1_SIZE = 0x0000FFFF
const EXTMEM_PRO_ICACHE_LOCK1_SIZE_V = 0xFFFF
const EXTMEM_PRO_ICACHE_LOCK1_SIZE_S = 0
const EXTMEM_PRO_ICACHE_MEMSYNC_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_MEMSYNC_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_MEMSYNC_ADDR_S = 0
const EXTMEM_PRO_ICACHE_MEMSYNC_SIZE = 0x0007FFFF
const EXTMEM_PRO_ICACHE_MEMSYNC_SIZE_V = 0x7FFFF
const EXTMEM_PRO_ICACHE_MEMSYNC_SIZE_S = 0
const EXTMEM_PRO_ICACHE_PRELOAD_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_PRELOAD_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_PRELOAD_ADDR_S = 0
const EXTMEM_PRO_ICACHE_PRELOAD_ORDER_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_ORDER_S = 10
const EXTMEM_PRO_ICACHE_PRELOAD_SIZE = 0x000003FF
const EXTMEM_PRO_ICACHE_PRELOAD_SIZE_V = 0x3FF
const EXTMEM_PRO_ICACHE_PRELOAD_SIZE_S = 0
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_ENA_S = 9
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_ENA_S = 8
const EXTMEM_PRO_ICACHE_AUTOLOAD_SIZE = 0x00000003
const EXTMEM_PRO_ICACHE_AUTOLOAD_SIZE_V = 0x3
const EXTMEM_PRO_ICACHE_AUTOLOAD_SIZE_S = 6
const EXTMEM_PRO_ICACHE_AUTOLOAD_RQST = 0x00000003
const EXTMEM_PRO_ICACHE_AUTOLOAD_RQST_V = 0x3
const EXTMEM_PRO_ICACHE_AUTOLOAD_RQST_S = 4
const EXTMEM_PRO_ICACHE_AUTOLOAD_ORDER_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_ORDER_S = 3
const EXTMEM_PRO_ICACHE_AUTOLOAD_STEP = 0x00000003
const EXTMEM_PRO_ICACHE_AUTOLOAD_STEP_V = 0x3
const EXTMEM_PRO_ICACHE_AUTOLOAD_STEP_S = 1
const EXTMEM_PRO_ICACHE_AUTOLOAD_MODE_V = 0x1
const EXTMEM_PRO_ICACHE_AUTOLOAD_MODE_S = 0
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_ADDR_S = 0
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_SIZE = 0x00FFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_SIZE_V = 0xFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT0_SIZE_S = 0
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_ADDR_S = 0
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_SIZE = 0x00FFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_SIZE_V = 0xFFFFFF
const EXTMEM_PRO_ICACHE_AUTOLOAD_SCT1_SIZE_S = 0
const EXTMEM_IC_PRELOAD_CNT = 0x0000FFFF
const EXTMEM_IC_PRELOAD_CNT_V = 0xFFFF
const EXTMEM_IC_PRELOAD_CNT_S = 0
const EXTMEM_IC_PRELOAD_MISS_CNT = 0x0000FFFF
const EXTMEM_IC_PRELOAD_MISS_CNT_V = 0xFFFF
const EXTMEM_IC_PRELOAD_MISS_CNT_S = 0
const EXTMEM_IBUS2_ABANDON_CNT = 0x0000FFFF
const EXTMEM_IBUS2_ABANDON_CNT_V = 0xFFFF
const EXTMEM_IBUS2_ABANDON_CNT_S = 0
const EXTMEM_IBUS1_ABANDON_CNT = 0x0000FFFF
const EXTMEM_IBUS1_ABANDON_CNT_V = 0xFFFF
const EXTMEM_IBUS1_ABANDON_CNT_S = 0
const EXTMEM_IBUS0_ABANDON_CNT = 0x0000FFFF
const EXTMEM_IBUS0_ABANDON_CNT_V = 0xFFFF
const EXTMEM_IBUS0_ABANDON_CNT_S = 0
const EXTMEM_IBUS2_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS2_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS2_ACS_MISS_CNT_S = 0
const EXTMEM_IBUS1_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS1_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS1_ACS_MISS_CNT_S = 0
const EXTMEM_IBUS0_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS0_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS0_ACS_MISS_CNT_S = 0
const EXTMEM_IBUS2_ACS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS2_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS2_ACS_CNT_S = 0
const EXTMEM_IBUS1_ACS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS1_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS1_ACS_CNT_S = 0
const EXTMEM_IBUS0_ACS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS0_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS0_ACS_CNT_S = 0
const EXTMEM_DC_PRELOAD_CNT = 0x0000FFFF
const EXTMEM_DC_PRELOAD_CNT_V = 0xFFFF
const EXTMEM_DC_PRELOAD_CNT_S = 0
const EXTMEM_DC_PRELOAD_EVICT_CNT = 0x0000FFFF
const EXTMEM_DC_PRELOAD_EVICT_CNT_V = 0xFFFF
const EXTMEM_DC_PRELOAD_EVICT_CNT_S = 0
const EXTMEM_DC_PRELOAD_MISS_CNT = 0x0000FFFF
const EXTMEM_DC_PRELOAD_MISS_CNT_V = 0xFFFF
const EXTMEM_DC_PRELOAD_MISS_CNT_S = 0
const EXTMEM_DBUS2_ABANDON_CNT = 0x0000FFFF
const EXTMEM_DBUS2_ABANDON_CNT_V = 0xFFFF
const EXTMEM_DBUS2_ABANDON_CNT_S = 0
const EXTMEM_DBUS1_ABANDON_CNT = 0x0000FFFF
const EXTMEM_DBUS1_ABANDON_CNT_V = 0xFFFF
const EXTMEM_DBUS1_ABANDON_CNT_S = 0
const EXTMEM_DBUS0_ABANDON_CNT = 0x0000FFFF
const EXTMEM_DBUS0_ABANDON_CNT_V = 0xFFFF
const EXTMEM_DBUS0_ABANDON_CNT_S = 0
const EXTMEM_DBUS2_ACS_WB_CNT = 0x000FFFFF
const EXTMEM_DBUS2_ACS_WB_CNT_V = 0xFFFFF
const EXTMEM_DBUS2_ACS_WB_CNT_S = 0
const EXTMEM_DBUS1_ACS_WB_CNT = 0x000FFFFF
const EXTMEM_DBUS1_ACS_WB_CNT_V = 0xFFFFF
const EXTMEM_DBUS1_ACS_WB_CNT_S = 0
const EXTMEM_DBUS0_ACS_WB_CNT = 0x000FFFFF
const EXTMEM_DBUS0_ACS_WB_CNT_V = 0xFFFFF
const EXTMEM_DBUS0_ACS_WB_CNT_S = 0
const EXTMEM_DBUS2_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS2_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS2_ACS_MISS_CNT_S = 0
const EXTMEM_DBUS1_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS1_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS1_ACS_MISS_CNT_S = 0
const EXTMEM_DBUS0_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS0_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS0_ACS_MISS_CNT_S = 0
const EXTMEM_DBUS2_ACS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS2_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS2_ACS_CNT_S = 0
const EXTMEM_DBUS1_ACS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS1_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS1_ACS_CNT_S = 0
const EXTMEM_DBUS0_ACS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS0_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS0_ACS_CNT_S = 0
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_S = 19
const EXTMEM_DCACHE_SET_LOCK_ILG_INT_ENA_V = 0x1
const EXTMEM_DCACHE_SET_LOCK_ILG_INT_ENA_S = 18
const EXTMEM_DCACHE_SET_SYNC_ILG_INT_ENA_V = 0x1
const EXTMEM_DCACHE_SET_SYNC_ILG_INT_ENA_S = 17
const EXTMEM_DCACHE_SET_PRELOAD_ILG_INT_ENA_V = 0x1
const EXTMEM_DCACHE_SET_PRELOAD_ILG_INT_ENA_S = 16
const EXTMEM_DCACHE_REJECT_INT_ENA_V = 0x1
const EXTMEM_DCACHE_REJECT_INT_ENA_S = 15
const EXTMEM_DCACHE_WRITE_FLASH_INT_ENA_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_INT_ENA_S = 14
const EXTMEM_DC_PRELOAD_SIZE_FAULT_INT_ENA_V = 0x1
const EXTMEM_DC_PRELOAD_SIZE_FAULT_INT_ENA_S = 13
const EXTMEM_DC_SYNC_SIZE_FAULT_INT_ENA_V = 0x1
const EXTMEM_DC_SYNC_SIZE_FAULT_INT_ENA_S = 12
const EXTMEM_DBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_ENA_S = 11
const EXTMEM_DBUS_ACS_MSK_DC_INT_ENA_V = 0x1
const EXTMEM_DBUS_ACS_MSK_DC_INT_ENA_S = 10
const EXTMEM_ICACHE_SET_LOCK_ILG_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SET_LOCK_ILG_INT_ENA_S = 9
const EXTMEM_ICACHE_SET_SYNC_ILG_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SET_SYNC_ILG_INT_ENA_S = 8
const EXTMEM_ICACHE_SET_PRELOAD_ILG_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SET_PRELOAD_ILG_INT_ENA_S = 7
const EXTMEM_ICACHE_REJECT_INT_ENA_V = 0x1
const EXTMEM_ICACHE_REJECT_INT_ENA_S = 6
const EXTMEM_IC_PRELOAD_SIZE_FAULT_INT_ENA_V = 0x1
const EXTMEM_IC_PRELOAD_SIZE_FAULT_INT_ENA_S = 5
const EXTMEM_IC_SYNC_SIZE_FAULT_INT_ENA_V = 0x1
const EXTMEM_IC_SYNC_SIZE_FAULT_INT_ENA_S = 4
const EXTMEM_IBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_ENA_S = 3
const EXTMEM_IBUS_ACS_MSK_IC_INT_ENA_V = 0x1
const EXTMEM_IBUS_ACS_MSK_IC_INT_ENA_S = 2
const EXTMEM_CACHE_DBG_EN_V = 0x1
const EXTMEM_CACHE_DBG_EN_S = 0
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_S = 13
const EXTMEM_DCACHE_SET_ILG_INT_CLR_V = 0x1
const EXTMEM_DCACHE_SET_ILG_INT_CLR_S = 12
const EXTMEM_DCACHE_REJECT_INT_CLR_V = 0x1
const EXTMEM_DCACHE_REJECT_INT_CLR_S = 11
const EXTMEM_DCACHE_WRITE_FLASH_INT_CLR_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_INT_CLR_S = 10
const EXTMEM_DC_PRELOAD_SIZE_FAULT_INT_CLR_V = 0x1
const EXTMEM_DC_PRELOAD_SIZE_FAULT_INT_CLR_S = 9
const EXTMEM_DC_SYNC_SIZE_FAULT_INT_CLR_V = 0x1
const EXTMEM_DC_SYNC_SIZE_FAULT_INT_CLR_S = 8
const EXTMEM_DBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_CLR_S = 7
const EXTMEM_DBUS_ACS_MSK_DC_INT_CLR_V = 0x1
const EXTMEM_DBUS_ACS_MSK_DC_INT_CLR_S = 6
const EXTMEM_ICACHE_SET_ILG_INT_CLR_V = 0x1
const EXTMEM_ICACHE_SET_ILG_INT_CLR_S = 5
const EXTMEM_ICACHE_REJECT_INT_CLR_V = 0x1
const EXTMEM_ICACHE_REJECT_INT_CLR_S = 4
const EXTMEM_IC_PRELOAD_SIZE_FAULT_INT_CLR_V = 0x1
const EXTMEM_IC_PRELOAD_SIZE_FAULT_INT_CLR_S = 3
const EXTMEM_IC_SYNC_SIZE_FAULT_INT_CLR_V = 0x1
const EXTMEM_IC_SYNC_SIZE_FAULT_INT_CLR_S = 2
const EXTMEM_IBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_CLR_S = 1
const EXTMEM_IBUS_ACS_MSK_IC_INT_CLR_V = 0x1
const EXTMEM_IBUS_ACS_MSK_IC_INT_CLR_S = 0
const EXTMEM_ICACHE_SET_LOCK_ILG_ST_V = 0x1
const EXTMEM_ICACHE_SET_LOCK_ILG_ST_S = 24
const EXTMEM_ICACHE_SET_SYNC_ILG_ST_V = 0x1
const EXTMEM_ICACHE_SET_SYNC_ILG_ST_S = 23
const EXTMEM_ICACHE_SET_PRELOAD_ILG_ST_V = 0x1
const EXTMEM_ICACHE_SET_PRELOAD_ILG_ST_S = 22
const EXTMEM_ICACHE_REJECT_ST_V = 0x1
const EXTMEM_ICACHE_REJECT_ST_S = 21
const EXTMEM_IC_PRELOAD_SIZE_FAULT_ST_V = 0x1
const EXTMEM_IC_PRELOAD_SIZE_FAULT_ST_S = 20
const EXTMEM_IC_SYNC_SIZE_FAULT_ST_V = 0x1
const EXTMEM_IC_SYNC_SIZE_FAULT_ST_S = 19
const EXTMEM_IC_PRELOAD_CNT_OVF_ST_V = 0x1
const EXTMEM_IC_PRELOAD_CNT_OVF_ST_S = 18
const EXTMEM_IC_PRELOAD_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IC_PRELOAD_MISS_CNT_OVF_ST_S = 16
const EXTMEM_IBUS2_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS2_ABANDON_CNT_OVF_ST_S = 14
const EXTMEM_IBUS1_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS1_ABANDON_CNT_OVF_ST_S = 13
const EXTMEM_IBUS0_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS0_ABANDON_CNT_OVF_ST_S = 12
const EXTMEM_IBUS2_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS2_ACS_MISS_CNT_OVF_ST_S = 10
const EXTMEM_IBUS1_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS1_ACS_MISS_CNT_OVF_ST_S = 9
const EXTMEM_IBUS0_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS0_ACS_MISS_CNT_OVF_ST_S = 8
const EXTMEM_IBUS2_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS2_ACS_CNT_OVF_ST_S = 6
const EXTMEM_IBUS1_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS1_ACS_CNT_OVF_ST_S = 5
const EXTMEM_IBUS0_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS0_ACS_CNT_OVF_ST_S = 4
const EXTMEM_IBUS2_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_IBUS2_ACS_MSK_ICACHE_ST_S = 2
const EXTMEM_IBUS1_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_IBUS1_ACS_MSK_ICACHE_ST_S = 1
const EXTMEM_IBUS0_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_IBUS0_ACS_MSK_ICACHE_ST_S = 0
const EXTMEM_MMU_ENTRY_FAULT_ST_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_ST_S = 30
const EXTMEM_DCACHE_SET_LOCK_ILG_ST_V = 0x1
const EXTMEM_DCACHE_SET_LOCK_ILG_ST_S = 29
const EXTMEM_DCACHE_SET_SYNC_ILG_ST_V = 0x1
const EXTMEM_DCACHE_SET_SYNC_ILG_ST_S = 28
const EXTMEM_DCACHE_SET_PRELOAD_ILG_ST_V = 0x1
const EXTMEM_DCACHE_SET_PRELOAD_ILG_ST_S = 27
const EXTMEM_DCACHE_REJECT_ST_V = 0x1
const EXTMEM_DCACHE_REJECT_ST_S = 26
const EXTMEM_DCACHE_WRITE_FLASH_ST_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_ST_S = 25
const EXTMEM_DC_PRELOAD_SIZE_FAULT_ST_V = 0x1
const EXTMEM_DC_PRELOAD_SIZE_FAULT_ST_S = 24
const EXTMEM_DC_SYNC_SIZE_FAULT_ST_V = 0x1
const EXTMEM_DC_SYNC_SIZE_FAULT_ST_S = 23
const EXTMEM_DC_PRELOAD_CNT_OVF_ST_V = 0x1
const EXTMEM_DC_PRELOAD_CNT_OVF_ST_S = 22
const EXTMEM_DC_PRELOAD_EVICT_CNT_OVF_ST_V = 0x1
const EXTMEM_DC_PRELOAD_EVICT_CNT_OVF_ST_S = 21
const EXTMEM_DC_PRELOAD_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DC_PRELOAD_MISS_CNT_OVF_ST_S = 20
const EXTMEM_DBUS2_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS2_ABANDON_CNT_OVF_ST_S = 18
const EXTMEM_DBUS1_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS1_ABANDON_CNT_OVF_ST_S = 17
const EXTMEM_DBUS0_ABANDON_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS0_ABANDON_CNT_OVF_ST_S = 16
const EXTMEM_DBUS2_ACS_WB_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS2_ACS_WB_CNT_OVF_ST_S = 14
const EXTMEM_DBUS1_ACS_WB_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS1_ACS_WB_CNT_OVF_ST_S = 13
const EXTMEM_DBUS0_ACS_WB_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS0_ACS_WB_CNT_OVF_ST_S = 12
const EXTMEM_DBUS2_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS2_ACS_MISS_CNT_OVF_ST_S = 10
const EXTMEM_DBUS1_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS1_ACS_MISS_CNT_OVF_ST_S = 9
const EXTMEM_DBUS0_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS0_ACS_MISS_CNT_OVF_ST_S = 8
const EXTMEM_DBUS2_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS2_ACS_CNT_OVF_ST_S = 6
const EXTMEM_DBUS1_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS1_ACS_CNT_OVF_ST_S = 5
const EXTMEM_DBUS0_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS0_ACS_CNT_OVF_ST_S = 4
const EXTMEM_DBUS2_ACS_MSK_DCACHE_ST_V = 0x1
const EXTMEM_DBUS2_ACS_MSK_DCACHE_ST_S = 2
const EXTMEM_DBUS1_ACS_MSK_DCACHE_ST_V = 0x1
const EXTMEM_DBUS1_ACS_MSK_DCACHE_ST_S = 1
const EXTMEM_DBUS0_ACS_MSK_DCACHE_ST_V = 0x1
const EXTMEM_DBUS0_ACS_MSK_DCACHE_ST_S = 0
const EXTMEM_PRO_ICACHE_ACS_CNT_CLR_V = 0x1
const EXTMEM_PRO_ICACHE_ACS_CNT_CLR_S = 1
const EXTMEM_PRO_DCACHE_ACS_CNT_CLR_V = 0x1
const EXTMEM_PRO_DCACHE_ACS_CNT_CLR_S = 0
const EXTMEM_PRO_DCACHE_CPU_ATTR = 0x00000007
const EXTMEM_PRO_DCACHE_CPU_ATTR_V = 0x7
const EXTMEM_PRO_DCACHE_CPU_ATTR_S = 3
const EXTMEM_PRO_DCACHE_TAG_ATTR = 0x00000007
const EXTMEM_PRO_DCACHE_TAG_ATTR_V = 0x7
const EXTMEM_PRO_DCACHE_TAG_ATTR_S = 0
const EXTMEM_PRO_DCACHE_CPU_VADDR = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_CPU_VADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_DCACHE_CPU_VADDR_S = 0
const EXTMEM_PRO_ICACHE_CPU_ATTR = 0x00000007
const EXTMEM_PRO_ICACHE_CPU_ATTR_V = 0x7
const EXTMEM_PRO_ICACHE_CPU_ATTR_S = 3
const EXTMEM_PRO_ICACHE_TAG_ATTR = 0x00000007
const EXTMEM_PRO_ICACHE_TAG_ATTR_V = 0x7
const EXTMEM_PRO_ICACHE_TAG_ATTR_S = 0
const EXTMEM_PRO_ICACHE_CPU_VADDR = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_CPU_VADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_ICACHE_CPU_VADDR_S = 0
const EXTMEM_PRO_CACHE_MMU_FAULT_CODE = 0x00000007
const EXTMEM_PRO_CACHE_MMU_FAULT_CODE_V = 0x7
const EXTMEM_PRO_CACHE_MMU_FAULT_CODE_S = 17
const EXTMEM_PRO_CACHE_MMU_FAULT_CONTENT = 0x0001FFFF
const EXTMEM_PRO_CACHE_MMU_FAULT_CONTENT_V = 0x1FFFF
const EXTMEM_PRO_CACHE_MMU_FAULT_CONTENT_S = 0
const EXTMEM_PRO_CACHE_MMU_FAULT_VADDR = 0xFFFFFFFF
const EXTMEM_PRO_CACHE_MMU_FAULT_VADDR_V = 0xFFFFFFFF
const EXTMEM_PRO_CACHE_MMU_FAULT_VADDR_S = 0
const EXTMEM_PRO_CACHE_SRAM_RD_WRAP_AROUND_V = 0x1
const EXTMEM_PRO_CACHE_SRAM_RD_WRAP_AROUND_S = 1
const EXTMEM_PRO_CACHE_FLASH_WRAP_AROUND_V = 0x1
const EXTMEM_PRO_CACHE_FLASH_WRAP_AROUND_S = 0
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_PU_V = 0x1
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_PU_S = 2
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_PD_V = 0x1
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_PD_S = 1
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_ON_V = 0x1
const EXTMEM_PRO_CACHE_MMU_MEM_FORCE_ON_S = 0
const EXTMEM_PRO_DCACHE_STATE = 0x00000FFF
const EXTMEM_PRO_DCACHE_STATE_V = 0xFFF
const EXTMEM_PRO_DCACHE_STATE_S = 12
const EXTMEM_PRO_ICACHE_STATE = 0x00000FFF
const EXTMEM_PRO_ICACHE_STATE_V = 0xFFF
const EXTMEM_PRO_ICACHE_STATE_S = 0
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_S = 1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_S = 0
const EXTMEM_CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_S = 2
const EXTMEM_CLK_FORCE_ON_G0CB_DECRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_G0CB_DECRYPT_S = 1
const EXTMEM_CLK_FORCE_ON_DB_ENCRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_DB_ENCRYPT_S = 0
const EXTMEM_ALLOC_WB_HOLD_ARBITER_V = 0x1
const EXTMEM_ALLOC_WB_HOLD_ARBITER_S = 0
const EXTMEM_PRO_DCACHE_PRELOAD_INT_CLR_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_INT_CLR_S = 5
const EXTMEM_PRO_DCACHE_PRELOAD_INT_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_INT_ENA_S = 4
const EXTMEM_PRO_DCACHE_PRELOAD_INT_ST_V = 0x1
const EXTMEM_PRO_DCACHE_PRELOAD_INT_ST_S = 3
const EXTMEM_PRO_ICACHE_PRELOAD_INT_CLR_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_INT_CLR_S = 2
const EXTMEM_PRO_ICACHE_PRELOAD_INT_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_INT_ENA_S = 1
const EXTMEM_PRO_ICACHE_PRELOAD_INT_ST_V = 0x1
const EXTMEM_PRO_ICACHE_PRELOAD_INT_ST_S = 0
const EXTMEM_PRO_DCACHE_SYNC_INT_CLR_V = 0x1
const EXTMEM_PRO_DCACHE_SYNC_INT_CLR_S = 5
const EXTMEM_PRO_DCACHE_SYNC_INT_ENA_V = 0x1
const EXTMEM_PRO_DCACHE_SYNC_INT_ENA_S = 4
const EXTMEM_PRO_DCACHE_SYNC_INT_ST_V = 0x1
const EXTMEM_PRO_DCACHE_SYNC_INT_ST_S = 3
const EXTMEM_PRO_ICACHE_SYNC_INT_CLR_V = 0x1
const EXTMEM_PRO_ICACHE_SYNC_INT_CLR_S = 2
const EXTMEM_PRO_ICACHE_SYNC_INT_ENA_V = 0x1
const EXTMEM_PRO_ICACHE_SYNC_INT_ENA_S = 1
const EXTMEM_PRO_ICACHE_SYNC_INT_ST_V = 0x1
const EXTMEM_PRO_ICACHE_SYNC_INT_ST_S = 0
const EXTMEM_PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_S = 1
const EXTMEM_PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_S = 0
const EXTMEM_CLK_EN_V = 0x1
const EXTMEM_CLK_EN_S = 0
const EXTMEM_DATE = 0x0FFFFFFF
const EXTMEM_DATE_V = 0xFFFFFFF
const EXTMEM_DATE_S = 0
