;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 0
	SUB 3, 929
	SUB @210, @11
	CMP @121, 106
	SUB @210, @11
	DJN @10, #22
	CMP @210, @11
	MOV -1, <-20
	ADD 270, 60
	CMP @210, @11
	SLT #-10, 9
	MOV -7, <-20
	SLT 20, @12
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-59
	SLT #10, @20
	JMZ -7, @-422
	SPL <121, 106
	SPL <121, 106
	JMZ -7, @-422
	SPL <121, 106
	SUB #270, <1
	MOV -1, <-50
	SUB @0, 402
	SUB #121, 106
	ADD #121, 106
	MOV -7, <-20
	SLT #270, <1
	SLT #270, <1
	ADD #121, 106
	SUB #121, 106
	MOV -1, <-50
	JMP -1, @-20
	SUB #121, 106
	SUB 0, -0
	MOV -1, <-50
	MOV -1, <-50
	MOV -1, <-50
	MOV -7, <-20
	MOV -1, <-50
	MOV -7, <-20
	SPL 0, #952
	ADD @127, 106
	MOV -7, <-20
	MOV -1, <-50
	MOV -7, <-20
