# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../../../src/inc" --include "../../../../../../src/inc" \
"../../../../../../src/full_adder.v" \
"../../../../../../src/structural_adder.v" \
"../../../../../../sim/adder_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
