5 14 101 6 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (task2.3.vcd) 2 -o (task2.3.cdd) 2 -v (task2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 task2.3.v 1 41 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 5
4 2 1 0 0 12
3 1 main.u$0 "main.u$0" 0 task2.3.v 5 10 1
2 3 6 1000b 1 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 4 7 1000b 1 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 5 8 1000b 1 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 6 9 1000b 0 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
4 6 0 0 0 9
4 5 0 6 0 8
4 4 0 5 0 7
4 3 11 4 0 6
3 1 main.u$1 "main.u$1" 0 task2.3.v 12 22 1
2 7 13 50008 1 0 21004 0 0 1 16 0 0
2 8 13 10001 0 1 1410 0 0 1 1 a
2 9 13 10008 1 37 16 7 8
2 10 14 20002 1 0 1008 0 0 32 48 5 0
2 11 14 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 15 50008 1 0 21008 0 0 1 16 1 0
2 13 15 10001 0 1 1410 0 0 1 1 a
2 14 15 10008 1 37 1a 12 13
2 15 16 20002 1 0 1008 0 0 32 48 5 0
2 16 16 10002 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 17 50008 1 0 21004 0 0 1 16 0 0
2 18 17 10001 0 1 1410 0 0 1 1 a
2 19 17 10008 1 37 16 17 18
2 20 18 20002 1 0 1008 0 0 32 48 5 0
2 21 18 10002 2 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 19 50008 1 0 21004 0 0 1 16 0 0
2 23 19 10001 0 1 1410 0 0 1 1 a
2 24 19 10008 1 37 16 22 23
2 25 20 20002 1 0 1008 0 0 32 48 5 0
2 26 20 10002 2 2c 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 21 50008 1 0 21008 0 0 1 16 1 0
2 28 21 10001 0 1 1410 0 0 1 1 a
2 29 21 10008 1 37 1a 27 28
4 29 0 0 0 21
4 26 0 29 0 20
4 24 0 26 26 19
4 21 0 24 0 18
4 19 0 21 21 17
4 16 0 19 0 16
4 14 0 16 16 15
4 11 0 14 0 14
4 9 11 11 11 13
3 1 main.u$2 "main.u$2" 0 task2.3.v 24 31 1
3 3 main.delay_for_a "main.delay_for_a" 0 task2.3.v 33 39 1
2 30 35 4 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
4 30 11 0 0 35
3 1 main.delay_for_a.u$3 "main.delay_for_a.u$3" 0 task2.3.v 35 37 1
2 31 36 c000c 4 1 100c 0 0 1 1 a
2 32 36 4000c 7 27 100a 31 0 1 18 0 1 0 0 0 0
4 32 11 0 0 36
