// Seed: 1613582483
module module_0 #(
    parameter id_6 = 32'd58
);
  logic [7:0] id_1, id_2, id_3, id_4, id_5, _id_6, id_7, id_8;
  wire id_9 = id_2[-1];
  wire [id_6 : 1] id_10;
  assign module_2.id_2 = 0;
  assign id_1 = id_8[1];
  wire id_11 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_3;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    input  wand id_2
);
  module_0 modCall_1 ();
endmodule
