INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Project 4/project_4.1.4/project_4.1.4.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Project 4/project_4.1.4/project_4.1.4.srcs/sources_1/new/source.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Project 4/project_4.1.4/project_4.1.4.srcs/sim_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Project 4/project_4.1.4/project_4.1.4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
