# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VDP.ip_user_files/bd/sprite_mem/ip/sprite_mem_blk_mem_gen_0_0/sim/sprite_mem_blk_mem_gen_0_0.v" \
"../../../../VDP.ip_user_files/bd/sprite_mem/sim/sprite_mem.v" \
"../../../../VDP.ip_user_files/bd/frame_buffer/ip/frame_buffer_blk_mem_gen_0_0/sim/frame_buffer_blk_mem_gen_0_0.v" \
"../../../../VDP.ip_user_files/bd/frame_buffer/sim/frame_buffer.v" \
"../../../../VDP.gen/sources_1/bd/frame_buffer/hdl/frame_buffer_wrapper.v" \
"../../../../VDP.srcs/sources_1/new/matrix_operations.v" \
"../../../../VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v" \
"../../../../VDP.srcs/sources_1/new/vdp.v" \
"../../../../VDP.srcs/sources_1/new/write_enable.v" \
"../../../../VDP.srcs/sim_1/new/test_memory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
