{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 16:23:08 2023 " "Info: Processing started: Thu Sep 07 16:23:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file changemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChangeModule " "Info: Found entity 1: ChangeModule" {  } { { "ChangeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ChangeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file initializemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 InitializeModule " "Info: Found entity 1: InitializeModule" {  } { { "InitializeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/InitializeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salestotalreset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file salestotalreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SalesTotalReset " "Info: Found entity 1: SalesTotalReset" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachinecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachinecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachineController " "Info: Found entity 1: VendingMachineController" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Info: Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ClockDivider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coindetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coindetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinDetector " "Info: Found entity 1: CoinDetector" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk_1hz.v(21) " "Warning (10238): Verilog Module Declaration warning at clk_1hz.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_codetoprice.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file product_codetoprice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Product_codetoprice " "Info: Found entity 1: Product_codetoprice" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coin_value VendingMachine.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at VendingMachine.v(39): created implicit net for \"coin_value\"" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(37) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(37): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cleared_sales_total VendingMachine.v(14) " "Warning (10034): Output port \"cleared_sales_total\" at VendingMachine.v(14) has no driver" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Product_codetoprice Product_codetoprice:comb_11 " "Info: Elaborating entity \"Product_codetoprice\" for hierarchy \"Product_codetoprice:comb_11\"" {  } { { "VendingMachine.v" "comb_11" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Product_codetoprice.v(9) " "Info (10264): Verilog HDL Case Statement information at Product_codetoprice.v(9): all case item expressions in this case statement are onehot" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinDetector CoinDetector:coin_detector " "Info: Elaborating entity \"CoinDetector\" for hierarchy \"CoinDetector:coin_detector\"" {  } { { "VendingMachine.v" "coin_detector" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CoinDetector.v(11) " "Info (10264): Verilog HDL Case Statement information at CoinDetector.v(11): all case item expressions in this case statement are onehot" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk1 " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk1\"" {  } { { "VendingMachine.v" "clk1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk1\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk1\|divide_by_50:d6\"" {  } { { "clk_1hz.v" "d6" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk1\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk1\|divide_by_10:d5\"" {  } { { "clk_1hz.v" "d5" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SalesTotalReset SalesTotalReset:sales_total_reset " "Info: Elaborating entity \"SalesTotalReset\" for hierarchy \"SalesTotalReset:sales_total_reset\"" {  } { { "VendingMachine.v" "sales_total_reset" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total SalesTotalReset.v(10) " "Warning (10240): Verilog HDL Always Construct warning at SalesTotalReset.v(10): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[0\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[1\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[2\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[3\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VendingMachineController VendingMachineController:controller " "Info: Elaborating entity \"VendingMachineController\" for hierarchy \"VendingMachineController:controller\"" {  } { { "VendingMachine.v" "controller" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VendingMachineController.v(37) " "Warning (10230): Verilog HDL assignment warning at VendingMachineController.v(37): truncated value with size 8 to match size of target (4)" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:display " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:display\"" {  } { { "VendingMachine.v" "display" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(9) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(9): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(10) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(10): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.data_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.data_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.waddr_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.waddr_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.we_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.we_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitializeModule InitializeModule:initializer " "Info: Elaborating entity \"InitializeModule\" for hierarchy \"InitializeModule:initializer\"" {  } { { "VendingMachine.v" "initializer" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display\|seven_segment_map " "Info: RAM logic \"DisplayModule:display\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_1\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_1\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Info: Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info: Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info: Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_1\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_1\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[0\] GND " "Warning (13410): Pin \"sales_total\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[1\] GND " "Warning (13410): Pin \"sales_total\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[2\] GND " "Warning (13410): Pin \"sales_total\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[3\] GND " "Warning (13410): Pin \"sales_total\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[0\] GND " "Warning (13410): Pin \"cleared_sales_total\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[1\] GND " "Warning (13410): Pin \"cleared_sales_total\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[2\] GND " "Warning (13410): Pin \"cleared_sales_total\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[3\] GND " "Warning (13410): Pin \"cleared_sales_total\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[8\] GND " "Warning (13410): Pin \"display_segments\[8\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[9\] GND " "Warning (13410): Pin \"display_segments\[9\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[13\] VCC " "Warning (13410): Pin \"display_segments\[13\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[0\] GND " "Warning (13410): Pin \"initialized_value\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[1\] GND " "Warning (13410): Pin \"initialized_value\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[2\] GND " "Warning (13410): Pin \"initialized_value\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[3\] GND " "Warning (13410): Pin \"initialized_value\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[0\] VCC " "Warning (13410): Pin \"dt_zero\[0\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[1\] VCC " "Warning (13410): Pin \"dt_zero\[1\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[2\] VCC " "Warning (13410): Pin \"dt_zero\[2\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[3\] VCC " "Warning (13410): Pin \"dt_zero\[3\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[4\] VCC " "Warning (13410): Pin \"dt_zero\[4\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[5\] VCC " "Warning (13410): Pin \"dt_zero\[5\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[6\] VCC " "Warning (13410): Pin \"dt_zero\[6\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[7\] VCC " "Warning (13410): Pin \"dt_zero\[7\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_button " "Warning (15610): No output dependent on input pin \"reset_button\"" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Info: Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Info: Implemented 75 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Info: Implemented 241 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 16:23:09 2023 " "Info: Processing ended: Thu Sep 07 16:23:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 16:23:10 2023 " "Info: Processing started: Thu Sep 07 16:23:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VendingMachine EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"VendingMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 88 " "Critical Warning: No exact pin location assignment(s) for 12 pins of 88 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { q[0] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 48 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { q[1] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 48 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { q[2] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 48 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { q[3] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 48 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[0\] " "Info: Pin total_sales\[0\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[0] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[1\] " "Info: Pin total_sales\[1\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[1] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[2\] " "Info: Pin total_sales\[2\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[2] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[3\] " "Info: Pin total_sales\[3\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[3] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[4\] " "Info: Pin total_sales\[4\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[4] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[5\] " "Info: Pin total_sales\[5\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[5] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[6\] " "Info: Pin total_sales\[6\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[6] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_sales\[7\] " "Info: Pin total_sales\[7\] not assigned to an exact location on the device" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { total_sales[7] } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 25 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { total_sales[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_50:d6\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { clk } } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d0\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d0\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d0\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d0\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d1\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d0\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d1\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d1\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d2\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d1\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d2\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d2\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d3\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d3\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d2\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d3\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d3\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d4\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d3\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d4\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d4\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d5\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d4\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d5\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d5\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_50:d6\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_50:d6\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d5\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_50:d6\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_50:d6\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 55 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 66 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 28 44 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.308 ns register register " "Info: Estimated most critical path is register to register delay of 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CoinDetector:coin_detector\|coin_value\[0\] 1 REG LAB_X63_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X63_Y13; Fanout = 3; REG Node = 'CoinDetector:coin_detector\|coin_value\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CoinDetector:coin_detector|coin_value[0] } "NODE_NAME" } } { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.393 ns) 1.632 ns VendingMachineController:controller\|Add0~1 2 COMB LAB_X59_Y17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.393 ns) = 1.632 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { CoinDetector:coin_detector|coin_value[0] VendingMachineController:controller|Add0~1 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.703 ns VendingMachineController:controller\|Add0~3 3 COMB LAB_X59_Y17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.703 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~1 VendingMachineController:controller|Add0~3 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.774 ns VendingMachineController:controller\|Add0~5 4 COMB LAB_X59_Y17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.774 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~3 VendingMachineController:controller|Add0~5 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.845 ns VendingMachineController:controller\|Add0~7 5 COMB LAB_X59_Y17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.845 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~5 VendingMachineController:controller|Add0~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.916 ns VendingMachineController:controller\|Add0~9 6 COMB LAB_X59_Y17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.916 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~9'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~7 VendingMachineController:controller|Add0~9 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.987 ns VendingMachineController:controller\|Add0~11 7 COMB LAB_X59_Y17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.987 ns; Loc. = LAB_X59_Y17; Fanout = 2; COMB Node = 'VendingMachineController:controller\|Add0~11'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~9 VendingMachineController:controller|Add0~11 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.058 ns VendingMachineController:controller\|Add0~13 8 COMB LAB_X59_Y17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.058 ns; Loc. = LAB_X59_Y17; Fanout = 1; COMB Node = 'VendingMachineController:controller\|Add0~13'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VendingMachineController:controller|Add0~11 VendingMachineController:controller|Add0~13 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.468 ns VendingMachineController:controller\|Add0~14 9 COMB LAB_X59_Y17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.468 ns; Loc. = LAB_X59_Y17; Fanout = 1; COMB Node = 'VendingMachineController:controller\|Add0~14'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VendingMachineController:controller|Add0~13 VendingMachineController:controller|Add0~14 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 3.224 ns VendingMachineController:controller\|Mux3~0 10 COMB LAB_X60_Y17 1 " "Info: 10: + IC(0.336 ns) + CELL(0.420 ns) = 3.224 ns; Loc. = LAB_X60_Y17; Fanout = 1; COMB Node = 'VendingMachineController:controller\|Mux3~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VendingMachineController:controller|Add0~14 VendingMachineController:controller|Mux3~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.308 ns VendingMachineController:controller\|coin_total\[7\] 11 REG LAB_X60_Y17 8 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 3.308 ns; Loc. = LAB_X60_Y17; Fanout = 8; REG Node = 'VendingMachineController:controller\|coin_total\[7\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VendingMachineController:controller|Mux3~0 VendingMachineController:controller|coin_total[7] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 52.39 % ) " "Info: Total cell delay = 1.733 ns ( 52.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 47.61 % ) " "Info: Total interconnect delay = 1.575 ns ( 47.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { CoinDetector:coin_detector|coin_value[0] VendingMachineController:controller|Add0~1 VendingMachineController:controller|Add0~3 VendingMachineController:controller|Add0~5 VendingMachineController:controller|Add0~7 VendingMachineController:controller|Add0~9 VendingMachineController:controller|Add0~11 VendingMachineController:controller|Add0~13 VendingMachineController:controller|Add0~14 VendingMachineController:controller|Mux3~0 VendingMachineController:controller|coin_total[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y0 X59_Y12 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y0 to location X59_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "75 " "Warning: Found 75 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm 0 " "Info: Pin \"alarm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_amount\[0\] 0 " "Info: Pin \"change_amount\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_amount\[1\] 0 " "Info: Pin \"change_amount\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_amount\[2\] 0 " "Info: Pin \"change_amount\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_amount\[3\] 0 " "Info: Pin \"change_amount\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "product_dispensed 0 " "Info: Pin \"product_dispensed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sales_total\[0\] 0 " "Info: Pin \"sales_total\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sales_total\[1\] 0 " "Info: Pin \"sales_total\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sales_total\[2\] 0 " "Info: Pin \"sales_total\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sales_total\[3\] 0 " "Info: Pin \"sales_total\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cleared_sales_total\[0\] 0 " "Info: Pin \"cleared_sales_total\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cleared_sales_total\[1\] 0 " "Info: Pin \"cleared_sales_total\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cleared_sales_total\[2\] 0 " "Info: Pin \"cleared_sales_total\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cleared_sales_total\[3\] 0 " "Info: Pin \"cleared_sales_total\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[0\] 0 " "Info: Pin \"display_segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[1\] 0 " "Info: Pin \"display_segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[2\] 0 " "Info: Pin \"display_segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[3\] 0 " "Info: Pin \"display_segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[4\] 0 " "Info: Pin \"display_segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[5\] 0 " "Info: Pin \"display_segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[6\] 0 " "Info: Pin \"display_segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[7\] 0 " "Info: Pin \"display_segments\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[8\] 0 " "Info: Pin \"display_segments\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[9\] 0 " "Info: Pin \"display_segments\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[10\] 0 " "Info: Pin \"display_segments\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[11\] 0 " "Info: Pin \"display_segments\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[12\] 0 " "Info: Pin \"display_segments\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[13\] 0 " "Info: Pin \"display_segments\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[0\] 0 " "Info: Pin \"display_segments_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[1\] 0 " "Info: Pin \"display_segments_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[2\] 0 " "Info: Pin \"display_segments_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[3\] 0 " "Info: Pin \"display_segments_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[4\] 0 " "Info: Pin \"display_segments_code\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[5\] 0 " "Info: Pin \"display_segments_code\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[6\] 0 " "Info: Pin \"display_segments_code\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[7\] 0 " "Info: Pin \"display_segments_code\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[8\] 0 " "Info: Pin \"display_segments_code\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[9\] 0 " "Info: Pin \"display_segments_code\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[10\] 0 " "Info: Pin \"display_segments_code\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[11\] 0 " "Info: Pin \"display_segments_code\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[12\] 0 " "Info: Pin \"display_segments_code\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[13\] 0 " "Info: Pin \"display_segments_code\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[0\] 0 " "Info: Pin \"initialized_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[1\] 0 " "Info: Pin \"initialized_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[2\] 0 " "Info: Pin \"initialized_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[3\] 0 " "Info: Pin \"initialized_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[0\] 0 " "Info: Pin \"dt_zero\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[1\] 0 " "Info: Pin \"dt_zero\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[2\] 0 " "Info: Pin \"dt_zero\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[3\] 0 " "Info: Pin \"dt_zero\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[4\] 0 " "Info: Pin \"dt_zero\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[5\] 0 " "Info: Pin \"dt_zero\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[6\] 0 " "Info: Pin \"dt_zero\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[7\] 0 " "Info: Pin \"dt_zero\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[0\] 0 " "Info: Pin \"total_sales\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[1\] 0 " "Info: Pin \"total_sales\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[2\] 0 " "Info: Pin \"total_sales\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[3\] 0 " "Info: Pin \"total_sales\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[4\] 0 " "Info: Pin \"total_sales\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[5\] 0 " "Info: Pin \"total_sales\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[6\] 0 " "Info: Pin \"total_sales\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_sales\[7\] 0 " "Info: Pin \"total_sales\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 16:23:15 2023 " "Info: Processing ended: Thu Sep 07 16:23:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 16:23:15 2023 " "Info: Processing started: Thu Sep 07 16:23:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Info: Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 16:23:17 2023 " "Info: Processing ended: Thu Sep 07 16:23:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 16:23:18 2023 " "Info: Processing started: Thu Sep 07 16:23:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VendingMachineController:controller\|coin_total\[3\] register VendingMachineController:controller\|change\[0\] 284.17 MHz 3.519 ns Internal " "Info: Clock \"clk\" has Internal fmax of 284.17 MHz between source register \"VendingMachineController:controller\|coin_total\[3\]\" and destination register \"VendingMachineController:controller\|change\[0\]\" (period= 3.519 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.286 ns + Longest register register " "Info: + Longest register to register delay is 3.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|coin_total\[3\] 1 REG LCFF_X58_Y17_N21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y17_N21; Fanout = 14; REG Node = 'VendingMachineController:controller\|coin_total\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.398 ns) 0.752 ns VendingMachineController:controller\|LessThan0~5 2 COMB LCCOMB_X58_Y17_N14 1 " "Info: 2: + IC(0.354 ns) + CELL(0.398 ns) = 0.752 ns; Loc. = LCCOMB_X58_Y17_N14; Fanout = 1; COMB Node = 'VendingMachineController:controller\|LessThan0~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { VendingMachineController:controller|coin_total[3] VendingMachineController:controller|LessThan0~5 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.436 ns) 1.891 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X58_Y17_N10 12 " "Info: 3: + IC(0.703 ns) + CELL(0.436 ns) = 1.891 ns; Loc. = LCCOMB_X58_Y17_N10; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { VendingMachineController:controller|LessThan0~5 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.660 ns) 3.286 ns VendingMachineController:controller\|change\[0\] 4 REG LCFF_X57_Y13_N1 1 " "Info: 4: + IC(0.735 ns) + CELL(0.660 ns) = 3.286 ns; Loc. = LCFF_X57_Y13_N1; Fanout = 1; REG Node = 'VendingMachineController:controller\|change\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.494 ns ( 45.47 % ) " "Info: Total cell delay = 1.494 ns ( 45.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 54.53 % ) " "Info: Total interconnect delay = 1.792 ns ( 54.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { VendingMachineController:controller|coin_total[3] VendingMachineController:controller|LessThan0~5 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { VendingMachineController:controller|coin_total[3] {} VendingMachineController:controller|LessThan0~5 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.354ns 0.703ns 0.735ns } { 0.000ns 0.398ns 0.436ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.778 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 34 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.537 ns) 2.778 ns VendingMachineController:controller\|change\[0\] 3 REG LCFF_X57_Y13_N1 1 " "Info: 3: + IC(1.170 ns) + CELL(0.537 ns) = 2.778 ns; Loc. = LCFF_X57_Y13_N1; Fanout = 1; REG Node = 'VendingMachineController:controller\|change\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.85 % ) " "Info: Total cell delay = 1.496 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.282 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 0.112ns 1.170ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.797 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 34 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.537 ns) 2.797 ns VendingMachineController:controller\|coin_total\[3\] 3 REG LCFF_X58_Y17_N21 14 " "Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.797 ns; Loc. = LCFF_X58_Y17_N21; Fanout = 14; REG Node = 'VendingMachineController:controller\|coin_total\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.49 % ) " "Info: Total cell delay = 1.496 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 46.51 % ) " "Info: Total interconnect delay = 1.301 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[3] {} } { 0.000ns 0.000ns 0.112ns 1.189ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 0.112ns 1.170ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[3] {} } { 0.000ns 0.000ns 0.112ns 1.189ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { VendingMachineController:controller|coin_total[3] VendingMachineController:controller|LessThan0~5 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.286 ns" { VendingMachineController:controller|coin_total[3] {} VendingMachineController:controller|LessThan0~5 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.354ns 0.703ns 0.735ns } { 0.000ns 0.398ns 0.436ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 0.112ns 1.170ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[3] {} } { 0.000ns 0.000ns 0.112ns 1.189ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachineController:controller\|change\[0\] confirm_button clk 7.835 ns register " "Info: tsu for register \"VendingMachineController:controller\|change\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 7.835 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.649 ns + Longest pin register " "Info: + Longest pin to register delay is 10.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 8; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.337 ns) + CELL(0.420 ns) 8.569 ns VendingMachineController:controller\|change\[0\]~6 2 COMB LCCOMB_X58_Y17_N26 2 " "Info: 2: + IC(7.337 ns) + CELL(0.420 ns) = 8.569 ns; Loc. = LCCOMB_X58_Y17_N26; Fanout = 2; COMB Node = 'VendingMachineController:controller\|change\[0\]~6'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { confirm_button VendingMachineController:controller|change[0]~6 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 9.254 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X58_Y17_N10 12 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 9.254 ns; Loc. = LCCOMB_X58_Y17_N10; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.660 ns) 10.649 ns VendingMachineController:controller\|change\[0\] 4 REG LCFF_X57_Y13_N1 1 " "Info: 4: + IC(0.735 ns) + CELL(0.660 ns) = 10.649 ns; Loc. = LCFF_X57_Y13_N1; Fanout = 1; REG Node = 'VendingMachineController:controller\|change\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.312 ns ( 21.71 % ) " "Info: Total cell delay = 2.312 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.337 ns ( 78.29 % ) " "Info: Total interconnect delay = 8.337 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.649 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.649 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 7.337ns 0.265ns 0.735ns } { 0.000ns 0.812ns 0.420ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.778 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 34 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.537 ns) 2.778 ns VendingMachineController:controller\|change\[0\] 3 REG LCFF_X57_Y13_N1 1 " "Info: 3: + IC(1.170 ns) + CELL(0.537 ns) = 2.778 ns; Loc. = LCFF_X57_Y13_N1; Fanout = 1; REG Node = 'VendingMachineController:controller\|change\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.85 % ) " "Info: Total cell delay = 1.496 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.282 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 0.112ns 1.170ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.649 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.649 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 7.337ns 0.265ns 0.735ns } { 0.000ns 0.812ns 0.420ns 0.420ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl VendingMachineController:controller|change[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|change[0] {} } { 0.000ns 0.000ns 0.112ns 1.170ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display_segments_code\[11\] VendingMachineController:controller\|coin_total\[5\] 23.490 ns register " "Info: tco from clock \"clk\" to destination pin \"display_segments_code\[11\]\" through register \"VendingMachineController:controller\|coin_total\[5\]\" is 23.490 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.799 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 34 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.537 ns) 2.799 ns VendingMachineController:controller\|coin_total\[5\] 3 REG LCFF_X60_Y17_N21 11 " "Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X60_Y17_N21; Fanout = 11; REG Node = 'VendingMachineController:controller\|coin_total\[5\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.45 % ) " "Info: Total cell delay = 1.496 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.303 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[5] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.441 ns + Longest register pin " "Info: + Longest register to pin delay is 20.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|coin_total\[5\] 1 REG LCFF_X60_Y17_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y17_N21; Fanout = 11; REG Node = 'VendingMachineController:controller\|coin_total\[5\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.485 ns) 2.319 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X33_Y14_N14 2 " "Info: 2: + IC(1.834 ns) + CELL(0.485 ns) = 2.319 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.729 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~2 3 COMB LCCOMB_X33_Y14_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.729 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~2'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.438 ns) 3.468 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[17\]~39 4 COMB LCCOMB_X33_Y14_N22 2 " "Info: 4: + IC(0.301 ns) + CELL(0.438 ns) = 3.468 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[17\]~39'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.414 ns) 4.559 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5 5 COMB LCCOMB_X32_Y14_N10 1 " "Info: 5: + IC(0.677 ns) + CELL(0.414 ns) = 4.559 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.630 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 6 COMB LCCOMB_X32_Y14_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.630 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.040 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 7 COMB LCCOMB_X32_Y14_N14 17 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 5.040 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 17; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.398 ns) 5.886 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[23\]~44 8 COMB LCCOMB_X33_Y14_N8 1 " "Info: 8: + IC(0.448 ns) + CELL(0.398 ns) = 5.886 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[23\]~44'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.414 ns) 6.992 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 9 COMB LCCOMB_X32_Y14_N26 1 " "Info: 9: + IC(0.692 ns) + CELL(0.414 ns) = 6.992 ns; Loc. = LCCOMB_X32_Y14_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.402 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 10 COMB LCCOMB_X32_Y14_N28 17 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.402 ns; Loc. = LCCOMB_X32_Y14_N28; Fanout = 17; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.275 ns) 8.442 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~52 11 COMB LCCOMB_X30_Y14_N18 2 " "Info: 11: + IC(0.765 ns) + CELL(0.275 ns) = 8.442 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~52'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.414 ns) 9.529 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 12 COMB LCCOMB_X31_Y14_N24 2 " "Info: 12: + IC(0.673 ns) + CELL(0.414 ns) = 9.529 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.600 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 13 COMB LCCOMB_X31_Y14_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.600 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.671 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 14 COMB LCCOMB_X31_Y14_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.671 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.081 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 15 COMB LCCOMB_X31_Y14_N30 15 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 10.081 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 15; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.150 ns) 10.758 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~60 16 COMB LCCOMB_X30_Y14_N20 1 " "Info: 16: + IC(0.527 ns) + CELL(0.150 ns) = 10.758 ns; Loc. = LCCOMB_X30_Y14_N20; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[30\]~60'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.393 ns) 11.800 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1 17 COMB LCCOMB_X31_Y14_N2 1 " "Info: 17: + IC(0.649 ns) + CELL(0.393 ns) = 11.800 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.871 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3 18 COMB LCCOMB_X31_Y14_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.871 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.942 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 19 COMB LCCOMB_X31_Y14_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.942 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.013 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 20 COMB LCCOMB_X31_Y14_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 12.013 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.423 ns DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 21 COMB LCCOMB_X31_Y14_N10 7 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 12.423 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 7; COMB Node = 'DisplayModule:display_1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.275 ns) 13.197 ns DisplayModule:display_1\|seven_segment_map~81 22 COMB LCCOMB_X30_Y14_N24 1 " "Info: 22: + IC(0.499 ns) + CELL(0.275 ns) = 13.197 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 1; COMB Node = 'DisplayModule:display_1\|seven_segment_map~81'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 DisplayModule:display_1|seven_segment_map~81 } "NODE_NAME" } } { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.632 ns) + CELL(2.612 ns) 20.441 ns display_segments_code\[11\] 23 PIN PIN_M8 0 " "Info: 23: + IC(4.632 ns) + CELL(2.612 ns) = 20.441 ns; Loc. = PIN_M8; Fanout = 0; PIN Node = 'display_segments_code\[11\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { DisplayModule:display_1|seven_segment_map~81 display_segments_code[11] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.744 ns ( 42.78 % ) " "Info: Total cell delay = 8.744 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.697 ns ( 57.22 % ) " "Info: Total interconnect delay = 11.697 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "20.441 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 DisplayModule:display_1|seven_segment_map~81 display_segments_code[11] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "20.441 ns" { VendingMachineController:controller|coin_total[5] {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} DisplayModule:display_1|seven_segment_map~81 {} display_segments_code[11] {} } { 0.000ns 1.834ns 0.000ns 0.301ns 0.677ns 0.000ns 0.000ns 0.448ns 0.692ns 0.000ns 0.765ns 0.673ns 0.000ns 0.000ns 0.000ns 0.527ns 0.649ns 0.000ns 0.000ns 0.000ns 0.000ns 0.499ns 4.632ns } { 0.000ns 0.485ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.398ns 0.414ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[5] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "20.441 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 DisplayModule:display_1|seven_segment_map~81 display_segments_code[11] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "20.441 ns" { VendingMachineController:controller|coin_total[5] {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[17]~39 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[23]~44 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~52 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~60 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 {} DisplayModule:display_1|seven_segment_map~81 {} display_segments_code[11] {} } { 0.000ns 1.834ns 0.000ns 0.301ns 0.677ns 0.000ns 0.000ns 0.448ns 0.692ns 0.000ns 0.765ns 0.673ns 0.000ns 0.000ns 0.000ns 0.527ns 0.649ns 0.000ns 0.000ns 0.000ns 0.000ns 0.499ns 4.632ns } { 0.000ns 0.485ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.398ns 0.414ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Product_codetoprice:comb_11\|product_price\[2\] product_code\[1\] clk -3.664 ns register " "Info: th for register \"Product_codetoprice:comb_11\|product_price\[2\]\" (data pin = \"product_code\[1\]\", clock pin = \"clk\") is -3.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.779 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 34 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.537 ns) 2.779 ns Product_codetoprice:comb_11\|product_price\[2\] 3 REG LCFF_X58_Y13_N17 9 " "Info: 3: + IC(1.171 ns) + CELL(0.537 ns) = 2.779 ns; Loc. = LCFF_X58_Y13_N17; Fanout = 9; REG Node = 'Product_codetoprice:comb_11\|product_price\[2\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { clk~clkctrl Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.83 % ) " "Info: Total cell delay = 1.496 ns ( 53.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 46.17 % ) " "Info: Total interconnect delay = 1.283 ns ( 46.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~clkctrl Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_11|product_price[2] {} } { 0.000ns 0.000ns 0.112ns 1.171ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns product_code\[1\] 1 PIN PIN_AB26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 4; PIN Node = 'product_code\[1\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { product_code[1] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.643 ns) + CELL(0.150 ns) 6.625 ns Product_codetoprice:comb_11\|Decoder0~1 2 COMB LCCOMB_X58_Y13_N16 1 " "Info: 2: + IC(5.643 ns) + CELL(0.150 ns) = 6.625 ns; Loc. = LCCOMB_X58_Y13_N16; Fanout = 1; COMB Node = 'Product_codetoprice:comb_11\|Decoder0~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { product_code[1] Product_codetoprice:comb_11|Decoder0~1 } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.709 ns Product_codetoprice:comb_11\|product_price\[2\] 3 REG LCFF_X58_Y13_N17 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.709 ns; Loc. = LCFF_X58_Y13_N17; Fanout = 9; REG Node = 'Product_codetoprice:comb_11\|product_price\[2\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Product_codetoprice:comb_11|Decoder0~1 Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.066 ns ( 15.89 % ) " "Info: Total cell delay = 1.066 ns ( 15.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.643 ns ( 84.11 % ) " "Info: Total interconnect delay = 5.643 ns ( 84.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { product_code[1] Product_codetoprice:comb_11|Decoder0~1 Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { product_code[1] {} product_code[1]~combout {} Product_codetoprice:comb_11|Decoder0~1 {} Product_codetoprice:comb_11|product_price[2] {} } { 0.000ns 0.000ns 5.643ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { clk clk~clkctrl Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_11|product_price[2] {} } { 0.000ns 0.000ns 0.112ns 1.171ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { product_code[1] Product_codetoprice:comb_11|Decoder0~1 Product_codetoprice:comb_11|product_price[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { product_code[1] {} product_code[1]~combout {} Product_codetoprice:comb_11|Decoder0~1 {} Product_codetoprice:comb_11|product_price[2] {} } { 0.000ns 0.000ns 5.643ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 16:23:18 2023 " "Info: Processing ended: Thu Sep 07 16:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
