// Seed: 2855109027
`timescale 1 ps / 1ps
module automatic module_0 ();
  logic id_0;
  type_4(
      1 + id_1[1] - 1 * id_2
  );
endmodule
`define pp_0 0
