vendor_name = ModelSim
source_file = 1, C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/full_adder.vhd
source_file = 1, C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/test_bench.vhd
source_file = 1, C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/inputs.txt
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/harsh/Desktop/Coding/quartus_arch_design/full_adder/db/full_adder.cbx.xml
design_name = hard_block
design_name = full_adder
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, full_adder, 1
instance = comp, \s~output\, s~output, full_adder, 1
instance = comp, \cout~output\, cout~output, full_adder, 1
instance = comp, \a~input\, a~input, full_adder, 1
instance = comp, \b~input\, b~input, full_adder, 1
instance = comp, \cin~input\, cin~input, full_adder, 1
instance = comp, \s~0\, s~0, full_adder, 1
instance = comp, \cout~0\, cout~0, full_adder, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, full_adder, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, full_adder, 1
