/**
* \file bz_reg_ana.h
* \brief Contains B20 Analog Related Registers
* \version: Ver 1.0
* \author :
* \date   : 2021/11/15 18:17
*
* Copyright 2021- Zealync Inc.
*/
#ifndef __BZ_REG_ANA_H__
#define __BZ_REG_ANA_H__


#define  REG_AUXADC0			(0x00)
#define  REG_CTADC0             (0x01)
#define  REG_CTADC1             (0x02)
#define  REG_CTADC2             (0x03)
#define  REG_CTADC3             (0x04)
#define  REG_CTADC4             (0x05)
#define  REG_CTADC5             (0x06)
#define  REG_CTADC6             (0x07)
#define  REG_CTADC7             (0x08)
#define  REG_MISC_TOP0          (0x09)
#define  REG_MISC_TOP1          (0x0A)
#define  REG_MISC_TOP2          (0x0B)
#define  REG_MISC_TOP3          (0x0C)
#define  REG_MISC_TOP4          (0x0D)
#define  REG_AUXPLL_LO          (0x0E)
#define  REG_BBPLL0             (0x0F)
#define  REG_BBPLL1             (0x10)
#define  REG_BBPLL2             (0x11)
#define  REG_BBPLL3             (0x12)
#define  REG_BBPLL4             (0x13)
#define  REG_BBPLL5             (0x14)
#define  REG_BBPLL6             (0x15)
#define  REG_RFPLL0             (0x16)
#define  REG_RFPLL1             (0x17)
#define  REG_RFPLL2             (0x18)
#define  REG_RFPLL3             (0x19)
#define  REG_RFPLL4             (0x1A)
#define  REG_RFPLL5             (0x1B)
#define  REG_RFPLL6             (0x1C)
#define  REG_RFPLL7             (0x1D)
#define  REG_RFPLL8             (0x1E)
#define  REG_RFPLL9             (0x1F)
#define  REG_RFPLL10            (0x20)
#define  REG_RFPLL11            (0x21)
#define  REG_AUXPLL0            (0x22)
#define  REG_AUXPLL1            (0x23)
#define  REG_AUXPLL2            (0x24)
#define  REG_AUXPLL3            (0x25)
#define  REG_AUXPLL4            (0x26)
#define  REG_AUXPLL5            (0x27)
#define  REG_AUXPLL6            (0x28)
#define  REG_AUXPLL7            (0x29)
#define  REG_AUXPLL8            (0x2A)
#define  REG_AUXPLL9            (0x2B)
#define  REG_AUXPLL10           (0x2C)
#define  REG_AUXPLL11           (0x2D)
#define  REG_SAR0               (0x2E)
#define  REG_SAR1               (0x2F)
#define  REG_SAR2               (0x30)
#define  REG_SAR3               (0x31)
#define  REG_SAR4               (0x32)
#define  REG_SAR5               (0x33)
#define  REG_SAR6               (0x34)
#define  REG_SAR7               (0x35)
#define  REG_SAR8               (0x36)
#define  REG_SYSREF0            (0x37)
#define  REG_LO0                (0x38)
#define  REG_LO1                (0x39)
#define  REG_LPBK1_0            (0x3A)
#define  REG_LPBK1_1            (0x3B)
#define  REG_LPBK2_0            (0x3C)
#define  REG_LPBK2_1            (0x3D)
#define  REG_RXFE0              (0x3E)
#define  REG_RXFE1              (0x3F)
#define  REG_RXFE2              (0x40)
#define  REG_RXFE3              (0x41)
#define  REG_RXFE4              (0x42)
#define  REG_RXFE5              (0x43)
#define  REG_RXFE6              (0x44)
#define  REG_RXFE7              (0x45)
#define  REG_RXFE8              (0x46)
#define  REG_RXFE9              (0x47)
#define  REG_RXFE10             (0x48)
#define  REG_RXFE11             (0x49)
#define  REG_RXFE12             (0x4A)
#define  REG_RXFE13             (0x4B)
#define  REG_RXFE14             (0x4C)
#define  REG_RXFE15             (0x4D)
#define  REG_BGR0               (0x4E)
#define  REG_TRX0               (0x4F)
#define  REG_PD0                (0x50)
#define  REG_RSTN0              (0x51)
#define  REG_DAC0               (0x52)
#define  REG_DAC1               (0x53)
#define  REG_DAC2               (0x54)
#define  REG_DAC3               (0x55)
#define  REG_DAC4               (0x56)
#define  REG_DAC5               (0x57)
#define  REG_DAC6               (0x58)
#define  REG_DAC7               (0x59)
#define  REG_DAC8               (0x5A)
#define  REG_DAC9               (0x5B)
#define  REG_DAC10              (0x5C)
#define  REG_DAC11              (0x5D)
#define  REG_DAC12              (0x5E)
#define  REG_DAC13              (0x5F)
#define  REG_DAC14              (0x60)
#define  REG_DAC15              (0x61)
#define  REG_DAC16              (0x62)
#define  REG_DAC17              (0x63)
#define  REG_DAC18              (0x64)
#define  REG_DAC19              (0x65)
#define  REG_DAC20              (0x66)
#define  REG_DAC21              (0x67)
#define  REG_DAC22              (0x68)
#define  REG_DAC23              (0x69)
#define  REG_DAC24              (0x6A)
#define  REG_DAC25              (0x6B)
#define  REG_TXFE0              (0x6C)
#define  REG_TXFE1              (0x6D)
#define  REG_TXFE2              (0x6E)
#define  REG_TXFE3              (0x6F)
#define  REG_TXFE4              (0x70)
#define  REG_TXFE5              (0x71)
#define  REG_TXFE6              (0x72)
#define  REG_TXFE7              (0x73)
#define  REG_TXLPF0             (0x74)
#define  REG_TXLPF1             (0x75)
#define  REG_TXLPF2             (0x76)
#define  REG_TXLPF3             (0x77)
#define  REG_TXLPF4             (0x78)
#define  REG_TXLPF5             (0x79)
#define  REG_TXLPF6             (0x7A)
#define  REG_TXLPF7             (0x7B)
#define  REG_TXLPF8             (0x7C)
#define  REG_TXLPF9             (0x7D)
#define  REG_TXLPF10            (0x7E)
#define  REG_TXLPF11            (0x7F)
#define  REG_TXLPF12            (0x80)
#define  REG_RXLPF_0            (0x81)
#define  REG_RXLPF_1            (0x82)
#define  REG_RXLPF_2            (0x83)
#define  REG_RXLPF_4            (0x84)
#define  REG_RXLPF_5            (0x85)
#define  REG_RXLPF_6            (0x86)
#define  REG_SYNC_0             (0x87)
#define  REG_SYNC_1             (0x88)
#define  REG_LVDS_0             (0x89)
#define  REG_LVDS_1             (0x8A)
#define  REG_LVDS_2             (0x8B)
#define  REG_LVDS_3             (0x8C)
#define  REG_LVDS_4             (0x8D)
#define  REG_LVDS_5             (0x8E)
#define  REG_LVDS_6             (0x8F)
#define  REG_LVDS_7             (0x90)
#define  REG_LVDS_8             (0x91)
#define  REG_LVDS_9             (0x92)
#define  REG_LVDS_10            (0x93)
#define  REG_LVDS_11            (0x94)
#define  REG_LVDS_12            (0x95)
#define  REG_LVDS_13            (0x96)

#define REG_J_PHYTOP_0          (0x20E)
#define REG_J_SYNCB_0           (0x20F)
#define REG_J204BTX01           (0x210)
#define REG_J204BTX02 		    (0x211)
#define REG_J204BTX03      		(0x212)
#define REG_J204BTX04     		(0x213)
#define REG_J204BRX00		    (0x214)
#define REG_J204BRX01      		(0x215)
#define REG_J204BRX02     		(0x216)
#define REG_J204BRX03     		(0x217)
#define REG_J204BRX04      		(0x218)
#define REG_J204BRX05      		(0x219)
#define REG_J204BRX06         	(0x21A)
#define REG_J204BRX07        	(0x21B)
#define REG_J204BRX08         	(0x21C)
#define REG_J204BRX09         	(0x21D)
#define REG_J204BRX10         	(0x21E)
#define REG_J204BRX11         	(0x21F)
#define REG_J204BRX12         	(0x220)
#define REG_J204BRX13         	(0x221)
#define REG_J204BRX14         	(0x222)
#define REG_J204BRX15         	(0x223)
#define REG_J204BRX16        	(0x224)
#define REG_J204BRX17        	(0x225)
#define REG_J204BRX18        	(0x226)
#define REG_J204BRX19        	(0x227)
#define REG_J204BRX20        	(0x228)
#define REG_J204BRX21        	(0x229)
#define REG_J204BRX22        	(0x22A)
#define REG_J204BRX23        	(0x22B)
#define REG_J204BRX24        	(0x22C)
#define REG_J204BRX25        	(0x22D)
#define REG_J204BRX26        	(0x22E)
#define REG_J204BRX27        	(0x22F)

#define REGOUT_J204BRX00        (REGOUT_OFFSET + 0x2B)
#define REGOUT_J204BRX01        (REGOUT_OFFSET + 0x2C)
#define REGOUT_J204BRX02        (REGOUT_OFFSET + 0x2D)
#define REGOUT_J204BRX03        (REGOUT_OFFSET + 0x2E)
#define REGOUT_J204BRX04        (REGOUT_OFFSET + 0x2F)
#define REGOUT_J204BRX05        (REGOUT_OFFSET + 0x30)
#define REGOUT_J204BRX06        (REGOUT_OFFSET + 0x31)
#define REGOUT_J204BRX07        (REGOUT_OFFSET + 0x32)
#define REGOUT_J204BRX08        (REGOUT_OFFSET + 0x33)
#define REGOUT_J204BRX09        (REGOUT_OFFSET + 0x34)
#define REGOUT_J204BRX10        (REGOUT_OFFSET + 0x35)
#define REGOUT_J204BTX00        (REGOUT_OFFSET + 0x36)
#define REGOUT_J204BTX01        (REGOUT_OFFSET + 0x37)
#define REGOUT_J204BTX02        (REGOUT_OFFSET + 0x38)
#define REGOUT_J204BTX03        (REGOUT_OFFSET + 0x39)
#define REGOUT_J204BTX04        (REGOUT_OFFSET + 0x3A)
#define REGOUT_J204BTX05        (REGOUT_OFFSET + 0x3B)
#define REGOUT_J204BTX06        (REGOUT_OFFSET + 0x3C)
#define REGOUT_J204BTX07        (REGOUT_OFFSET + 0x3D)
#define REGOUT_J204BTX08        (REGOUT_OFFSET + 0x3E)
#define REGOUT_DAC0             (REGOUT_OFFSET + 0x40)
#define REGOUT_DAC1             (REGOUT_OFFSET + 0x41)
#define REGOUT_TXLPF0           (REGOUT_OFFSET + 0x42)
#define REGOUT_CTADC0           (REGOUT_OFFSET + 0x43)
#define REGOUT_BBPLL0           (REGOUT_OFFSET + 0x44)
#define REGOUT_BBPLL1           (REGOUT_OFFSET + 0x45)
#define REGOUT_RFPLL0           (REGOUT_OFFSET + 0x46)
#define REGOUT_RFPLL1           (REGOUT_OFFSET + 0x47)
#define REGOUT_AUXPLL0          (REGOUT_OFFSET + 0x48)
#define REGOUT_AUXPLL1          (REGOUT_OFFSET + 0x49)
#define REGOUT_SYSREF_0         (REGOUT_OFFSET + 0x4A)
#define REGOUT_RXFE_0           (REGOUT_OFFSET + 0x4B)

#endif //__RF_PLL_H__


