<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu May  9 18:54:15 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck190:part0:3.2" DEVICE="xcvc1902" NAME="bd_98fb" PACKAGE="vsva2197" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="23" NAME="acr_m_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_m_aud">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_m_aud"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="acr_n_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_n_aud">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_n_aud"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="acr_valid" SIGIS="data" SIGNAME="dp_acr_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="acr_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="adaptive_sdp_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_adaptive_sdp_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="adaptive_sdp_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="adaptive_sdp_vld" SIGIS="data" SIGNAME="dp_adaptive_sdp_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="adaptive_sdp_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aud_axi_egress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="aud_axi_egress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aud_axi_egress_tready" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aud_axi_egress_tvalid" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_axis_audio_egress_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_rx_data_en_out_n" SIGIS="undef" SIGNAME="dp_aux_rx_data_en_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_en_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_aux_rx_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="aux_rx_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="clkwiz_rx_locked_out" SIGIS="undef" SIGNAME="clk_wiz_locked">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz" PORT="locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dprxss_dp_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_axi_int">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="axi_int"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="edid_iic_scl_i" SIGIS="undef" SIGNAME="dp_i2c_scl_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_scl_o" SIGIS="undef" SIGNAME="dp_i2c_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_scl_t" SIGIS="undef" SIGNAME="dp_i2c_scl_enable_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_scl_enable_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="edid_iic_sda_i" SIGIS="undef" SIGNAME="dp_i2c_sda_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_sda_o" SIGIS="undef" SIGNAME="dp_i2c_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="edid_iic_sda_t" SIGIS="undef" SIGNAME="dp_i2c_sda_enable_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="i2c_sda_enable_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_aud_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_aud_axis_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_aud_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_aud_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_m_aud_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="m_aud_axis_aresetn"/>
        <CONNECTION INSTANCE="notof_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="299997009" DIR="I" NAME="m_axis_aclk_stream1" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_stream1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_phy_rx_sb_control_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_phy_rx_sb_control_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_phy_rx_sb_control_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_control_axi4s_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="119" NAME="m_axis_video_stream1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_video_stream1_tlast" SIGIS="undef" SIGNAME="vb1_m_axis_video_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_video_stream1_tready" SIGIS="undef" SIGNAME="vb1_m_axis_video_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="m_axis_video_stream1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_video_stream1_tvalid" SIGIS="undef" SIGNAME="vb1_m_axis_video_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vb1" PORT="m_axis_video_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_dec_clk_out" SIGIS="undef" SIGNAME="clk_wiz_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz" PORT="clk_out1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="rx_gt_ctrl_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_gt_ctrl_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_gt_ctrl_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_hpd" SIGIS="data" SIGNAME="dp_rx_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="506250000" DIR="I" NAME="rx_lnk_clk" SIGIS="clk" SIGNAME="External_Ports_rx_lnk_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_lnk_clk"/>
        <CONNECTION INSTANCE="clk_wiz" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="rx_misc0_str1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_misc0_str1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_misc0_str1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="rx_misc1_str1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_misc1_str1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_misc1_str1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="299997009" DIR="I" NAME="rx_vid_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_vid_clk"/>
        <CONNECTION INSTANCE="vb1" PORT="vid_pixel_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_vid_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="rx_vid_rst"/>
        <CONNECTION INSTANCE="vb1" PORT="vid_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="xbar" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="xbar" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xbar" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane0_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane0_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane0_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane1_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane1_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane1_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane2_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane2_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane2_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane2_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_lnk_rx_lane3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_lnk_rx_lane3_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="s_axis_lnk_rx_lane3_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_lnk_rx_lane3_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_axi4s_lane3_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="s_axis_phy_rx_sb_status_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_phy_rx_sb_status_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_phy_rx_sb_status_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp" PORT="lnk_rx_sb_status_axi4s_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="dp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="dp_s_axilite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00005000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00005FFF" INSTANCE="clk_wiz" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="dp"/>
        <PERIPHERAL INSTANCE="clk_wiz"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_phy_rx_sb_status" NAME="s_axis_phy_rx_sb_status" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phy_rx_sb_status_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_phy_rx_sb_status_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phy_rx_sb_status_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_lnk_rx_sb_control_axi4s" NAME="m_axis_phy_rx_sb_control" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_phy_rx_sb_control_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_phy_rx_sb_control_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_phy_rx_sb_control_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane0" NAME="s_axis_lnk_rx_lane0" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane0_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane1" NAME="s_axis_lnk_rx_lane1" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane1_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane1_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane1_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane1_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane2" NAME="s_axis_lnk_rx_lane2" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane2_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane2_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane2_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane2_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane3" NAME="s_axis_lnk_rx_lane3" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_lnk_rx_lane3_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_lnk_rx_lane3_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_lnk_rx_lane3_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_lnk_rx_lane3_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_i2c_edid" NAME="edid_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="edid_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="edid_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="edid_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="edid_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="edid_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="edid_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dp_aud_axi_egress" NAME="aud_axi_egress" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="aud_axi_egress_tdata"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="aud_axi_egress_tid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="aud_axi_egress_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="aud_axi_egress_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="vb1_m_axis_video" NAME="m_axis_video_stream1" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_stream1_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_stream1_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_stream1_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_stream1_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_stream1_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="11" FULLNAME="/clk_wiz" HWVERSION="1.0" INSTANCE="clk_wiz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="101.25000"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2835.00000"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="1.97531"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="2.59259"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="405.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="94.50000"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="4b06 0001 1600 0e0e bb00 0101 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0202 000f 0006 0000 0000 0e80 420d 43e9 1188 0002 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="4b06 0001 1600 0e0e 1a00 0202 0b00 0101 0a00 0000 0a00 0101 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0202 000f 0006 0000 0000 0e80 420d 43e9 1188 0002 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0b00 0101 0a00 0202 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="4b06 0001 1600 0e0e bb00 0101 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0202 000f 0006 0000 0000 0e80 420d 43e9 1188 0002 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="1"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="506.25"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="385.714"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="28.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="7.000000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="405.000,100.000,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_98fb_clk_wiz_0"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PERF_MODE" VALUE="FULL"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="506.250"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="385.714"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00005000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00005FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="506250000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_rx_lnk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_lnk_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="405000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_dec_clk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_dec_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkwiz_rx_locked_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xbar_M00_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/dp" HWVERSION="8.1" INSTANCE="dp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="displayport" VLNV="xilinx.com:ip:displayport:8.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=displayport;v=v8_0;d=pg064-displayport.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUDIO_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="C_BUF_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="bd_98fb_dp_0"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xcvc1902"/>
        <PARAMETER NAME="C_DUAL_PIXEL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_EDP_EN" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_8B10B_DEC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_8B10B_ENC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DSC" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_FEC_ENCODER_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_FLOW_DIRECTION" VALUE="1"/>
        <PARAMETER NAME="C_GT_DATAWIDTH" VALUE="2"/>
        <PARAMETER NAME="C_IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="C_INCLUDE_CLK_RECOV_SUPPORT" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_FEC_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_HDCP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_HDCP22" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_VID_EDID" VALUE="0"/>
        <PARAMETER NAME="C_IS_VERSAL" VALUE="1"/>
        <PARAMETER NAME="C_LANE_COUNT" VALUE="4"/>
        <PARAMETER NAME="C_LINK_RATE" VALUE="30"/>
        <PARAMETER NAME="C_MAX_BITS_PER_COLOR" VALUE="10"/>
        <PARAMETER NAME="C_MST_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_MST_STREAMS" VALUE="2"/>
        <PARAMETER NAME="C_PHY_TYPE_EXTERNAL" VALUE="1"/>
        <PARAMETER NAME="C_PROTOCOL_SELECTION" VALUE="2"/>
        <PARAMETER NAME="C_QUAD_PIXEL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SECONDARY_SUPPORT" VALUE="1"/>
        <PARAMETER NAME="C_SIM_MODE" VALUE="0"/>
        <PARAMETER NAME="C_VENDOR_SPECIFIC" VALUE="1"/>
        <PARAMETER NAME="C_YCRCB_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_YONLY_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_YUV420_ENABLE" VALUE="0"/>
        <PARAMETER NAME="AXI_Frequency" VALUE="40"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y0"/>
        <PARAMETER NAME="C_VERSAL" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_98fb_dp_0"/>
        <PARAMETER NAME="Data_flow_direction" VALUE="Receive_Sink_Core"/>
        <PARAMETER NAME="Dual_Pixel_Enable" VALUE="false"/>
        <PARAMETER NAME="ENABLE_8B10B_DEC" VALUE="true"/>
        <PARAMETER NAME="ENABLE_8B10B_ENC" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DSC" VALUE="0"/>
        <PARAMETER NAME="Enable_HDCP22_Encryption_Hooks" VALUE="false"/>
        <PARAMETER NAME="Enable_HDCP_Encryption_Hooks" VALUE="false"/>
        <PARAMETER NAME="Enable_of_Audio_Channels" VALUE="true"/>
        <PARAMETER NAME="FEC_ENCODER_DELAY" VALUE="0"/>
        <PARAMETER NAME="GT_Data_Width" VALUE="2"/>
        <PARAMETER NAME="IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="INCLUDE_CLK_RECOV_SUPPORT" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_FEC_PORTS" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_VID_EDID" VALUE="0"/>
        <PARAMETER NAME="Link_Rate" VALUE="8.1"/>
        <PARAMETER NAME="MST_Enable" VALUE="false"/>
        <PARAMETER NAME="Max_Bits_Per_Color" VALUE="10"/>
        <PARAMETER NAME="Number_of_Audio_Channels" VALUE="2"/>
        <PARAMETER NAME="Number_of_Lanes" VALUE="4"/>
        <PARAMETER NAME="Number_of_MST_Streams" VALUE="2"/>
        <PARAMETER NAME="PHY_type_External" VALUE="External_phy"/>
        <PARAMETER NAME="Protocol_Selection" VALUE="DP_1_3"/>
        <PARAMETER NAME="Quad_Pixel_Enable" VALUE="true"/>
        <PARAMETER NAME="SIM_Mode" VALUE="false"/>
        <PARAMETER NAME="SS_Mode" VALUE="true"/>
        <PARAMETER NAME="SupportLevel" VALUE="0"/>
        <PARAMETER NAME="TX_GT_BufferBypass" VALUE="false"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="Vendor_Specific" VALUE="true"/>
        <PARAMETER NAME="YCRCB_Enable" VALUE="true"/>
        <PARAMETER NAME="YOnly_Enable" VALUE="true"/>
        <PARAMETER NAME="YUV420_ENABLE" VALUE="0"/>
        <PARAMETER NAME="aux_io_loc" VALUE="1"/>
        <PARAMETER NAME="aux_io_type" VALUE="0"/>
        <PARAMETER NAME="eDP_Enable" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="23" NAME="acr_m_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_m_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_m_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="acr_n_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_acr_n_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_n_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="acr_valid" SIGIS="undef" SIGNAME="dp_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adaptive_sdp_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_adaptive_sdp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adaptive_sdp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adaptive_sdp_vld" SIGIS="undef" SIGNAME="dp_adaptive_sdp_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adaptive_sdp_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_rst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="notof_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="notof_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_en_out_n" SIGIS="undef" SIGNAME="dp_aux_rx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_aux_rx_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_int" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_axi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dprxss_dp_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bw_changed_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="i2c_scl_enable_n" SIGIS="undef" SIGNAME="dp_i2c_scl_enable_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2c_scl_in" SIGIS="undef" SIGNAME="dp_i2c_scl_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_scl_o" SIGIS="undef" SIGNAME="dp_i2c_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_sda_enable_n" SIGIS="undef" SIGNAME="dp_i2c_sda_enable_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2c_sda_in" SIGIS="undef" SIGNAME="dp_i2c_sda_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2c_sda_o" SIGIS="undef" SIGNAME="dp_i2c_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="edid_iic_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_bw_hbr2_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="link_bw_high_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_m_aud" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_m_vid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_n_aud" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="lnk_n_vid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane0_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane0_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane1_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane1_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane2_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane2_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane2_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane2_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane2_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane2_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane2_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane2_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="lnk_rx_axi4s_lane3_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane3_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_axi4s_lane3_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane3_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="lnk_rx_axi4s_lane3_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane3_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_axi4s_lane3_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_axi4s_lane3_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_lnk_rx_lane3_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lnk_rx_sb_control_axi4s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_phy_rx_sb_control_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_sb_control_axi4s_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_phy_rx_sb_control_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_sb_control_axi4s_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_control_axi4s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_phy_rx_sb_control_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="lnk_rx_sb_status_axi4s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_phy_rx_sb_status_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lnk_rx_sb_status_axi4s_tready" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_phy_rx_sb_status_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lnk_rx_sb_status_axi4s_tvalid" SIGIS="undef" SIGNAME="dp_lnk_rx_sb_status_axi4s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axis_phy_rx_sb_status_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_aud_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_aud_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_aud_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_m_aud_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_audio_egress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="aud_axi_egress_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_audio_egress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="aud_axi_egress_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_audio_egress_tready" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="aud_axi_egress_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_audio_egress_tvalid" SIGIS="undef" SIGNAME="dp_m_axis_audio_egress_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="aud_axi_egress_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_bpc" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_bpc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="bpc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_cformat" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_cformat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="color_format"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="405000000" DIR="I" NAME="rx_dec_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_gt_ctrl_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_gt_ctrl_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_gt_ctrl_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_hpd" SIGIS="undef" SIGNAME="dp_rx_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="506250000" DIR="I" NAME="rx_lnk_clk" SIGIS="clk" SIGNAME="External_Ports_rx_lnk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_lnk_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rx_misc0_str1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_misc0_str1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_misc0_str1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rx_misc1_str1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_misc1_str1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_misc1_str1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="rx_vid_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_enable" SIGIS="undef" SIGNAME="dp_rx_vid_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_hsync" SIGIS="undef" SIGNAME="dp_rx_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_vid_msa_hres" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_msa_hres">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="dp_hres"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_vid_msa_vres" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel2" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rx_vid_pixel3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_pixel3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_vid_pixel_mode" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="pixel_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_vid_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_vid_vsync" SIGIS="undef" SIGNAME="dp_rx_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vb1" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xbar" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xbar_M01_AXI" DATAWIDTH="32" NAME="dp_s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_i2c_edid" NAME="i2c_edid" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="i2c_scl_in"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="i2c_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="i2c_scl_enable_n"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="i2c_sda_in"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="i2c_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="i2c_sda_enable_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane0" NAME="lnk_rx_axi4s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane1" NAME="lnk_rx_axi4s_lane1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane1_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane2" NAME="lnk_rx_axi4s_lane2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane2_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane2_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane2_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane2_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_lnk_rx_lane3" NAME="lnk_rx_axi4s_lane3" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_axi4s_lane3_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_axi4s_lane3_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="lnk_rx_axi4s_lane3_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_axi4s_lane3_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_phy_rx_sb_status" NAME="lnk_rx_sb_status_axi4s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_sb_status_axi4s_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_sb_status_axi4s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_sb_status_axi4s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_lnk_rx_sb_control_axi4s" NAME="lnk_rx_sb_control_axi4s" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="lnk_rx_sb_control_axi4s_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="lnk_rx_sb_control_axi4s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="lnk_rx_sb_control_axi4s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_aud_axi_egress" NAME="aud_axi_egress" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_audio_egress_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_audio_egress_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_audio_egress_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_audio_egress_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_dp_rx_vid_intf_str0" NAME="dp_rx_vid_intf_str0" TYPE="INITIATOR" VLNV="xilinx.com:interface:dp_vid:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TX_VID_ENABLE" PHYSICAL="rx_vid_enable"/>
            <PORTMAP LOGICAL="TX_VID_HSYNC" PHYSICAL="rx_vid_hsync"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL0" PHYSICAL="rx_vid_pixel0"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL1" PHYSICAL="rx_vid_pixel1"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL2" PHYSICAL="rx_vid_pixel2"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL3" PHYSICAL="rx_vid_pixel3"/>
            <PORTMAP LOGICAL="TX_VID_VSYNC" PHYSICAL="rx_vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/notof_0" HWVERSION="2.0" INSTANCE="notof_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_98fb_notof_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_aud_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_aud_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="notof_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="aud_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/vb1" HWVERSION="1.0" INSTANCE="vb1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dp_videoaxi4s_bridge" VLNV="xilinx.com:ip:dp_videoaxi4s_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_ENABLE_420_FOR_MAX_8k30" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_420_FOR_MAX_8k60" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_DSC" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_DSC_DUMMY_BYTES_IN_RX" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_INTERNAL_REMAP" VALUE="true"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_MAX_BPC" VALUE="10"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH_BRIDGE_OUTPUT" VALUE="120"/>
        <PARAMETER NAME="C_PPC" VALUE="4"/>
        <PARAMETER NAME="C_START_DSC_BYTE_FROM_LSB" VALUE="true"/>
        <PARAMETER NAME="C_UG934_COMPLIANCE" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_98fb_vb1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="bpc" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_bpc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_bpc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="color_format" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_cformat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_cformat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="debug_port" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="dp_hres" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_msa_hres">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_msa_hres"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="hres_cntr_out" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_stream1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk_stream1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_video_stream1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="vb1_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_video_stream1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="vb1_m_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_video_stream1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_tuser" RIGHT="0" SIGIS="undef" SIGNAME="vb1_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_video_stream1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="vb1_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="m_axis_video_stream1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="pixel_mode" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_error" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="dp_rx_vid_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef" SIGNAME="dp_rx_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel2" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="vid_pixel3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_vid_pixel3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_pixel3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="vid_pixel_clk" SIGIS="clk" SIGNAME="External_Ports_rx_vid_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rx_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef" SIGNAME="dp_rx_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="rx_vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vres_cntr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_dp_rx_vid_intf_str0" NAME="dp_vid" TYPE="TARGET" VLNV="xilinx.com:interface:dp_vid:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TX_VID_ENABLE" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="TX_VID_HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL0" PHYSICAL="vid_pixel0"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL1" PHYSICAL="vid_pixel1"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL2" PHYSICAL="vid_pixel2"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL3" PHYSICAL="vid_pixel3"/>
            <PORTMAP LOGICAL="TX_VID_VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vb1_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="bd_98fb_xbar_0" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/xbar" HWVERSION="1.0" INSTANCE="xbar" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_98fb_xbar_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_98fb_xbar_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_98fb_xbar_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="10" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="clk_wiz_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="dp_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="dp_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="dp_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="dp_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="dp_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="dp_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="dp_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="dp_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="dp_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="dp_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="xbar_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="xbar_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="xbar_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="xbar_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="xbar_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="xbar_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="xbar_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_98fb_imp" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xbar_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xbar_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
