{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 12:25:22 2009 " "Info: Processing started: Fri Feb 27 12:25:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_Module -c Clock_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_Module -c Clock_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50_K " "Info: Assuming node \"Clk_50_K\" is an undefined clock" {  } { { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50_K" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 168 232 448 "Wr_n" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50_K register lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\] register lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 200.2 MHz 4.995 ns Internal " "Info: Clock \"Clk_50_K\" has Internal fmax of 200.2 MHz between source register \"lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]\" (period= 4.995 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.788 ns + Longest register register " "Info: + Longest register to register delay is 4.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X23_Y24_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y24_N17; Fanout = 4; REG Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.509 ns) 0.921 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X23_Y24_N16 2 " "Info: 2: + IC(0.412 ns) + CELL(0.509 ns) = 0.921 ns; Loc. = LCCOMB_X23_Y24_N16; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.987 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X23_Y24_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.987 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.053 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X23_Y24_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.053 ns; Loc. = LCCOMB_X23_Y24_N20; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.119 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X23_Y24_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.119 ns; Loc. = LCCOMB_X23_Y24_N22; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.185 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X23_Y24_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.185 ns; Loc. = LCCOMB_X23_Y24_N24; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.251 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X23_Y24_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.251 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.317 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X23_Y24_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.317 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.383 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X23_Y24_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.383 ns; Loc. = LCCOMB_X23_Y24_N30; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.449 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X23_Y23_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.449 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.515 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X23_Y23_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.515 ns; Loc. = LCCOMB_X23_Y23_N2; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.581 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X23_Y23_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.581 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.647 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X23_Y23_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.647 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.713 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X23_Y23_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.713 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.779 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X23_Y23_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.066 ns) = 1.779 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.845 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X23_Y23_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.066 ns) = 1.845 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.911 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X23_Y23_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.066 ns) = 1.911 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.447 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita15~2 18 COMB LCCOMB_X23_Y23_N16 5 " "Info: 18: + IC(0.000 ns) + CELL(0.536 ns) = 2.447 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 5; COMB Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_comb_bita15~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.285 ns) 3.399 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~52 19 COMB LCCOMB_X25_Y23_N6 16 " "Info: 19: + IC(0.667 ns) + CELL(0.285 ns) = 3.399 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 16; COMB Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|_~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.708 ns) 4.788 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 20 REG FF_X25_Y21_N31 3 " "Info: 20: + IC(0.681 ns) + CELL(0.708 ns) = 4.788 ns; Loc. = FF_X25_Y21_N31; Fanout = 3; REG Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 63.24 % ) " "Info: Total cell delay = 3.028 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.760 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.760 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.788 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.412ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.681ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.285ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50_K\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.613 ns) 2.828 ns lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\] 4 REG FF_X25_Y21_N31 3 " "Info: 4: + IC(1.137 ns) + CELL(0.613 ns) = 2.828 ns; Loc. = FF_X25_Y21_N31; Fanout = 3; REG Node = 'lpm_counter21:inst12\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.64 % ) " "Info: Total cell delay = 1.517 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K source 2.821 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50_K\" to source register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.613 ns) 2.821 ns lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X23_Y24_N17 4 " "Info: 4: + IC(1.130 ns) + CELL(0.613 ns) = 2.821 ns; Loc. = FF_X23_Y24_N17; Fanout = 4; REG Node = 'lpm_counter22:inst10\|lpm_counter:lpm_counter_component\|cntr_7nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.78 % ) " "Info: Total cell delay = 1.517 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.22 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_7nl.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_7nl.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.788 ns" { lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita13~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita14~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~COUT {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_comb_bita15~2 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|_~52 {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.412ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.681ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.285ns 0.708ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst12|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[15] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter22:inst10|lpm_counter:lpm_counter_component|cntr_7nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.130ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] Time_Low_Sel_n Wr_n 4.001 ns register " "Info: tsu for register \"lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (data pin = \"Time_Low_Sel_n\", clock pin = \"Wr_n\") is 4.001 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.847 ns + Longest pin register " "Info: + Longest pin to register delay is 6.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Time_Low_Sel_n 1 PIN PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U12; Fanout = 1; PIN Node = 'Time_Low_Sel_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Time_Low_Sel_n } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 248 88 256 264 "Time_Low_Sel_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns Time_Low_Sel_n~input 2 COMB IOIBUF_X29_Y0_N8 16 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOIBUF_X29_Y0_N8; Fanout = 16; COMB Node = 'Time_Low_Sel_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { Time_Low_Sel_n Time_Low_Sel_n~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 248 88 256 264 "Time_Low_Sel_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.256 ns) + CELL(0.708 ns) 6.847 ns lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG FF_X25_Y22_N27 1 " "Info: 3: + IC(5.256 ns) + CELL(0.708 ns) = 6.847 ns; Loc. = FF_X25_Y22_N27; Fanout = 1; REG Node = 'lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.964 ns" { Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 23.24 % ) " "Info: Total cell delay = 1.591 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.256 ns ( 76.76 % ) " "Info: Total interconnect delay = 5.256 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { Time_Low_Sel_n Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.847 ns" { Time_Low_Sel_n {} Time_Low_Sel_n~input {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 5.256ns } { 0.000ns 0.883ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 168 232 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 168 232 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 232 88 256 248 "Wr_n" "" } { 432 168 232 448 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.613 ns) 2.828 ns lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] 4 REG FF_X25_Y22_N27 1 " "Info: 4: + IC(1.137 ns) + CELL(0.613 ns) = 2.828 ns; Loc. = FF_X25_Y22_N27; Fanout = 1; REG Node = 'lpm_dff17:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.64 % ) " "Info: Total cell delay = 1.517 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { Time_Low_Sel_n Time_Low_Sel_n~input lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.847 ns" { Time_Low_Sel_n {} Time_Low_Sel_n~input {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 5.256ns } { 0.000ns 0.883ns 0.708ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff17:inst1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.174ns 1.137ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50_K Time_H_Enbl lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 11.083 ns register " "Info: tco from clock \"Clk_50_K\" to destination pin \"Time_H_Enbl\" through register \"lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]\" is 11.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K source 2.823 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50_K\" to source register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.613 ns) 2.823 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X25_Y23_N17 4 " "Info: 4: + IC(1.132 ns) + CELL(0.613 ns) = 2.823 ns; Loc. = FF_X25_Y23_N17; Fanout = 4; REG Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.74 % ) " "Info: Total cell delay = 1.517 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.26 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.028 ns + Longest register pin " "Info: + Longest register to pin delay is 8.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X25_Y23_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y23_N17; Fanout = 4; REG Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 116 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.509 ns) 0.898 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X25_Y23_N16 2 " "Info: 2: + IC(0.389 ns) + CELL(0.509 ns) = 0.898 ns; Loc. = LCCOMB_X25_Y23_N16; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.964 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X25_Y23_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.964 ns; Loc. = LCCOMB_X25_Y23_N18; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.030 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X25_Y23_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.030 ns; Loc. = LCCOMB_X25_Y23_N20; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.096 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X25_Y23_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.096 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.162 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X25_Y23_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.162 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.228 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X25_Y23_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.228 ns; Loc. = LCCOMB_X25_Y23_N26; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.294 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X25_Y23_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.294 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.360 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X25_Y23_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.360 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.426 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X25_Y22_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.426 ns; Loc. = LCCOMB_X25_Y22_N0; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.492 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X25_Y22_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.492 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.558 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X25_Y22_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.558 ns; Loc. = LCCOMB_X25_Y22_N4; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.624 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X25_Y22_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.624 ns; Loc. = LCCOMB_X25_Y22_N6; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.690 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X25_Y22_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.690 ns; Loc. = LCCOMB_X25_Y22_N8; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.756 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X25_Y22_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.066 ns) = 1.756 ns; Loc. = LCCOMB_X25_Y22_N10; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.822 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X25_Y22_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.066 ns) = 1.822 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.888 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X25_Y22_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.066 ns) = 1.888 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 1; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.424 ns lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~2 18 COMB LCCOMB_X25_Y22_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.536 ns) = 2.424 ns; Loc. = LCCOMB_X25_Y22_N16; Fanout = 2; COMB Node = 'lpm_counter21:inst\|lpm_counter:lpm_counter_component\|cntr_lak:auto_generated\|counter_comb_bita15~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 } "NODE_NAME" } } { "db/cntr_lak.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_lak.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.425 ns) 3.641 ns inst14 19 COMB LCCOMB_X25_Y23_N12 1 " "Info: 19: + IC(0.792 ns) + CELL(0.425 ns) = 3.641 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 328 752 816 376 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(2.159 ns) 8.028 ns Time_H_Enbl~output 20 COMB IOOBUF_X36_Y0_N16 1 " "Info: 20: + IC(2.228 ns) + CELL(2.159 ns) = 8.028 ns; Loc. = IOOBUF_X36_Y0_N16; Fanout = 1; COMB Node = 'Time_H_Enbl~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { inst14 Time_H_Enbl~output } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 624 1472 1648 640 "Time_H_Enbl" "" } { 336 816 893 352 "Time_H_Enbl" "" } { 488 408 480 504 "Time_H_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.028 ns Time_H_Enbl 21 PIN PIN_U14 0 " "Info: 21: + IC(0.000 ns) + CELL(0.000 ns) = 8.028 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'Time_H_Enbl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 624 1472 1648 640 "Time_H_Enbl" "" } { 336 816 893 352 "Time_H_Enbl" "" } { 488 408 480 504 "Time_H_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.619 ns ( 57.54 % ) " "Info: Total cell delay = 4.619 ns ( 57.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.409 ns ( 42.46 % ) " "Info: Total interconnect delay = 3.409 ns ( 42.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 {} inst14 {} Time_H_Enbl~output {} Time_H_Enbl {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.792ns 2.228ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.425ns 2.159ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 inst14 Time_H_Enbl~output Time_H_Enbl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_reg_bit[0] {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita0~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita1~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita2~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita3~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita4~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita5~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita6~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita7~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita8~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita9~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita10~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita11~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita12~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita13~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita14~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~COUT {} lpm_counter21:inst|lpm_counter:lpm_counter_component|cntr_lak:auto_generated|counter_comb_bita15~2 {} inst14 {} Time_H_Enbl~output {} Time_H_Enbl {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.792ns 2.228ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.425ns 2.159ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LT_Sel\[2\] T_Stamp\[1\] 11.227 ns Longest " "Info: Longest tpd from source pin \"LT_Sel\[2\]\" to destination pin \"T_Stamp\[1\]\" is 11.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LT_Sel\[2\] 1 PIN PIN_V4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V4; Fanout = 1; PIN Node = 'LT_Sel\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LT_Sel[2] } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 128 88 256 144 "LT_Sel\[2..0\]" "" } { 376 1360 1464 392 "LT_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns LT_Sel\[2\]~input 2 COMB IOIBUF_X14_Y0_N15 8 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOIBUF_X14_Y0_N15; Fanout = 8; COMB Node = 'LT_Sel\[2\]~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { LT_Sel[2] LT_Sel[2]~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 128 88 256 144 "LT_Sel\[2..0\]" "" } { 376 1360 1464 392 "LT_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.546 ns) + CELL(0.425 ns) 5.854 ns lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|result_node\[1\]~1612 3 COMB LCCOMB_X24_Y22_N22 1 " "Info: 3: + IC(4.546 ns) + CELL(0.425 ns) = 5.854 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; COMB Node = 'lpm_mux4:inst26\|lpm_mux:lpm_mux_component\|mux_bqc:auto_generated\|result_node\[1\]~1612'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { LT_Sel[2]~input lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[1]~1612 } "NODE_NAME" } } { "db/mux_bqc.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/mux_bqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(3.561 ns) 11.227 ns T_Stamp\[1\]~output 4 COMB IOOBUF_X0_Y26_N16 1 " "Info: 4: + IC(1.812 ns) + CELL(3.561 ns) = 11.227 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'T_Stamp\[1\]~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[1]~1612 T_Stamp[1]~output } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 408 1480 1656 424 "T_Stamp\[7..0\]" "" } { 288 1528 1632 304 "T_Stamp\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.227 ns T_Stamp\[1\] 5 PIN PIN_F3 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 11.227 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'T_Stamp\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T_Stamp[1]~output T_Stamp[1] } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 408 1480 1656 424 "T_Stamp\[7..0\]" "" } { 288 1528 1632 304 "T_Stamp\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.869 ns ( 43.37 % ) " "Info: Total cell delay = 4.869 ns ( 43.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.358 ns ( 56.63 % ) " "Info: Total interconnect delay = 6.358 ns ( 56.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.227 ns" { LT_Sel[2] LT_Sel[2]~input lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[1]~1612 T_Stamp[1]~output T_Stamp[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.227 ns" { LT_Sel[2] {} LT_Sel[2]~input {} lpm_mux4:inst26|lpm_mux:lpm_mux_component|mux_bqc:auto_generated|result_node[1]~1612 {} T_Stamp[1]~output {} T_Stamp[1] {} } { 0.000ns 0.000ns 4.546ns 1.812ns 0.000ns } { 0.000ns 0.883ns 0.425ns 3.561ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst31 GPS_1Hz Clk_50_K -1.804 ns register " "Info: th for register \"inst31\" (data pin = \"GPS_1Hz\", clock pin = \"Clk_50_K\") is -1.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50_K destination 2.818 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50_K\" to destination register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50_K 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_50_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50_K } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_50_K~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_50_K~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_50_K Clk_50_K~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_50_K~inputclkctrl 3 COMB CLKCTRL_G4 125 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'Clk_50_K~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_50_K~input Clk_50_K~inputclkctrl } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 280 88 256 296 "Clk_50_K" "" } { 248 496 568 264 "Clk_50_K" "" } { 32 672 728 48 "Clk_50_K" "" } { 80 216 272 96 "Clk_50_K" "" } { 608 808 864 624 "Clk_50_K" "" } { 720 224 280 736 "Clk_50_K" "" } { 464 776 832 480 "Clk_50_K" "" } { 816 352 416 832 "Clk_50_K" "" } { 816 528 592 832 "Clk_50_K" "" } { 816 704 768 832 "Clk_50_K" "" } { 456 408 480 472 "Clk_50_K" "" } { 704 1152 1272 720 "Clk_50_K" "" } { 248 840 896 264 "Clk_50_K" "" } { 8 1312 1368 24 "Clk_50_K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.613 ns) 2.818 ns inst31 4 REG FF_X21_Y24_N9 4 " "Info: 4: + IC(1.127 ns) + CELL(0.613 ns) = 2.818 ns; Loc. = FF_X21_Y24_N9; Fanout = 4; REG Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Clk_50_K~inputclkctrl inst31 } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 0 288 352 80 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.83 % ) " "Info: Total cell delay = 1.517 ns ( 53.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 46.17 % ) " "Info: Total interconnect delay = 1.301 ns ( 46.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.174ns 1.127ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 0 288 352 80 "inst31" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPS_1Hz 1 PIN PIN_H6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H6; Fanout = 1; PIN Node = 'GPS_1Hz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPS_1Hz } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 16 88 256 32 "GPS_1Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns GPS_1Hz~input 2 COMB IOIBUF_X0_Y24_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X0_Y24_N15; Fanout = 1; COMB Node = 'GPS_1Hz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { GPS_1Hz GPS_1Hz~input } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 16 88 256 32 "GPS_1Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.528 ns) + CELL(0.406 ns) 4.808 ns inst31 3 REG FF_X21_Y24_N9 4 " "Info: 3: + IC(3.528 ns) + CELL(0.406 ns) = 4.808 ns; Loc. = FF_X21_Y24_N9; Fanout = 4; REG Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { GPS_1Hz~input inst31 } "NODE_NAME" } } { "Clock_Module.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Clock_Module.bdf" { { 0 288 352 80 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 26.62 % ) " "Info: Total cell delay = 1.280 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.528 ns ( 73.38 % ) " "Info: Total interconnect delay = 3.528 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { GPS_1Hz GPS_1Hz~input inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { GPS_1Hz {} GPS_1Hz~input {} inst31 {} } { 0.000ns 0.000ns 3.528ns } { 0.000ns 0.874ns 0.406ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { Clk_50_K Clk_50_K~input Clk_50_K~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { Clk_50_K {} Clk_50_K~input {} Clk_50_K~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.174ns 1.127ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.808 ns" { GPS_1Hz GPS_1Hz~input inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.808 ns" { GPS_1Hz {} GPS_1Hz~input {} inst31 {} } { 0.000ns 0.000ns 3.528ns } { 0.000ns 0.874ns 0.406ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 12:25:25 2009 " "Info: Processing ended: Fri Feb 27 12:25:25 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
