{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 09:29:24 2020 " "Info: Processing started: Fri May 22 09:29:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter4:inst\|74161:inst\|f74161:sub\|87 counter4:inst\|inst3 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"counter4:inst\|74161:inst\|f74161:sub\|87\" and destination register \"counter4:inst\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.032 ns + Longest register register " "Info: + Longest register to register delay is 1.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|87 1 REG LCFF_X1_Y11_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 14; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.539 ns) 0.932 ns decoder2_3:inst4\|74139:inst\|33~2 2 COMB LCCOMB_X1_Y11_N4 1 " "Info: 2: + IC(0.393 ns) + CELL(0.539 ns) = 0.932 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'decoder2_3:inst4\|74139:inst\|33~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { counter4:inst|74161:inst|f74161:sub|87 decoder2_3:inst4|74139:inst|33~2 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.032 ns counter4:inst\|inst3 3 REG LCFF_X1_Y11_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.032 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 1; REG Node = 'counter4:inst\|inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { decoder2_3:inst4|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/counter4.bdf" { { 232 408 472 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.639 ns ( 61.92 % ) " "Info: Total cell delay = 0.639 ns ( 61.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.393 ns ( 38.08 % ) " "Info: Total interconnect delay = 0.393 ns ( 38.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { counter4:inst|74161:inst|f74161:sub|87 decoder2_3:inst4|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.032 ns" { counter4:inst|74161:inst|f74161:sub|87 {} decoder2_3:inst4|74139:inst|33~2 {} counter4:inst|inst3 {} } { 0.000ns 0.393ns 0.000ns } { 0.000ns 0.539ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.610 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.623 ns) 2.610 ns counter4:inst\|inst3 3 REG LCFF_X1_Y11_N5 1 " "Info: 3: + IC(0.802 ns) + CELL(0.623 ns) = 2.610 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 1; REG Node = 'counter4:inst\|inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/counter4.bdf" { { 232 408 472 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.06 % ) " "Info: Total cell delay = 1.672 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.938 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.610 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.623 ns) 2.610 ns counter4:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X1_Y11_N27 14 " "Info: 3: + IC(0.802 ns) + CELL(0.623 ns) = 2.610 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 14; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.06 % ) " "Info: Total cell delay = 1.672 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.938 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/counter4.bdf" { { 232 408 472 312 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { counter4:inst|74161:inst|f74161:sub|87 decoder2_3:inst4|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.032 ns" { counter4:inst|74161:inst|f74161:sub|87 {} decoder2_3:inst4|74139:inst|33~2 {} counter4:inst|inst3 {} } { 0.000ns 0.393ns 0.000ns } { 0.000ns 0.539ns 0.100ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|inst3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { counter4:inst|inst3 {} } {  } {  } "" } } { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/counter4.bdf" { { 232 408 472 312 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qd counter4:inst\|74161:inst\|f74161:sub\|9 10.581 ns register " "Info: tco from clock \"clk\" to destination pin \"qd\" through register \"counter4:inst\|74161:inst\|f74161:sub\|9\" is 10.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.610 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 80 -96 72 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.623 ns) 2.610 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X1_Y11_N13 10 " "Info: 3: + IC(0.802 ns) + CELL(0.623 ns) = 2.610 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 10; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.06 % ) " "Info: Total cell delay = 1.672 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.938 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.685 ns + Longest register pin " "Info: + Longest register to pin delay is 7.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X1_Y11_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 10; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.333 ns) 2.135 ns mux4_3_1:inst2\|dout\[0\]~14 2 COMB LCCOMB_X1_Y5_N16 1 " "Info: 2: + IC(1.802 ns) + CELL(0.333 ns) = 2.135 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 1; COMB Node = 'mux4_3_1:inst2\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[0]~14 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/3-2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.287 ns) 2.962 ns mux4_3_1:inst2\|dout\[0\]~15 3 COMB LCCOMB_X1_Y4_N2 7 " "Info: 3: + IC(0.540 ns) + CELL(0.287 ns) = 2.962 ns; Loc. = LCCOMB_X1_Y4_N2; Fanout = 7; COMB Node = 'mux4_3_1:inst2\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { mux4_3_1:inst2|dout[0]~14 mux4_3_1:inst2|dout[0]~15 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/3-2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.539 ns) 3.861 ns 7449:inst1\|36~0 4 COMB LCCOMB_X1_Y4_N22 1 " "Info: 4: + IC(0.360 ns) + CELL(0.539 ns) = 3.861 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 1; COMB Node = '7449:inst1\|36~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { mux4_3_1:inst2|dout[0]~15 7449:inst1|36~0 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf" { { 488 640 704 528 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(2.935 ns) 7.685 ns qd 5 PIN PIN_N2 0 " "Info: 5: + IC(0.889 ns) + CELL(2.935 ns) = 7.685 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'qd'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { 7449:inst1|36~0 qd } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 336 496 672 352 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.094 ns ( 53.27 % ) " "Info: Total cell delay = 4.094 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 46.73 % ) " "Info: Total interconnect delay = 3.591 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.685 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[0]~14 mux4_3_1:inst2|dout[0]~15 7449:inst1|36~0 qd } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.685 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst2|dout[0]~14 {} mux4_3_1:inst2|dout[0]~15 {} 7449:inst1|36~0 {} qd {} } { 0.000ns 1.802ns 0.540ns 0.360ns 0.889ns } { 0.000ns 0.333ns 0.287ns 0.539ns 2.935ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.136ns 0.802ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.685 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[0]~14 mux4_3_1:inst2|dout[0]~15 7449:inst1|36~0 qd } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.685 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst2|dout[0]~14 {} mux4_3_1:inst2|dout[0]~15 {} 7449:inst1|36~0 {} qd {} } { 0.000ns 1.802ns 0.540ns 0.360ns 0.889ns } { 0.000ns 0.333ns 0.287ns 0.539ns 2.935ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "din1\[0\] qd 12.012 ns Longest " "Info: Longest tpd from source pin \"din1\[0\]\" to destination pin \"qd\" is 12.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns din1\[0\] 1 PIN PIN_K2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_K2; Fanout = 1; PIN Node = 'din1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din1[0] } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 208 -80 88 224 "din1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.565 ns) 6.462 ns mux4_3_1:inst2\|dout\[0\]~14 2 COMB LCCOMB_X1_Y5_N16 1 " "Info: 2: + IC(5.026 ns) + CELL(0.565 ns) = 6.462 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 1; COMB Node = 'mux4_3_1:inst2\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.591 ns" { din1[0] mux4_3_1:inst2|dout[0]~14 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/3-2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.287 ns) 7.289 ns mux4_3_1:inst2\|dout\[0\]~15 3 COMB LCCOMB_X1_Y4_N2 7 " "Info: 3: + IC(0.540 ns) + CELL(0.287 ns) = 7.289 ns; Loc. = LCCOMB_X1_Y4_N2; Fanout = 7; COMB Node = 'mux4_3_1:inst2\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { mux4_3_1:inst2|dout[0]~14 mux4_3_1:inst2|dout[0]~15 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/3-2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.539 ns) 8.188 ns 7449:inst1\|36~0 4 COMB LCCOMB_X1_Y4_N22 1 " "Info: 4: + IC(0.360 ns) + CELL(0.539 ns) = 8.188 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 1; COMB Node = '7449:inst1\|36~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { mux4_3_1:inst2|dout[0]~15 7449:inst1|36~0 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf" { { 488 640 704 528 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(2.935 ns) 12.012 ns qd 5 PIN PIN_N2 0 " "Info: 5: + IC(0.889 ns) + CELL(2.935 ns) = 12.012 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'qd'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { 7449:inst1|36~0 qd } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/3-2/scan_led3/scan_led3.bdf" { { 336 496 672 352 "qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.197 ns ( 43.27 % ) " "Info: Total cell delay = 5.197 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.815 ns ( 56.73 % ) " "Info: Total interconnect delay = 6.815 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.012 ns" { din1[0] mux4_3_1:inst2|dout[0]~14 mux4_3_1:inst2|dout[0]~15 7449:inst1|36~0 qd } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.012 ns" { din1[0] {} din1[0]~combout {} mux4_3_1:inst2|dout[0]~14 {} mux4_3_1:inst2|dout[0]~15 {} 7449:inst1|36~0 {} qd {} } { 0.000ns 0.000ns 5.026ns 0.540ns 0.360ns 0.889ns } { 0.000ns 0.871ns 0.565ns 0.287ns 0.539ns 2.935ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 22 09:29:24 2020 " "Info: Processing ended: Fri May 22 09:29:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
