copro_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ipshared/b450/hdl/copro_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
copro_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ipshared/b450/hdl/copro_v1_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_copro_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_copro_0_0/sim/design_2_copro_0_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_microblaze_0_0/sim/design_2_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_dlmb_v10_0/sim/design_2_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_ilmb_v10_0/sim/design_2_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/sim/design_2_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/sim/design_2_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_lmb_bram_0/sim/design_2_lmb_bram_0.v,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_mdm_1_0/sim/design_2_mdm_1_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/sim/design_2_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_uartlite_0_0/sim/design_2_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_gpio_0_0/sim/design_2_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
design_2.vhd,vhdl,xil_defaultlib,../../../bd/design_2/sim/design_2.vhd,incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="$ref_dir/../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef"incdir="../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
