# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  # TODO: list verilog files
  "v/alu.sv",
  "v/regfile.sv",
  "v/v_reg.sv",
  "v/lane.sv",
  "v/top.sv",
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_misc/bsg_adder_ripple_carry.v",
  "${bsg_root}/bsg_misc/bsg_mul_synth.v",
  "${bsg_root}/bsg_misc/bsg_mux.v",
  "${bsg_root}/bsg_misc/bsg_counter_set_en.v"
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]