Protel Design System Design Rule Check
PCB File : C:\Users\gabriel\Documents\Phantom\hardware\PHANTOM_VCU\VCU_LAYOUT.PcbDoc
Date     : 2018-02-25
Time     : 2:31:32 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Free-(34.8mm,124.7mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Free-(167.6mm,124.7mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Free-(167.6mm,217.4mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Free-(34.8mm,217.4mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad X5-(171.1mm,206.9mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad F3-1(114.2mm,217.2mm) on Top Layer And Pad F3-2(115.5mm,217.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad F2-1(70.05mm,136.425mm) on Top Layer And Pad F2-2(71.35mm,136.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad F5-1(49.95mm,133.3mm) on Top Layer And Pad F5-2(51.25mm,133.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad F4-1(95.55mm,181.7mm) on Top Layer And Pad F4-2(96.85mm,181.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C38-1(89.7mm,179.15mm) on Top Layer And Pad C38-2(89.7mm,178.05mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C37-1(102.3mm,181.75mm) on Top Layer And Pad C37-2(102.3mm,182.85mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-1(50.05mm,121.5mm) on Top Layer And Pad X7-2(50.7mm,121.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-3(51.35mm,121.5mm) on Top Layer And Pad X7-2(50.7mm,121.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-4(52mm,121.5mm) on Top Layer And Pad X7-3(51.35mm,121.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-7(59.65mm,125.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-8(59.65mm,124.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-9(60.15mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-10(60.65mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-3(59.65mm,127.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-4(59.65mm,126.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-5(59.65mm,126.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-1(59.65mm,128.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-31(60.65mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-32(60.15mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-12(61.65mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-13(62.15mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-14(62.65mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-27(62.65mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-28(62.15mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-29(61.65mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-16(63.65mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-17(64.15mm,124.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-18(64.15mm,125.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-20(64.15mm,126.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-21(64.15mm,126.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-22(64.15mm,127.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-24(64.15mm,128.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-25(63.65mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-2(59.65mm,127.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-6(59.65mm,125.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-19(64.15mm,125.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-23(64.15mm,127.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-11(61.15mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-15(63.15mm,124.45mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-26(63.15mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U11-30(61.15mm,128.95mm) on Top Layer And Pad U11-33(61.9mm,126.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C3-2(79.9mm,212.75mm) on Top Layer And Pad C3-1(79.9mm,211.65mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-5(91.35mm,182.3mm) on Top Layer And Pad U4-4(91.35mm,182.95mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-6(91.35mm,181.65mm) on Top Layer And Pad U4-5(91.35mm,182.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-5(52.65mm,121.5mm) on Top Layer And Pad X7-4(52mm,121.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-1(64.7mm,137.075mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-2(64.7mm,136.425mm) on Top Layer And Pad U10-1(64.7mm,137.075mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-2(64.7mm,136.425mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-3(64.7mm,135.775mm) on Top Layer And Pad U10-2(64.7mm,136.425mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-3(64.7mm,135.775mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-4(64.7mm,135.125mm) on Top Layer And Pad U10-3(64.7mm,135.775mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-4(64.7mm,135.125mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-7(67.5mm,136.425mm) on Top Layer And Pad U10-8(67.5mm,137.075mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-8(67.5mm,137.075mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-6(67.5mm,135.775mm) on Top Layer And Pad U10-7(67.5mm,136.425mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-7(67.5mm,136.425mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-5(67.5mm,135.125mm) on Top Layer And Pad U10-6(67.5mm,135.775mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-6(67.5mm,135.775mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(66.1mm,136.1mm) on Top Layer And Pad U10-5(67.5mm,135.125mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
Rule Violations :59

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,132.8mm)(72.2mm,132.8mm) on Top Overlay And Pad C47-2(71.35mm,133.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,134.8mm)(72.2mm,134.8mm) on Top Overlay And Pad C47-2(71.35mm,133.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,132.8mm)(72.2mm,132.8mm) on Top Overlay And Pad C47-1(69.45mm,133.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,134.8mm)(72.2mm,134.8mm) on Top Overlay And Pad C47-1(69.45mm,133.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (137.1mm,124.9mm)(140.5mm,124.9mm) on Top Overlay And Pad R34-2(139.75mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (137.1mm,126.9mm)(140.5mm,126.9mm) on Top Overlay And Pad R34-2(139.75mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (137.1mm,124.9mm)(140.5mm,124.9mm) on Top Overlay And Pad R34-1(137.85mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (137.1mm,126.9mm)(140.5mm,126.9mm) on Top Overlay And Pad R34-1(137.85mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.2mm,125.1mm)(125.2mm,126.6mm) on Top Overlay And Pad D12-2(124.45mm,125.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (122.2mm,125.1mm)(125.2mm,125.1mm) on Top Overlay And Pad D12-2(124.45mm,125.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.2mm,125.1mm)(122.2mm,126.6mm) on Top Overlay And Pad D12-1(122.95mm,125.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (122.2mm,125.1mm)(125.2mm,125.1mm) on Top Overlay And Pad D12-1(122.95mm,125.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.1mm,122.5mm)(125.5mm,122.5mm) on Top Overlay And Pad R33-2(124.75mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.1mm,124.5mm)(125.5mm,124.5mm) on Top Overlay And Pad R33-2(124.75mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.1mm,122.5mm)(125.5mm,122.5mm) on Top Overlay And Pad R33-1(122.85mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.1mm,124.5mm)(125.5mm,124.5mm) on Top Overlay And Pad R33-1(122.85mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.4mm,177.4mm)(90.4mm,179.8mm) on Top Overlay And Pad C38-2(89.7mm,178.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (88.9mm,177.4mm)(90.4mm,177.4mm) on Top Overlay And Pad C38-2(89.7mm,178.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.4mm,177.4mm)(90.4mm,179.8mm) on Top Overlay And Pad C38-1(89.7mm,179.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (88.9mm,179.8mm)(90.4mm,179.8mm) on Top Overlay And Pad C38-1(89.7mm,179.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (98.4mm,172.5mm)(98.4mm,176.1mm) on Top Overlay And Pad C15-1(99.4mm,173.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (100.4mm,172.5mm)(100.4mm,176.1mm) on Top Overlay And Pad C15-1(99.4mm,173.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (98.4mm,172.5mm)(98.4mm,176.1mm) on Top Overlay And Pad C15-2(99.4mm,175.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (100.4mm,172.5mm)(100.4mm,176.1mm) on Top Overlay And Pad C15-2(99.4mm,175.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (101.6mm,183.5mm)(103.1mm,183.5mm) on Top Overlay And Pad C37-2(102.3mm,182.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.6mm,181.1mm)(101.6mm,183.5mm) on Top Overlay And Pad C37-2(102.3mm,182.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (101.6mm,181.1mm)(103.1mm,181.1mm) on Top Overlay And Pad C37-1(102.3mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (101.6mm,181.1mm)(101.6mm,183.5mm) on Top Overlay And Pad C37-1(102.3mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (157mm,124.9mm)(160.4mm,124.9mm) on Top Overlay And Pad R37-2(159.65mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (157mm,126.9mm)(160.4mm,126.9mm) on Top Overlay And Pad R37-2(159.65mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (157mm,124.9mm)(160.4mm,124.9mm) on Top Overlay And Pad R37-1(157.75mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (157mm,126.9mm)(160.4mm,126.9mm) on Top Overlay And Pad R37-1(157.75mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.3mm,124.9mm)(155.9mm,124.9mm) on Top Overlay And Pad C43-1(153.15mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.3mm,126.9mm)(155.9mm,126.9mm) on Top Overlay And Pad C43-1(153.15mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.3mm,124.9mm)(155.9mm,124.9mm) on Top Overlay And Pad C43-2(155.05mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.3mm,126.9mm)(155.9mm,126.9mm) on Top Overlay And Pad C43-2(155.05mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.2mm,179.7mm)(83.6mm,179.7mm) on Top Overlay And Pad R38-2(82.85mm,180.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.2mm,181.7mm)(83.6mm,181.7mm) on Top Overlay And Pad R38-2(82.85mm,180.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.2mm,179.7mm)(83.6mm,179.7mm) on Top Overlay And Pad R38-1(80.95mm,180.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.2mm,181.7mm)(83.6mm,181.7mm) on Top Overlay And Pad R38-1(80.95mm,180.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.3mm,177.1mm)(84.7mm,177.1mm) on Top Overlay And Pad R30-2(83.95mm,178.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.3mm,179.1mm)(84.7mm,179.1mm) on Top Overlay And Pad R30-2(83.95mm,178.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.3mm,177.1mm)(84.7mm,177.1mm) on Top Overlay And Pad R30-1(82.05mm,178.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.3mm,179.1mm)(84.7mm,179.1mm) on Top Overlay And Pad R30-1(82.05mm,178.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (120.7mm,174.9mm)(120.7mm,178.5mm) on Top Overlay And Pad C12-1(121.7mm,177.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.7mm,174.9mm)(122.7mm,178.5mm) on Top Overlay And Pad C12-1(121.7mm,177.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (120.7mm,174.9mm)(120.7mm,178.5mm) on Top Overlay And Pad C12-2(121.7mm,175.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.7mm,174.9mm)(122.7mm,178.5mm) on Top Overlay And Pad C12-2(121.7mm,175.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.9mm,173.8mm)(119.9mm,177.4mm) on Top Overlay And Pad C14-1(118.9mm,176.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (117.9mm,173.8mm)(117.9mm,177.4mm) on Top Overlay And Pad C14-1(118.9mm,176.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.9mm,173.8mm)(119.9mm,177.4mm) on Top Overlay And Pad C14-2(118.9mm,174.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (117.9mm,173.8mm)(117.9mm,177.4mm) on Top Overlay And Pad C14-2(118.9mm,174.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.3mm,124.9mm)(135.9mm,124.9mm) on Top Overlay And Pad C42-1(133.15mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.3mm,126.9mm)(135.9mm,126.9mm) on Top Overlay And Pad C42-1(133.15mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.3mm,124.9mm)(135.9mm,124.9mm) on Top Overlay And Pad C42-2(135.05mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.3mm,126.9mm)(135.9mm,126.9mm) on Top Overlay And Pad C42-2(135.05mm,125.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.5mm,126.1mm)(55.5mm,129.7mm) on Top Overlay And Pad C44-1(56.5mm,126.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (57.5mm,126.1mm)(57.5mm,129.7mm) on Top Overlay And Pad C44-1(56.5mm,126.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.5mm,126.1mm)(55.5mm,129.7mm) on Top Overlay And Pad C44-2(56.5mm,128.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (57.5mm,126.1mm)(57.5mm,129.7mm) on Top Overlay And Pad C44-2(56.5mm,128.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.4mm,123.2mm)(65.4mm,126.8mm) on Top Overlay And Pad C45-1(66.4mm,124.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (67.4mm,123.2mm)(67.4mm,126.8mm) on Top Overlay And Pad C45-1(66.4mm,124.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.4mm,123.2mm)(65.4mm,126.8mm) on Top Overlay And Pad C45-2(66.4mm,125.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (67.4mm,123.2mm)(67.4mm,126.8mm) on Top Overlay And Pad C45-2(66.4mm,125.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.4mm,162.5mm)(132.4mm,166.1mm) on Top Overlay And Pad C13-1(133.4mm,165.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134.4mm,162.5mm)(134.4mm,166.1mm) on Top Overlay And Pad C13-1(133.4mm,165.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.4mm,162.5mm)(132.4mm,166.1mm) on Top Overlay And Pad C13-2(133.4mm,163.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134.4mm,162.5mm)(134.4mm,166.1mm) on Top Overlay And Pad C13-2(133.4mm,163.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (128.4mm,159.2mm)(128.4mm,162.8mm) on Top Overlay And Pad C11-1(129.4mm,160.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (130.4mm,159.2mm)(130.4mm,162.8mm) on Top Overlay And Pad C11-1(129.4mm,160.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (128.4mm,159.2mm)(128.4mm,162.8mm) on Top Overlay And Pad C11-2(129.4mm,161.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (130.4mm,159.2mm)(130.4mm,162.8mm) on Top Overlay And Pad C11-2(129.4mm,161.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.4mm,158.1mm)(132.4mm,161.7mm) on Top Overlay And Pad C10-1(133.4mm,158.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134.4mm,158.1mm)(134.4mm,161.7mm) on Top Overlay And Pad C10-1(133.4mm,158.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (132.4mm,158.1mm)(132.4mm,161.7mm) on Top Overlay And Pad C10-2(133.4mm,160.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (134.4mm,158.1mm)(134.4mm,161.7mm) on Top Overlay And Pad C10-2(133.4mm,160.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (114.4mm,181.2mm)(117.8mm,181.2mm) on Top Overlay And Pad R86-2(115.15mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (114.4mm,183.2mm)(117.8mm,183.2mm) on Top Overlay And Pad R86-2(115.15mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (114.4mm,181.2mm)(117.8mm,181.2mm) on Top Overlay And Pad R86-1(117.05mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (114.4mm,183.2mm)(117.8mm,183.2mm) on Top Overlay And Pad R86-1(117.05mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "TP2" (124.811mm,218.667mm) on Top Overlay And Pad TP4-1(126.5mm,220.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.6mm,223.4mm)(115mm,223.4mm) on Top Overlay And Pad R40-1(112.35mm,222.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.6mm,221.4mm)(115mm,221.4mm) on Top Overlay And Pad R40-1(112.35mm,222.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.6mm,223.4mm)(115mm,223.4mm) on Top Overlay And Pad R40-2(114.25mm,222.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.6mm,221.4mm)(115mm,221.4mm) on Top Overlay And Pad R40-2(114.25mm,222.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (122.5mm,181.5mm)(122.5mm,183mm) on Top Overlay And Pad D11-2(121.75mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.5mm,181.5mm)(122.5mm,181.5mm) on Top Overlay And Pad D11-2(121.75mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.5mm,181.5mm)(119.5mm,183mm) on Top Overlay And Pad D11-1(120.25mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (119.5mm,181.5mm)(122.5mm,181.5mm) on Top Overlay And Pad D11-1(120.25mm,182.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (145.7mm,172.1mm)(145.7mm,175.5mm) on Top Overlay And Pad R12-1(146.7mm,172.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (147.7mm,172.1mm)(147.7mm,175.5mm) on Top Overlay And Pad R12-1(146.7mm,172.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (145.7mm,172.1mm)(145.7mm,175.5mm) on Top Overlay And Pad R12-2(146.7mm,174.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (147.7mm,172.1mm)(147.7mm,175.5mm) on Top Overlay And Pad R12-2(146.7mm,174.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (150.4mm,172.1mm)(150.4mm,175.5mm) on Top Overlay And Pad R13-1(151.4mm,172.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.4mm,172.1mm)(152.4mm,175.5mm) on Top Overlay And Pad R13-1(151.4mm,172.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (150.4mm,172.1mm)(150.4mm,175.5mm) on Top Overlay And Pad R13-2(151.4mm,174.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (152.4mm,172.1mm)(152.4mm,175.5mm) on Top Overlay And Pad R13-2(151.4mm,174.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,170.1mm)(142.5mm,170.1mm) on Top Overlay And Pad R14-1(139.85mm,171.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,172.1mm)(142.5mm,172.1mm) on Top Overlay And Pad R14-1(139.85mm,171.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,170.1mm)(142.5mm,170.1mm) on Top Overlay And Pad R14-2(141.75mm,171.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,172.1mm)(142.5mm,172.1mm) on Top Overlay And Pad R14-2(141.75mm,171.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (133.5mm,177.6mm)(133.5mm,181mm) on Top Overlay And Pad R10-1(134.5mm,178.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (135.5mm,177.6mm)(135.5mm,181mm) on Top Overlay And Pad R10-1(134.5mm,178.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (133.5mm,177.6mm)(133.5mm,181mm) on Top Overlay And Pad R10-2(134.5mm,180.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (135.5mm,177.6mm)(135.5mm,181mm) on Top Overlay And Pad R10-2(134.5mm,180.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.8mm,175.1mm)(135.4mm,175.1mm) on Top Overlay And Pad C8-1(132.65mm,176.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.8mm,177.1mm)(135.4mm,177.1mm) on Top Overlay And Pad C8-1(132.65mm,176.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.8mm,175.1mm)(135.4mm,175.1mm) on Top Overlay And Pad C8-2(134.55mm,176.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.8mm,177.1mm)(135.4mm,177.1mm) on Top Overlay And Pad C8-2(134.55mm,176.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (82mm,210.8mm)(82mm,214.4mm) on Top Overlay And Pad C4-1(83mm,213.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (84mm,210.8mm)(84mm,214.4mm) on Top Overlay And Pad C4-1(83mm,213.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (82mm,210.8mm)(82mm,214.4mm) on Top Overlay And Pad C4-2(83mm,211.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (84mm,210.8mm)(84mm,214.4mm) on Top Overlay And Pad C4-2(83mm,211.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.2mm,211mm)(80.7mm,211mm) on Top Overlay And Pad C3-1(79.9mm,211.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.2mm,211mm)(79.2mm,213.4mm) on Top Overlay And Pad C3-1(79.9mm,211.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.2mm,213.4mm)(80.7mm,213.4mm) on Top Overlay And Pad C3-2(79.9mm,212.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.2mm,211mm)(79.2mm,213.4mm) on Top Overlay And Pad C3-2(79.9mm,212.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (78mm,200.5mm)(78mm,203.9mm) on Top Overlay And Pad R6-1(79mm,203.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80mm,200.5mm)(80mm,203.9mm) on Top Overlay And Pad R6-1(79mm,203.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (78mm,200.5mm)(78mm,203.9mm) on Top Overlay And Pad R6-2(79mm,201.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80mm,200.5mm)(80mm,203.9mm) on Top Overlay And Pad R6-2(79mm,201.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.8mm,200.5mm)(80.8mm,203.9mm) on Top Overlay And Pad R7-1(81.8mm,203.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (82.8mm,200.5mm)(82.8mm,203.9mm) on Top Overlay And Pad R7-1(81.8mm,203.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.8mm,200.5mm)(80.8mm,203.9mm) on Top Overlay And Pad R7-2(81.8mm,201.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (82.8mm,200.5mm)(82.8mm,203.9mm) on Top Overlay And Pad R7-2(81.8mm,201.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.9mm,138.1mm)(58.9mm,141.5mm) on Top Overlay And Pad R9-1(59.9mm,138.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (60.9mm,138.1mm)(60.9mm,141.5mm) on Top Overlay And Pad R9-1(59.9mm,138.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.9mm,138.1mm)(58.9mm,141.5mm) on Top Overlay And Pad R9-2(59.9mm,140.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (60.9mm,138.1mm)(60.9mm,141.5mm) on Top Overlay And Pad R9-2(59.9mm,140.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (56mm,136.1mm)(56mm,139.7mm) on Top Overlay And Pad C7-1(57mm,136.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58mm,136.1mm)(58mm,139.7mm) on Top Overlay And Pad C7-1(57mm,136.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (56mm,136.1mm)(56mm,139.7mm) on Top Overlay And Pad C7-2(57mm,138.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58mm,136.1mm)(58mm,139.7mm) on Top Overlay And Pad C7-2(57mm,138.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.86mm,136.06mm)(40.86mm,139.66mm) on Top Overlay And Pad C6-1(41.86mm,136.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.86mm,136.06mm)(42.86mm,139.66mm) on Top Overlay And Pad C6-1(41.86mm,136.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.86mm,136.06mm)(40.86mm,139.66mm) on Top Overlay And Pad C6-2(41.86mm,138.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.86mm,136.06mm)(42.86mm,139.66mm) on Top Overlay And Pad C6-2(41.86mm,138.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (44.56mm,136.26mm)(44.56mm,139.66mm) on Top Overlay And Pad R64-1(45.56mm,137.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.56mm,136.26mm)(46.56mm,139.66mm) on Top Overlay And Pad R64-1(45.56mm,137.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (44.56mm,136.26mm)(44.56mm,139.66mm) on Top Overlay And Pad R64-2(45.56mm,138.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.56mm,136.26mm)(46.56mm,139.66mm) on Top Overlay And Pad R64-2(45.56mm,138.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.7mm,203.1mm)(111.1mm,203.1mm) on Top Overlay And Pad R4-1(110.35mm,204.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.7mm,205.1mm)(111.1mm,205.1mm) on Top Overlay And Pad R4-1(110.35mm,204.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.7mm,203.1mm)(111.1mm,203.1mm) on Top Overlay And Pad R4-2(108.45mm,204.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.7mm,205.1mm)(111.1mm,205.1mm) on Top Overlay And Pad R4-2(108.45mm,204.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133mm,207.4mm)(133mm,210.4mm) on Top Overlay And Pad D1-2(132.3mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.5mm,210.4mm)(133mm,210.4mm) on Top Overlay And Pad D1-2(132.3mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133mm,207.4mm)(133mm,210.4mm) on Top Overlay And Pad D1-1(132.3mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.5mm,207.4mm)(133mm,207.4mm) on Top Overlay And Pad D1-1(132.3mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.2mm,207.4mm)(127.2mm,210.4mm) on Top Overlay And Pad D2-2(126.5mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.7mm,210.4mm)(127.2mm,210.4mm) on Top Overlay And Pad D2-2(126.5mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.2mm,207.4mm)(127.2mm,210.4mm) on Top Overlay And Pad D2-1(126.5mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.7mm,207.4mm)(127.2mm,207.4mm) on Top Overlay And Pad D2-1(126.5mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.4mm,207.4mm)(121.4mm,210.4mm) on Top Overlay And Pad D3-2(120.7mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.9mm,210.4mm)(121.4mm,210.4mm) on Top Overlay And Pad D3-2(120.7mm,209.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (121.4mm,207.4mm)(121.4mm,210.4mm) on Top Overlay And Pad D3-1(120.7mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.9mm,207.4mm)(121.4mm,207.4mm) on Top Overlay And Pad D3-1(120.7mm,208.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (108.4mm,197.55mm)(108.4mm,201.15mm) on Top Overlay And Pad C1-1(109.4mm,198.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (110.4mm,197.55mm)(110.4mm,201.15mm) on Top Overlay And Pad C1-1(109.4mm,198.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (108.4mm,197.55mm)(108.4mm,201.15mm) on Top Overlay And Pad C1-2(109.4mm,200.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (110.4mm,197.55mm)(110.4mm,201.15mm) on Top Overlay And Pad C1-2(109.4mm,200.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.4mm,218.8mm)(115mm,218.8mm) on Top Overlay And Pad C2-1(112.25mm,219.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.4mm,220.8mm)(115mm,220.8mm) on Top Overlay And Pad C2-1(112.25mm,219.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.4mm,218.8mm)(115mm,218.8mm) on Top Overlay And Pad C2-2(114.15mm,219.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.4mm,220.8mm)(115mm,220.8mm) on Top Overlay And Pad C2-2(114.15mm,219.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.86mm,177.26mm)(71.86mm,180.66mm) on Top Overlay And Pad R23-1(72.86mm,179.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (73.86mm,177.26mm)(73.86mm,180.66mm) on Top Overlay And Pad R23-1(72.86mm,179.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.86mm,177.26mm)(71.86mm,180.66mm) on Top Overlay And Pad R23-2(72.86mm,178.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (73.86mm,177.26mm)(73.86mm,180.66mm) on Top Overlay And Pad R23-2(72.86mm,178.01mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.86mm,172.11mm)(71.86mm,175.51mm) on Top Overlay And Pad R22-1(72.86mm,172.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (73.86mm,172.11mm)(73.86mm,175.51mm) on Top Overlay And Pad R22-1(72.86mm,172.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.86mm,172.11mm)(71.86mm,175.51mm) on Top Overlay And Pad R22-2(72.86mm,174.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (73.86mm,172.11mm)(73.86mm,175.51mm) on Top Overlay And Pad R22-2(72.86mm,174.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.36mm,171.54mm)(54.36mm,174.94mm) on Top Overlay And Pad R20-1(55.36mm,174.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (56.36mm,171.54mm)(56.36mm,174.94mm) on Top Overlay And Pad R20-1(55.36mm,174.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.36mm,171.54mm)(54.36mm,174.94mm) on Top Overlay And Pad R20-2(55.36mm,172.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (56.36mm,171.54mm)(56.36mm,174.94mm) on Top Overlay And Pad R20-2(55.36mm,172.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.66mm,175.84mm)(58.06mm,175.84mm) on Top Overlay And Pad R21-1(57.31mm,176.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.66mm,177.84mm)(58.06mm,177.84mm) on Top Overlay And Pad R21-1(57.31mm,176.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.66mm,175.84mm)(58.06mm,175.84mm) on Top Overlay And Pad R21-2(55.41mm,176.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.66mm,177.84mm)(58.06mm,177.84mm) on Top Overlay And Pad R21-2(55.41mm,176.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.96mm,186.96mm)(49.36mm,186.96mm) on Top Overlay And Pad R26-1(48.61mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.96mm,188.96mm)(49.36mm,188.96mm) on Top Overlay And Pad R26-1(48.61mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.96mm,186.96mm)(49.36mm,186.96mm) on Top Overlay And Pad R26-2(46.71mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.96mm,188.96mm)(49.36mm,188.96mm) on Top Overlay And Pad R26-2(46.71mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (54.46mm,187.26mm)(54.46mm,188.76mm) on Top Overlay And Pad D9-2(53.71mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.46mm,187.26mm)(54.46mm,187.26mm) on Top Overlay And Pad D9-2(53.71mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.46mm,187.26mm)(51.46mm,188.76mm) on Top Overlay And Pad D9-1(52.21mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.46mm,187.26mm)(54.46mm,187.26mm) on Top Overlay And Pad D9-1(52.21mm,187.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (53.86mm,198.96mm)(53.86mm,200.46mm) on Top Overlay And Pad D7-2(53.11mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.86mm,198.96mm)(53.86mm,198.96mm) on Top Overlay And Pad D7-2(53.11mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.86mm,198.96mm)(53.86mm,198.96mm) on Top Overlay And Pad D7-1(51.61mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (50.86mm,198.96mm)(50.86mm,200.46mm) on Top Overlay And Pad D7-1(51.61mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.16mm,198.66mm)(49.56mm,198.66mm) on Top Overlay And Pad R25-1(48.81mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.16mm,200.66mm)(49.56mm,200.66mm) on Top Overlay And Pad R25-1(48.81mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.16mm,198.66mm)(49.56mm,198.66mm) on Top Overlay And Pad R25-2(46.91mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.16mm,200.66mm)(49.56mm,200.66mm) on Top Overlay And Pad R25-2(46.91mm,199.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.41mm,210.86mm)(49.81mm,210.86mm) on Top Overlay And Pad R24-1(49.06mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.41mm,212.86mm)(49.81mm,212.86mm) on Top Overlay And Pad R24-1(49.06mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.41mm,210.86mm)(49.81mm,210.86mm) on Top Overlay And Pad R24-2(47.16mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.41mm,212.86mm)(49.81mm,212.86mm) on Top Overlay And Pad R24-2(47.16mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (53.81mm,211.16mm)(53.81mm,212.66mm) on Top Overlay And Pad D5-2(53.06mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.81mm,211.16mm)(53.81mm,211.16mm) on Top Overlay And Pad D5-2(53.06mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.81mm,211.16mm)(53.81mm,211.16mm) on Top Overlay And Pad D5-1(51.56mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (50.81mm,211.16mm)(50.81mm,212.66mm) on Top Overlay And Pad D5-1(51.56mm,211.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (70.06mm,214.81mm)(70.06mm,218.21mm) on Top Overlay And Pad R27-1(71.06mm,217.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (72.06mm,214.81mm)(72.06mm,218.21mm) on Top Overlay And Pad R27-1(71.06mm,217.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (70.06mm,214.81mm)(70.06mm,218.21mm) on Top Overlay And Pad R27-2(71.06mm,215.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (72.06mm,214.81mm)(72.06mm,218.21mm) on Top Overlay And Pad R27-2(71.06mm,215.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (69.96mm,202.11mm)(69.96mm,205.51mm) on Top Overlay And Pad R28-1(70.96mm,204.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.96mm,202.11mm)(71.96mm,205.51mm) on Top Overlay And Pad R28-1(70.96mm,204.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (69.96mm,202.11mm)(69.96mm,205.51mm) on Top Overlay And Pad R28-2(70.96mm,202.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.96mm,202.11mm)(71.96mm,205.51mm) on Top Overlay And Pad R28-2(70.96mm,202.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (69.96mm,190.81mm)(69.96mm,194.21mm) on Top Overlay And Pad R29-1(70.96mm,193.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.96mm,190.81mm)(71.96mm,194.21mm) on Top Overlay And Pad R29-1(70.96mm,193.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (69.96mm,190.81mm)(69.96mm,194.21mm) on Top Overlay And Pad R29-2(70.96mm,191.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.96mm,190.81mm)(71.96mm,194.21mm) on Top Overlay And Pad R29-2(70.96mm,191.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (66.06mm,157.11mm)(66.06mm,160.51mm) on Top Overlay And Pad R15-1(67.06mm,157.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.06mm,157.11mm)(68.06mm,160.51mm) on Top Overlay And Pad R15-1(67.06mm,157.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (66.06mm,157.11mm)(66.06mm,160.51mm) on Top Overlay And Pad R15-2(67.06mm,159.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.06mm,157.11mm)(68.06mm,160.51mm) on Top Overlay And Pad R15-2(67.06mm,159.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.76mm,157.06mm)(62.76mm,160.66mm) on Top Overlay And Pad C9-1(63.76mm,159.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.76mm,157.06mm)(64.76mm,160.66mm) on Top Overlay And Pad C9-1(63.76mm,159.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.76mm,157.06mm)(62.76mm,160.66mm) on Top Overlay And Pad C9-2(63.76mm,157.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.76mm,157.06mm)(64.76mm,160.66mm) on Top Overlay And Pad C9-2(63.76mm,157.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (48.76mm,159.41mm)(48.76mm,162.81mm) on Top Overlay And Pad R17-1(47.76mm,162.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.76mm,159.41mm)(46.76mm,162.81mm) on Top Overlay And Pad R17-1(47.76mm,162.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (48.76mm,159.41mm)(48.76mm,162.81mm) on Top Overlay And Pad R17-2(47.76mm,160.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.76mm,159.41mm)(46.76mm,162.81mm) on Top Overlay And Pad R17-2(47.76mm,160.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (43.2mm,159.4mm)(43.2mm,162.8mm) on Top Overlay And Pad R18-1(44.2mm,162.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.2mm,159.4mm)(45.2mm,162.8mm) on Top Overlay And Pad R18-1(44.2mm,162.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (43.2mm,159.4mm)(43.2mm,162.8mm) on Top Overlay And Pad R18-2(44.2mm,160.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.2mm,159.4mm)(45.2mm,162.8mm) on Top Overlay And Pad R18-2(44.2mm,160.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.86mm,153.16mm)(59.26mm,153.16mm) on Top Overlay And Pad R16-1(58.51mm,154.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.86mm,155.16mm)(59.26mm,155.16mm) on Top Overlay And Pad R16-1(58.51mm,154.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.86mm,153.16mm)(59.26mm,153.16mm) on Top Overlay And Pad R16-2(56.61mm,154.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.86mm,155.16mm)(59.26mm,155.16mm) on Top Overlay And Pad R16-2(56.61mm,154.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.81mm,162.06mm)(59.21mm,162.06mm) on Top Overlay And Pad R19-1(58.46mm,163.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.81mm,164.06mm)(59.21mm,164.06mm) on Top Overlay And Pad R19-1(58.46mm,163.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.81mm,162.06mm)(59.21mm,162.06mm) on Top Overlay And Pad R19-2(56.56mm,163.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.81mm,164.06mm)(59.21mm,164.06mm) on Top Overlay And Pad R19-2(56.56mm,163.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.95mm,204.6mm)(123.35mm,204.6mm) on Top Overlay And Pad R3-1(120.7mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.95mm,206.6mm)(123.35mm,206.6mm) on Top Overlay And Pad R3-1(120.7mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.95mm,204.6mm)(123.35mm,204.6mm) on Top Overlay And Pad R3-2(122.6mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (119.95mm,206.6mm)(123.35mm,206.6mm) on Top Overlay And Pad R3-2(122.6mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.75mm,204.6mm)(129.15mm,204.6mm) on Top Overlay And Pad R2-1(126.5mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.75mm,206.6mm)(129.15mm,206.6mm) on Top Overlay And Pad R2-1(126.5mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.75mm,204.6mm)(129.15mm,204.6mm) on Top Overlay And Pad R2-2(128.4mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (125.75mm,206.6mm)(129.15mm,206.6mm) on Top Overlay And Pad R2-2(128.4mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.6mm,204.6mm)(135mm,204.6mm) on Top Overlay And Pad R1-1(132.35mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.6mm,206.6mm)(135mm,206.6mm) on Top Overlay And Pad R1-1(132.35mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.6mm,204.6mm)(135mm,204.6mm) on Top Overlay And Pad R1-2(134.25mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (131.6mm,206.6mm)(135mm,206.6mm) on Top Overlay And Pad R1-2(134.25mm,205.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (110.4mm,196.4mm)(118.2mm,196.4mm) on Top Overlay And Pad R5-1(117mm,194.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (110.4mm,196.4mm)(118.2mm,196.4mm) on Top Overlay And Pad R5-2(111.6mm,194.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,178.9mm)(142.5mm,178.9mm) on Top Overlay And Pad R11-1(139.85mm,179.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,180.9mm)(142.5mm,180.9mm) on Top Overlay And Pad R11-1(139.85mm,179.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,178.9mm)(142.5mm,178.9mm) on Top Overlay And Pad R11-2(141.75mm,179.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.1mm,180.9mm)(142.5mm,180.9mm) on Top Overlay And Pad R11-2(141.75mm,179.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (73.6mm,181.9mm)(73.6mm,183.4mm) on Top Overlay And Pad D4-1(72.85mm,182.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (70.6mm,183.4mm)(73.6mm,183.4mm) on Top Overlay And Pad D4-1(72.85mm,182.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (70.6mm,181.9mm)(70.6mm,183.4mm) on Top Overlay And Pad D4-2(71.35mm,182.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (70.6mm,183.4mm)(73.6mm,183.4mm) on Top Overlay And Pad D4-2(71.35mm,182.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,139.9mm)(114.8mm,139.9mm) on Top Overlay And Pad C40-1(112.05mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,141.9mm)(114.8mm,141.9mm) on Top Overlay And Pad C40-1(112.05mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,139.9mm)(114.8mm,139.9mm) on Top Overlay And Pad C40-2(113.95mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,141.9mm)(114.8mm,141.9mm) on Top Overlay And Pad C40-2(113.95mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.7mm,139.9mm)(110.3mm,139.9mm) on Top Overlay And Pad C39-1(109.45mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.7mm,141.9mm)(110.3mm,141.9mm) on Top Overlay And Pad C39-1(109.45mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.7mm,139.9mm)(110.3mm,139.9mm) on Top Overlay And Pad C39-2(107.55mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.7mm,141.9mm)(110.3mm,141.9mm) on Top Overlay And Pad C39-2(107.55mm,140.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (121mm,140.2mm)(121mm,143.6mm) on Top Overlay And Pad R85-1(122mm,140.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123mm,140.2mm)(123mm,143.6mm) on Top Overlay And Pad R85-1(122mm,140.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (121mm,140.2mm)(121mm,143.6mm) on Top Overlay And Pad R85-2(122mm,142.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123mm,140.2mm)(123mm,143.6mm) on Top Overlay And Pad R85-2(122mm,142.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.1mm,165.2mm)(126.7mm,165.2mm) on Top Overlay And Pad C30-1(125.85mm,166.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.1mm,167.2mm)(126.7mm,167.2mm) on Top Overlay And Pad C30-1(125.85mm,166.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.1mm,165.2mm)(126.7mm,165.2mm) on Top Overlay And Pad C30-2(123.95mm,166.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.1mm,167.2mm)(126.7mm,167.2mm) on Top Overlay And Pad C30-2(123.95mm,166.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,147.1mm)(127.4mm,147.1mm) on Top Overlay And Pad C31-1(126.55mm,148.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,149.1mm)(127.4mm,149.1mm) on Top Overlay And Pad C31-1(126.55mm,148.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,147.1mm)(127.4mm,147.1mm) on Top Overlay And Pad C31-2(124.65mm,148.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,149.1mm)(127.4mm,149.1mm) on Top Overlay And Pad C31-2(124.65mm,148.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,159.7mm)(96.6mm,159.7mm) on Top Overlay And Pad C32-1(93.85mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,161.7mm)(96.6mm,161.7mm) on Top Overlay And Pad C32-1(93.85mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,159.7mm)(96.6mm,159.7mm) on Top Overlay And Pad C32-2(95.75mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,161.7mm)(96.6mm,161.7mm) on Top Overlay And Pad C32-2(95.75mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.3mm,171.3mm)(102.3mm,174.9mm) on Top Overlay And Pad C33-1(103.3mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.3mm,171.3mm)(104.3mm,174.9mm) on Top Overlay And Pad C33-1(103.3mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.3mm,171.3mm)(102.3mm,174.9mm) on Top Overlay And Pad C33-2(103.3mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.3mm,171.3mm)(104.3mm,174.9mm) on Top Overlay And Pad C33-2(103.3mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,152.1mm)(96.6mm,152.1mm) on Top Overlay And Pad C34-1(93.85mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,154.1mm)(96.6mm,154.1mm) on Top Overlay And Pad C34-1(93.85mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,152.1mm)(96.6mm,152.1mm) on Top Overlay And Pad C34-2(95.75mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,154.1mm)(96.6mm,154.1mm) on Top Overlay And Pad C34-2(95.75mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.4mm,138.8mm)(99.4mm,142.4mm) on Top Overlay And Pad C35-1(100.4mm,139.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.4mm,138.8mm)(101.4mm,142.4mm) on Top Overlay And Pad C35-1(100.4mm,139.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.4mm,138.8mm)(99.4mm,142.4mm) on Top Overlay And Pad C35-2(100.4mm,141.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.4mm,138.8mm)(101.4mm,142.4mm) on Top Overlay And Pad C35-2(100.4mm,141.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,140mm)(115.9mm,143.6mm) on Top Overlay And Pad C36-1(116.9mm,140.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (117.9mm,140mm)(117.9mm,143.6mm) on Top Overlay And Pad C36-1(116.9mm,140.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,140mm)(115.9mm,143.6mm) on Top Overlay And Pad C36-2(116.9mm,142.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (117.9mm,140mm)(117.9mm,143.6mm) on Top Overlay And Pad C36-2(116.9mm,142.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (118.5mm,140mm)(118.5mm,143.6mm) on Top Overlay And Pad C19-1(119.5mm,140.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (120.5mm,140mm)(120.5mm,143.6mm) on Top Overlay And Pad C19-1(119.5mm,140.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (118.5mm,140mm)(118.5mm,143.6mm) on Top Overlay And Pad C19-2(119.5mm,142.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (120.5mm,140mm)(120.5mm,143.6mm) on Top Overlay And Pad C19-2(119.5mm,142.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,149.6mm)(127.4mm,149.6mm) on Top Overlay And Pad C20-1(126.55mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,151.6mm)(127.4mm,151.6mm) on Top Overlay And Pad C20-1(126.55mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,149.6mm)(127.4mm,149.6mm) on Top Overlay And Pad C20-2(124.65mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,151.6mm)(127.4mm,151.6mm) on Top Overlay And Pad C20-2(124.65mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,154.6mm)(127.4mm,154.6mm) on Top Overlay And Pad C21-1(126.55mm,155.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,156.6mm)(127.4mm,156.6mm) on Top Overlay And Pad C21-1(126.55mm,155.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,154.6mm)(127.4mm,154.6mm) on Top Overlay And Pad C21-2(124.65mm,155.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,156.6mm)(127.4mm,156.6mm) on Top Overlay And Pad C21-2(124.65mm,155.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,171.3mm)(111.2mm,174.9mm) on Top Overlay And Pad C22-1(112.2mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (113.2mm,171.3mm)(113.2mm,174.9mm) on Top Overlay And Pad C22-1(112.2mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (111.2mm,171.3mm)(111.2mm,174.9mm) on Top Overlay And Pad C22-2(112.2mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (113.2mm,171.3mm)(113.2mm,174.9mm) on Top Overlay And Pad C22-2(112.2mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.9mm,171.3mm)(104.9mm,174.9mm) on Top Overlay And Pad C23-1(105.9mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.9mm,171.3mm)(106.9mm,174.9mm) on Top Overlay And Pad C23-1(105.9mm,174.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.9mm,171.3mm)(104.9mm,174.9mm) on Top Overlay And Pad C23-2(105.9mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.9mm,171.3mm)(106.9mm,174.9mm) on Top Overlay And Pad C23-2(105.9mm,172.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,162.2mm)(96.6mm,162.2mm) on Top Overlay And Pad C24-1(93.85mm,163.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,164.2mm)(96.6mm,164.2mm) on Top Overlay And Pad C24-1(93.85mm,163.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,162.2mm)(96.6mm,162.2mm) on Top Overlay And Pad C24-2(95.75mm,163.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,164.2mm)(96.6mm,164.2mm) on Top Overlay And Pad C24-2(95.75mm,163.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,157.2mm)(96.6mm,157.2mm) on Top Overlay And Pad C25-1(93.85mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,159.2mm)(96.6mm,159.2mm) on Top Overlay And Pad C25-1(93.85mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,157.2mm)(96.6mm,157.2mm) on Top Overlay And Pad C25-2(95.75mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,159.2mm)(96.6mm,159.2mm) on Top Overlay And Pad C25-2(95.75mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,149.6mm)(96.6mm,149.6mm) on Top Overlay And Pad C26-1(93.85mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,151.6mm)(96.6mm,151.6mm) on Top Overlay And Pad C26-1(93.85mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,149.6mm)(96.6mm,149.6mm) on Top Overlay And Pad C26-2(95.75mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,151.6mm)(96.6mm,151.6mm) on Top Overlay And Pad C26-2(95.75mm,150.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,147mm)(96.6mm,147mm) on Top Overlay And Pad C27-1(93.85mm,148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,149mm)(96.6mm,149mm) on Top Overlay And Pad C27-1(93.85mm,148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,147mm)(96.6mm,147mm) on Top Overlay And Pad C27-2(95.75mm,148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (93mm,149mm)(96.6mm,149mm) on Top Overlay And Pad C27-2(95.75mm,148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102mm,138.8mm)(102mm,142.4mm) on Top Overlay And Pad C28-1(103mm,139.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104mm,138.8mm)(104mm,142.4mm) on Top Overlay And Pad C28-1(103mm,139.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102mm,138.8mm)(102mm,142.4mm) on Top Overlay And Pad C28-2(103mm,141.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104mm,138.8mm)(104mm,142.4mm) on Top Overlay And Pad C28-2(103mm,141.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,152.1mm)(127.4mm,152.1mm) on Top Overlay And Pad C29-1(126.55mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,154.1mm)(127.4mm,154.1mm) on Top Overlay And Pad C29-1(126.55mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,152.1mm)(127.4mm,152.1mm) on Top Overlay And Pad C29-2(124.65mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,154.1mm)(127.4mm,154.1mm) on Top Overlay And Pad C29-2(124.65mm,153.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,157.2mm)(127.4mm,157.2mm) on Top Overlay And Pad C41-1(126.55mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,159.2mm)(127.4mm,159.2mm) on Top Overlay And Pad C41-1(126.55mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,157.2mm)(127.4mm,157.2mm) on Top Overlay And Pad C41-2(124.65mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (123.8mm,159.2mm)(127.4mm,159.2mm) on Top Overlay And Pad C41-2(124.65mm,158.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.6mm,118.3mm)(104.6mm,121.7mm) on Top Overlay And Pad R78-1(105.6mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.6mm,118.3mm)(106.6mm,121.7mm) on Top Overlay And Pad R78-1(105.6mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.6mm,118.3mm)(104.6mm,121.7mm) on Top Overlay And Pad R78-2(105.6mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.6mm,118.3mm)(106.6mm,121.7mm) on Top Overlay And Pad R78-2(105.6mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.1mm,118.3mm)(107.1mm,121.7mm) on Top Overlay And Pad R77-1(108.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (109.1mm,118.3mm)(109.1mm,121.7mm) on Top Overlay And Pad R77-1(108.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.1mm,118.3mm)(107.1mm,121.7mm) on Top Overlay And Pad R77-2(108.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (109.1mm,118.3mm)(109.1mm,121.7mm) on Top Overlay And Pad R77-2(108.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.1mm,122.6mm)(107.1mm,126mm) on Top Overlay And Pad R55-1(108.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (109.1mm,122.6mm)(109.1mm,126mm) on Top Overlay And Pad R55-1(108.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (107.1mm,122.6mm)(107.1mm,126mm) on Top Overlay And Pad R55-2(108.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (109.1mm,122.6mm)(109.1mm,126mm) on Top Overlay And Pad R55-2(108.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.6mm,122.6mm)(104.6mm,126mm) on Top Overlay And Pad R65-1(105.6mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.6mm,122.6mm)(106.6mm,126mm) on Top Overlay And Pad R65-1(105.6mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.6mm,122.6mm)(104.6mm,126mm) on Top Overlay And Pad R65-2(105.6mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.6mm,122.6mm)(106.6mm,126mm) on Top Overlay And Pad R65-2(105.6mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.6mm,118.3mm)(99.6mm,121.7mm) on Top Overlay And Pad R76-1(100.6mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.6mm,118.3mm)(101.6mm,121.7mm) on Top Overlay And Pad R76-1(100.6mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.6mm,118.3mm)(99.6mm,121.7mm) on Top Overlay And Pad R76-2(100.6mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.6mm,118.3mm)(101.6mm,121.7mm) on Top Overlay And Pad R76-2(100.6mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.1mm,118.3mm)(97.1mm,121.7mm) on Top Overlay And Pad R69-1(98.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.1mm,118.3mm)(99.1mm,121.7mm) on Top Overlay And Pad R69-1(98.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.1mm,118.3mm)(97.1mm,121.7mm) on Top Overlay And Pad R69-2(98.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.1mm,118.3mm)(99.1mm,121.7mm) on Top Overlay And Pad R69-2(98.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.1mm,118.3mm)(102.1mm,121.7mm) on Top Overlay And Pad R81-1(103.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.1mm,118.3mm)(104.1mm,121.7mm) on Top Overlay And Pad R81-1(103.1mm,119.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.1mm,118.3mm)(102.1mm,121.7mm) on Top Overlay And Pad R81-2(103.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.1mm,118.3mm)(104.1mm,121.7mm) on Top Overlay And Pad R81-2(103.1mm,120.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.6mm,122.6mm)(101.6mm,126mm) on Top Overlay And Pad R82-1(100.6mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.6mm,122.6mm)(99.6mm,126mm) on Top Overlay And Pad R82-1(100.6mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.6mm,122.6mm)(101.6mm,126mm) on Top Overlay And Pad R82-2(100.6mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.6mm,122.6mm)(99.6mm,126mm) on Top Overlay And Pad R82-2(100.6mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.1mm,122.6mm)(102.1mm,126mm) on Top Overlay And Pad R70-1(103.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.1mm,122.6mm)(104.1mm,126mm) on Top Overlay And Pad R70-1(103.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.1mm,122.6mm)(102.1mm,126mm) on Top Overlay And Pad R70-2(103.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.1mm,122.6mm)(104.1mm,126mm) on Top Overlay And Pad R70-2(103.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.1mm,122.6mm)(97.1mm,126mm) on Top Overlay And Pad R51-1(98.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.1mm,122.6mm)(99.1mm,126mm) on Top Overlay And Pad R51-1(98.1mm,123.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.1mm,122.6mm)(97.1mm,126mm) on Top Overlay And Pad R51-2(98.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.1mm,122.6mm)(99.1mm,126mm) on Top Overlay And Pad R51-2(98.1mm,125.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.4mm,181mm)(104.4mm,184.4mm) on Top Overlay And Pad R45-1(105.4mm,183.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.4mm,181mm)(106.4mm,184.4mm) on Top Overlay And Pad R45-1(105.4mm,183.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (104.4mm,181mm)(104.4mm,184.4mm) on Top Overlay And Pad R45-2(105.4mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (106.4mm,181mm)(106.4mm,184.4mm) on Top Overlay And Pad R45-2(105.4mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.4mm,180.6mm)(90mm,180.6mm) on Top Overlay And Pad C17-1(87.25mm,181.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.4mm,182.6mm)(90mm,182.6mm) on Top Overlay And Pad C17-1(87.25mm,181.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.4mm,180.6mm)(90mm,180.6mm) on Top Overlay And Pad C17-2(89.15mm,181.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.4mm,182.6mm)(90mm,182.6mm) on Top Overlay And Pad C17-2(89.15mm,181.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (98.4mm,180.9mm)(98.4mm,184.5mm) on Top Overlay And Pad C18-1(99.4mm,183.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (100.4mm,180.9mm)(100.4mm,184.5mm) on Top Overlay And Pad C18-1(99.4mm,183.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (98.4mm,180.9mm)(98.4mm,184.5mm) on Top Overlay And Pad C18-2(99.4mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (100.4mm,180.9mm)(100.4mm,184.5mm) on Top Overlay And Pad C18-2(99.4mm,181.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (136.3mm,147.2mm)(136.3mm,150.6mm) on Top Overlay And Pad R8-1(137.3mm,147.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (138.3mm,147.2mm)(138.3mm,150.6mm) on Top Overlay And Pad R8-1(137.3mm,147.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (136.3mm,147.2mm)(136.3mm,150.6mm) on Top Overlay And Pad R8-2(137.3mm,149.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (138.3mm,147.2mm)(138.3mm,150.6mm) on Top Overlay And Pad R8-2(137.3mm,149.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.3mm,147.1mm)(139.3mm,150.7mm) on Top Overlay And Pad C5-1(140.3mm,149.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (141.3mm,147.1mm)(141.3mm,150.7mm) on Top Overlay And Pad C5-1(140.3mm,149.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (139.3mm,147.1mm)(139.3mm,150.7mm) on Top Overlay And Pad C5-2(140.3mm,147.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (141.3mm,147.1mm)(141.3mm,150.7mm) on Top Overlay And Pad C5-2(140.3mm,147.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,138.5mm)(72.2mm,138.5mm) on Top Overlay And Pad C46-2(69.45mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,140.5mm)(72.2mm,140.5mm) on Top Overlay And Pad C46-2(69.45mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,138.5mm)(72.2mm,138.5mm) on Top Overlay And Pad C46-1(71.35mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.6mm,140.5mm)(72.2mm,140.5mm) on Top Overlay And Pad C46-1(71.35mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.7mm,133.5mm)(63.1mm,133.5mm) on Top Overlay And Pad R42-1(60.45mm,134.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.7mm,135.5mm)(63.1mm,135.5mm) on Top Overlay And Pad R42-1(60.45mm,134.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.7mm,133.5mm)(63.1mm,133.5mm) on Top Overlay And Pad R42-2(62.35mm,134.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.7mm,135.5mm)(63.1mm,135.5mm) on Top Overlay And Pad R42-2(62.35mm,134.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.8mm,138.5mm)(66.2mm,138.5mm) on Top Overlay And Pad R39-1(65.45mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.8mm,140.5mm)(66.2mm,140.5mm) on Top Overlay And Pad R39-1(65.45mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.8mm,138.5mm)(66.2mm,138.5mm) on Top Overlay And Pad R39-2(63.55mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (62.8mm,140.5mm)(66.2mm,140.5mm) on Top Overlay And Pad R39-2(63.55mm,139.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :423

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP2" (124.811mm,218.667mm) on Top Overlay And Track (118.2mm,218.7mm)(134.9mm,218.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "C18" (98.8mm,180mm) on Top Overlay And Track (100.4mm,172.5mm)(100.4mm,176.1mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C18" (98.8mm,180mm) on Top Overlay And Track (98.4mm,176.1mm)(100.4mm,176.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R30" (81.2mm,175.1mm) on Top Overlay And Track (81.3mm,177.1mm)(81.3mm,179.1mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R30" (81.2mm,175.1mm) on Top Overlay And Track (84.7mm,177.1mm)(84.7mm,179.1mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R30" (81.2mm,175.1mm) on Top Overlay And Track (81.3mm,177.1mm)(84.7mm,177.1mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C11" (126.4mm,163.4mm) on Top Overlay And Track (128.4mm,162.8mm)(130.4mm,162.8mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C11" (126.4mm,163.4mm) on Top Overlay And Track (128.4mm,159.2mm)(128.4mm,162.8mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C41" (128.4mm,157.2mm) on Top Overlay And Track (128.4mm,159.2mm)(130.4mm,159.2mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C4" (82.3mm,217.4mm) on Top Overlay And Track (82mm,214.4mm)(84mm,214.4mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "C3" (79.3mm,216.4mm) on Top Overlay And Track (80.7mm,211mm)(80.7mm,213.4mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C3" (79.3mm,216.4mm) on Top Overlay And Track (79.2mm,213.4mm)(80.7mm,213.4mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (149.6mm,193.75mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=300mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02