# Logic Gates

This folder contains Verilog implementations of basic logic gates and different modeling techniques.

## Included Designs

### ðŸ”¹ Basic Logic Gates
Implementation of fundamental gates:
- AND
- OR
- NOT
- NAND
- NOR
- XOR
- XNOR

---

### ðŸ”¹ Logic Gates using Multiplexer (MUX)
Implementation of logic gates using multiplexers.

This demonstrates how Boolean functions can be realized using MUX-based design.

---

### ðŸ”¹ AND Gate using UDP (User Defined Primitive)
Implementation of an AND gate using Verilog UDP.

This demonstrates low-level modeling capability in Verilog.

---

## Features
- Behavioral Modeling
- Structural Modeling
- Dataflow Modeling
- UDP Modeling

All designs are:
- Simulation verified
- Synthesis verified

---

## Files Included
- Verilog Design Files (.v)
- Testbench Files
- Simulation Outputs
- Synthesis Outputs

---

Tool Used:
- Xilinx Vivado
