// Seed: 1495155157
module module_0 (
    input wand id_0,
    input tri  id_1
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wor  id_0,
    output wire id_1,
    input  wor  id_2
);
  id_4(
      .id_0(1'b0), .id_1(1)
  );
  logic [7:0] id_6;
  assign id_0 = id_2;
  assign id_4 = id_6[1];
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
