timestamp=1696085661427

[~A]
LastVerilogToplevel=testbench_day3
ModifyID=1
Version=74
design.sv_testbench.sv=0*569*1175

[~MFT]
0=5|0work.mgf|1175|0
1=3|1work.mgf|1777|0
3=6|3work.mgf|1286|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92167265b7dc277de84006ee982c77c92d24

[day3]
A/day3=22|../design.sv|1|1*390
BinL64/day3=3*174
R=../design.sv|1
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|cb04c9e0cfd01a9510cd5aff5c1ab1b1407bca297c4f97476fdf6f6c6cb0ae76

[testbench_day3]
A/testbench_day3=22|../testbench.sv|1|1*1777
BinL64/testbench_day3=3*396
R=../testbench.sv|1
SLP=3*1286
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35f63594ee976764b5a35a47995a6df2b4d6af87e07c1f3698edfcf5d285e4276f1

[~U]
$root=12|0*0|
day3=12|0*182|
testbench_day3=12|0*392||0x10
