<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_stream_to_axi_lite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PL_Reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PL_Reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_stream_to_axi_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>452206c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_stream_to_axi_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>452206c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>859aae03</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>080b65eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S01_Ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PL_Reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/xgen_axistream_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_stream_to_axi_lite_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_stream_to_axi_lite_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_944e8102</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/xgen_axistream_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_stream_to_axi_lite_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_stream_to_axi_lite_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/data/axi_stream_to_axi_lite.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/data/axi_stream_to_axi_lite.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/src/axi_stream_to_axi_lite.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/src/axi_stream_to_axi_lite.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_stream_to_axi_lite_v1_0/src/axi_stream_to_axi_lite_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_stream_to_axi_lite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_080b65eb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_stream_to_axi_lite_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_stream_to_axi_lite_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-24T05:02:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1734286e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ebe986_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309f9583_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576a88a2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647a955f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f6bea8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c8e46_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6155faad_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c80db5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380d1553_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a96a5c5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3b705f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275f454b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363e83c9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4220f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6120055e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47de7098_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db06360_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a087083_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621c60d8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5195a6b6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fad9999_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123b9ddb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c83530d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4ee996_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fbb124_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c08433_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101838b7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437435a7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110f31c0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd039d6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6dc86a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bffdc1f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e5a0a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee9f370_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e0a98c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a857d8b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564fcfd8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717a7006_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c221da4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3537c301_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8d3c69_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66647fdf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6380461a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64173378_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346970fd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aef1a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218cacb3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b7e49b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f79a51_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4086e5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e42e0f4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7754cdb9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c095b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2737e2e1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b19967a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45382557_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d01520_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f05d41c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115e57b5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110b7f8d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c7edfe_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f5ddc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ca95a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7391fd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8d9c4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f970a54_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e197bda_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8035de0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386b2d7d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fa7f3a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b131ec_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bb9f10_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6a219a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f62c78_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4761098c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72683834_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450721ac_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0dcbbc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7454dd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41089c40_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c9b872_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195ee996_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bbbf3c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517f0e7d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1496ace2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244aadd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218592b7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c20865_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76308f36_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26548866_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151158bc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6864753d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663c34ce_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6fbdfb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733efc24_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538e2a34_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cabfad_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70044cbb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f898baa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d4b5c2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb98a43_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0b79d5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fcc3af_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218659a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ec500b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7861443b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448bbdac_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a877630_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d15f639_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c6a5d7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456d0e55_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3ffd3a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43558520_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a35780_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7697ba11_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e399da2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a19e8a6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de02098_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1523a43d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec38617_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83bbdaf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670134cb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f412c15_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc0df74_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dac7082_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64926020_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efb7920_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fbaee5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36625705_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285da2dd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41908fc3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c030712_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75add8ce_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aede2ac_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b574020_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5914953_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca2509c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d28b7f9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c29e0e6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574bc7ce_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f189c7a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e4cb70_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cee11eb_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721aecbc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c30bcd2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763d48a5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f8e603_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94a9823_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbad5ae_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d88a438_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e51daa7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99396c0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef162b2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122b9d6e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598ae490_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6b7c99_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0cdc18_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a63d104_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9a4692_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db92696_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330c19fa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1a7e8c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179dda63_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19610b18_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c405c5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f57c9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64460137_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfb34d7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a047ff_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf916d9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524318fa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dddd72_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f616958_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d2872_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33657ca8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1e7722_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cc1cc8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d87eca1_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729be3ed_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334424a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e561cc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307a7a17_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218c45be_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f371115_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384a0c49_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433745fd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71127b6c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238364b2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123f2845_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12212f83_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548137bc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67315047_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ef228e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406c4d8b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234e36b5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb59a32_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a94841_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47265f61_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674e350_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cfc2b5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8fab72_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b45f39_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61092629_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f096b5d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0c45c6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d12a21_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc68ccf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0652de_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48995d52_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42973a83_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6731368a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f92670_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107918a3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2436685c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18108904_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee250d2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd7c874_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79203b16_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0e1312_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ca9e12_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6472a4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67962e75_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abe5e0b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc87c5_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a836f73_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dbb42_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dcfb72_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18756d4b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433ca39e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44df3dcd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31255d1c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c35ca4e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed4cce6_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8a254_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22049dce_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e418ffa_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff7a322_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e710f3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c122b76_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/axi_stream_to_axi_lite_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2c8989a6"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="81db7403"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fdb30c01"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="463598c4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
