# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PE_8.srcs/sim_1/new/tb_mod7_counter.vhd" \

# Do not sort compile order
nosort
