
---------- Begin Simulation Statistics ----------
final_tick                               1615208411000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702156                       # Number of bytes of host memory used
host_op_rate                                    61405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23464.24                       # Real time elapsed on the host
host_tick_rate                               68837020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609233                       # Number of instructions simulated
sim_ops                                    1440812980                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.615208                       # Number of seconds simulated
sim_ticks                                1615208411000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.395746                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183251899                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209680571                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17817086                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273933172                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20825296                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22247067                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1421771                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348460046                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187678                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9904689                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547490                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34028486                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49996865                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564234                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667808                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2389765967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551798                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.280824                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1721253001     72.03%     72.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    412959337     17.28%     89.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98090212      4.10%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84099544      3.52%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23784006      1.00%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6198497      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6597170      0.28%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2755714      0.12%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34028486      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2389765967                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143471                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935971                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171818                       # Number of loads committed
system.cpu0.commit.membars                    4203736                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203742      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073273     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272066     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185819     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667808                       # Class of committed instruction
system.cpu0.commit.refs                     558457913                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564234                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667808                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.447590                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.447590                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            460443814                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7966307                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178628322                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1398594586                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               966138906                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                960540950                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9911899                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8987677                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6226816                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348460046                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236418879                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1423880443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5004646                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1419361497                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35648594                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108136                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         961557517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204077195                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440466                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2403262385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1394267800     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               750768645     31.24%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145518952      6.06%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90899507      3.78%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12742065      0.53%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4747051      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94586      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100973      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2122806      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2403262385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      819147388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10022115                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               333527038                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.421353                       # Inst execution rate
system.cpu0.iew.exec_refs                   584648431                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154353400                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367453019                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            429832718                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106456                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8573763                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154914826                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1368595054                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430295031                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7230033                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1357770649                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2020061                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15274634                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9911899                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19667974                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       208013                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26239516                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62071                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6840                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4230952                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24660900                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1628720                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6840                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       796696                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9225419                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                618375128                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1345732898                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827567                       # average fanout of values written-back
system.cpu0.iew.wb_producers                511747085                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.417617                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1345853725                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1669556101                       # number of integer regfile reads
system.cpu0.int_regfile_writes              867794393                       # number of integer regfile writes
system.cpu0.ipc                              0.408565                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.408565                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205600      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            759699744     55.66%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848647      0.87%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100403      0.15%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434716861     31.85%     88.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          152429378     11.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1365000683                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3256874                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002386                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 721397     22.15%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2096831     64.38%     86.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               438644     13.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1364051905                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5136758099                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1345732848                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1418527751                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1362284708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1365000683                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310346                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49927161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           237577                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           622                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21902161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2403262385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567978                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.831845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1418032491     59.00%     59.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          712997982     29.67%     88.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          194731673      8.10%     96.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59284904      2.47%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11638458      0.48%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3154255      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1990098      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1041244      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             391280      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2403262385                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.423596                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19075643                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1447473                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           429832718                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154914826                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1890                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3222409773                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8007051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              403049241                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207794                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14038118                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               977553113                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14045709                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19361                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1705470272                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1387885959                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          903959107                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                953899507                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29699931                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9911899                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58425220                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58751246                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1705470228                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        423405                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5859                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32054545                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5859                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3724378078                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2750860273                       # The number of ROB writes
system.cpu0.timesIdled                       36627566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1857                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.867640                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20866644                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22963779                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2788842                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31045223                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1067639                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1087210                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19571                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35621957                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47947                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1984166                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115296                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3811081                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16171852                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120044999                       # Number of instructions committed
system.cpu1.commit.committedOps             122145172                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    472876312                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258303                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.020298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423607939     89.58%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24442618      5.17%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8360865      1.77%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6896851      1.46%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2048276      0.43%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1016534      0.21%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2319187      0.49%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       372961      0.08%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3811081      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    472876312                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797419                       # Number of function calls committed.
system.cpu1.commit.int_insts                116582642                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172659                       # Number of loads committed
system.cpu1.commit.membars                    4200113                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200113      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76654059     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272656     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018200      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122145172                       # Class of committed instruction
system.cpu1.commit.refs                      41290868                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120044999                       # Number of Instructions Simulated
system.cpu1.committedOps                    122145172                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.972494                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.972494                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            380583385                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               855256                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19814677                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145367352                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23132936                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65368364                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1985800                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2066721                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5128676                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35621957                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21589478                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    449764691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               244005                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150703146                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5580952                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23643993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21934283                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316020                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476199161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.320883                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.739927                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               377906410     79.36%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62989699     13.23%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20187868      4.24%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11619452      2.44%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2958464      0.62%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477602      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59388      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     270      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476199161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         678909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2062902                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30549169                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.278860                       # Inst execution rate
system.cpu1.iew.exec_refs                    45097204                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11507987                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314849693                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34340271                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100702                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2355954                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11821015                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138274447                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33589217                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2121843                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132982037                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1903738                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6582733                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1985800                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11012131                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          931146                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31005                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2288                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15632                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4167612                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       702806                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2288                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       547615                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1515287                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77745008                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131642517                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837419                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65105183                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.276051                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131711112                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168816906                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88581793                       # number of integer regfile writes
system.cpu1.ipc                              0.251731                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251731                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200214      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85163878     63.04%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36288098     26.86%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9451543      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135103880                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2876859                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021294                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 644898     22.42%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1816645     63.15%     85.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               415314     14.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133780511                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         749503765                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131642505                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154405373                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131973426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135103880                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301021                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16129274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220011                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6702611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476199161                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.283713                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394556691     82.86%     82.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50689707     10.64%     93.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19393932      4.07%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5284287      1.11%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3763665      0.79%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1061421      0.22%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             897260      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             389461      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162737      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476199161                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.283309                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13551077                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1268567                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34340271                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11821015                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       476878070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2753522955                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              341548812                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81675873                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13952978                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26687848                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3695746                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35187                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181464656                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142790747                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96136490                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66000996                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22290740                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1985800                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39960284                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14460617                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181464644                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         15421                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29452882                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           630                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   607382060                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279966823                       # The number of ROB writes
system.cpu1.timesIdled                          18272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5347802                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27007                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5988511                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14615157                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15489204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30928118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       192602                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49457                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71897674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12028061                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143794783                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12077518                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12225918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3956881                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11481895                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              348                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3262676                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3262673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12225921                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46416709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46416709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1244510208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1244510208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15489342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15489342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15489342                       # Request fanout histogram
system.membus.respLayer1.occupancy        81706485518                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51509309687                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    571932714.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   763630516.526910                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1873188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1611204882000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4003529000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    197522345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       197522345                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    197522345                       # number of overall hits
system.cpu0.icache.overall_hits::total      197522345                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38896534                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38896534                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38896534                       # number of overall misses
system.cpu0.icache.overall_misses::total     38896534                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 936146267997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 936146267997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 936146267997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 936146267997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236418879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236418879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236418879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236418879                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24067.601190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24067.601190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24067.601190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24067.601190                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3472                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.862069                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36884349                       # number of writebacks
system.cpu0.icache.writebacks::total         36884349                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2012152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2012152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2012152                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2012152                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36884382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36884382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36884382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36884382                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 846620141499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 846620141499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 846620141499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 846620141499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.156013                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.156013                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.156013                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.156013                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22953.350323                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22953.350323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22953.350323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22953.350323                       # average overall mshr miss latency
system.cpu0.icache.replacements              36884349                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    197522345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      197522345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38896534                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38896534                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 936146267997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 936146267997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236418879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236418879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24067.601190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24067.601190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2012152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2012152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36884382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36884382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 846620141499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 846620141499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.156013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.156013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22953.350323                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22953.350323                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234406507                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36884349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.355175                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        509722139                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       509722139                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498203493                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498203493                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498203493                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498203493                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52190707                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52190707                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52190707                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52190707                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1811990906418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1811990906418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1811990906418                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1811990906418                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    550394200                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    550394200                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    550394200                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    550394200                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094824                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094824                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094824                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094824                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34718.650323                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34718.650323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34718.650323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34718.650323                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12508717                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       404911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           262274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4595                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.693317                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.119913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32389588                       # number of writebacks
system.cpu0.dcache.writebacks::total         32389588                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20712283                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20712283                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20712283                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20712283                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31478424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31478424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31478424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31478424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 660417903155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 660417903155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 660417903155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 660417903155                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057193                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057193                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057193                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057193                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20980.018033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20980.018033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20980.018033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20980.018033                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32389588                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    363391065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      363391065                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35821165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35821165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 993976270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 993976270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399212230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399212230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.089730                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.089730                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27748.295470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27748.295470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8962322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8962322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26858843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26858843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 463552097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 463552097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17258.825985                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17258.825985                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134812428                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134812428                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16369542                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16369542                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 818014635918                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 818014635918                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181970                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181970                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.108277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.108277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49971.748502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49971.748502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11749961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11749961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4619581                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4619581                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 196865805655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 196865805655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42615.511159                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42615.511159                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    142671500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    142671500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80152.528090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80152.528090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003832                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003832                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1011000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1011000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044456                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044456                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5877.906977                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5877.906977                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       839000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       839000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044456                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044456                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4877.906977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4877.906977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188239                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188239                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912017                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92693378000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92693378000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101635.581354                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101635.581354                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91781361000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91781361000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100635.581354                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100635.581354                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999476                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          531788206                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32390199                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.418183                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999476                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1137394709                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1137394709                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30866755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28703466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              440120                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60033163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30866755                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28703466                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22822                       # number of overall hits
system.l2.overall_hits::.cpu1.data             440120                       # number of overall hits
system.l2.overall_hits::total                60033163                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           6017626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3685797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2154611                       # number of demand (read+write) misses
system.l2.demand_misses::total               11862980                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          6017626                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3685797                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4946                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2154611                       # number of overall misses
system.l2.overall_misses::total              11862980                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 460181464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 357003816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    445705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 226906931999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1044537917499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 460181464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 357003816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    445705000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 226906931999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1044537917499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36884381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32389263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2594731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71896143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36884381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32389263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2594731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71896143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.163148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.178119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.163148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.178119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76472.260739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96859.326762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90114.233724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105312.249867                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88050.213142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76472.260739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96859.326762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90114.233724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105312.249867                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88050.213142                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3650                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        35                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     104.285714                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3216115                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3956881                       # number of writebacks
system.l2.writebacks::total                   3956881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         195249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         100550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              295835                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        195249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        100550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             295835                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      6017607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3490548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2054061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11567145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      6017607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3490548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2054061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3932631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15499776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 400004189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 306487446501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    395585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196103671499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 902990892500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 400004189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 306487446501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    395585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196103671499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 348153961746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1251144854246                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.163148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.107769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.177506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.163148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.107769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.177506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215586                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66472.301864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87804.965438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80256.745790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95471.201439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78065.148531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66472.301864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87804.965438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80256.745790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95471.201439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88529.526860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80720.189392                       # average overall mshr miss latency
system.l2.replacements                       27490652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7555836                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7555836                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7555836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7555836                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64150272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64150272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64150272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64150272                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3932631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3932631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 348153961746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 348153961746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88529.526860                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88529.526860                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       165000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       316500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.904110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3156.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4795.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       969000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1398500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 28633.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22198.412698                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13409.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10535.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3457766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           143827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3601593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2073109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1442535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3515644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 207816583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154976189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  362792772500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5530875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7117237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.374825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100243.924946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107433.226577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103193.830917                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       169738                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        87556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257294                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1903371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1354979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3258350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 174357308001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131899731500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 306257039501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.344136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.457811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91604.478581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97344.483937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93991.449507                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30866755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30889577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      6017626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6022572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 460181464500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    445705000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 460627169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36884381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36912149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.163148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.178119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76472.260739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90114.233724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76483.464125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      6017607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6022536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 400004189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    395585500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 400399774500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.163148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.177506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.163159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66472.301864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80256.745790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66483.583411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25245700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       296293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25541993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1612688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       712076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2324764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 149187233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71930742499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 221117975499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26858388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1008369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27866757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.060044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.706166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92508.428785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101015.541177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95114.160190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12994                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1587177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       699082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2286259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132130138500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64203939999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196334078499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.059094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.693280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83248.521431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91840.356352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85875.694092                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             163                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1431500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1084000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2515500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.792593                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.717949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.765258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13378.504673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19357.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15432.515337                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1640000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       692000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2332000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.622222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.448718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.558685                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19523.809524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19771.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19596.638655                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999947                       # Cycle average of tags in use
system.l2.tags.total_refs                   147226721                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27490746                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.355501                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.715508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.770626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.860413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.512326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.119610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.283119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1176311226                       # Number of tag accesses
system.l2.tags.data_accesses               1176311226                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     385126784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     223566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        315456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131566208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    250694784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          991269952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    385126784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       315456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     385442240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    253240384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       253240384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        6017606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3493230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2055722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3917106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15488593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3956881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3956881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        238437827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138413544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           195304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81454633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    155208939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613710246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    238437827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       195304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        238633131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      156784959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156784959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      156784959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       238437827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138413544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          195304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81454633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    155208939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770495205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   6017606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3254749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2039199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3916812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005661782750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31650088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3510851                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15488594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3956881                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15488594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3956881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 255299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                226571                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            511292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            514662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            514099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            513844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1489312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            855096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4462564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            526355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            520186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            514455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           520713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           509645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           566464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           509517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1394989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1310102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           243073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 366603883199                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                76166475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            652228164449                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24065.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42815.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10924603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1739289                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15488594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3956881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9026339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2024772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  938895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  807245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  739926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  454798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  288771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  208488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 240411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6299676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.655323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.192352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.328511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4130108     65.56%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       818035     12.99%     78.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       345101      5.48%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       257854      4.09%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       127304      2.02%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        95654      1.52%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       164580      2.61%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34673      0.55%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       326367      5.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6299676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.246067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.342899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    352.694763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229945    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207465     90.22%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2641      1.15%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13581      5.91%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4426      1.92%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1336      0.58%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              378      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               98      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              974930880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16339136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238738112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               991270016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            253240384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       603.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1615208386500                       # Total gap between requests
system.mem_ctrls.avgGap                      83063.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    385126784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    208303936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       315456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130508736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    250675968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238738112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 238437827.203711867332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128964122.884325414896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 195303.589215893444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80799935.854222089052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 155197289.893260717392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147806382.367829322815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      6017606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3493230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2055722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3917107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3956881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 152766350903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 164073909092                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    188492772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110902569360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 224296842322                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 39074147472541                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25386.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46969.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38241.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53948.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57260.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9874986.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19715125080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10478818515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41740946940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9761948100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     127502765520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     622007957100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      96443855520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       927651416775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.323047                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 244758287382                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  53935180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1316514943618                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25264632960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13428451905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67024779360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9710129160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     127502765520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     714233026290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18780639360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       975944424555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.221980                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40809341446                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  53935180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1520463889554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16004518337.209303                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   79827128246.104385                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 644967816000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238819834000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1376388577000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21553311                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21553311                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21553311                       # number of overall hits
system.cpu1.icache.overall_hits::total       21553311                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36167                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36167                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36167                       # number of overall misses
system.cpu1.icache.overall_misses::total        36167                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    907397500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    907397500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    907397500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    907397500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21589478                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21589478                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21589478                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21589478                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001675                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001675                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001675                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001675                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25089.100561                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25089.100561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25089.100561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25089.100561                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27736                       # number of writebacks
system.cpu1.icache.writebacks::total            27736                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8399                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8399                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27768                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27768                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27768                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27768                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    740372500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    740372500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    740372500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    740372500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001286                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001286                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001286                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26662.795304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26662.795304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26662.795304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26662.795304                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27736                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21553311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21553311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36167                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36167                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    907397500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    907397500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21589478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21589478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25089.100561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25089.100561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27768                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27768                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    740372500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    740372500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26662.795304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26662.795304                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992425                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19734779                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27736                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           711.522173                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        380943500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992425                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43206724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43206724                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32692708                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32692708                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32692708                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32692708                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8614356                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8614356                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8614356                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8614356                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 788588811504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 788588811504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 788588811504                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 788588811504                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41307064                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41307064                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41307064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41307064                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208544                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208544                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208544                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208544                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91543.559554                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91543.559554                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91543.559554                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91543.559554                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6932483                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       326610                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           100399                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4289                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.049323                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.150618                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2594612                       # number of writebacks
system.cpu1.dcache.writebacks::total          2594612                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6792485                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6792485                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6792485                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6792485                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1821871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1821871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1821871                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1821871                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160982511949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160982511949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160982511949                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160982511949                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044106                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88361.092497                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88361.092497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88361.092497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88361.092497                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2594612                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27195305                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27195305                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5093994                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5093994                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398422090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398422090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32289299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32289299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157761                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157761                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78214.087021                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78214.087021                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4085375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4085375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1008619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1008619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77188104000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77188104000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031237                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76528.504817                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76528.504817                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5497403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5497403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3520362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3520362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 390166721504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 390166721504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110831.420605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110831.420605                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2707110                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2707110                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83794407949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83794407949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090183                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103036.215034                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103036.215034                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          415                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          415                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3196000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3196000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.214015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.214015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28283.185841                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28283.185841                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094697                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094697                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        53670                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53670                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       514500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       514500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243848                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243848                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4720.183486                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4720.183486                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       407500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       407500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3773.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3773.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326317                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326317                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773680                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76601068000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76601068000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99008.721952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99008.721952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773680                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773680                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75827388000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75827388000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98008.721952                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98008.721952                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.740110                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36609740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2595445                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.105381                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        380955500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.740110                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929378                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929378                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89411546                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89411546                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1615208411000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64779657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11512717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64340449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23533771                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6740896                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            634                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7117984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7117983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36912150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27867508                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110653111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97169675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        83272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7785159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215691217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4721198656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4145846400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3552256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332117952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9202715264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34233594                       # Total snoops (count)
system.tol2bus.snoopTraffic                 253336384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106130040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.116092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93858627     88.44%     88.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12221953     11.52%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49458      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106130040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143793680991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48595938400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55333790034                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3894241517                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41666471                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1752317355000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421510                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707164                       # Number of bytes of host memory used
host_op_rate                                   422723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3758.50                       # Real time elapsed on the host
host_tick_rate                               36479658                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584247316                       # Number of instructions simulated
sim_ops                                    1588807608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137109                       # Number of seconds simulated
sim_ticks                                137108944000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.708888                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               44132092                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            44260941                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7062637                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         45160785                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21974                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36369                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14395                       # Number of indirect misses.
system.cpu0.branchPred.lookups               45303052                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8339                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41928                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3606559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21484965                       # Number of branches committed
system.cpu0.commit.bw_lim_events               274134                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         402530                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       29369287                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74165404                       # Number of instructions committed
system.cpu0.commit.committedOps              74343575                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    259081819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.286950                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.758407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    218007790     84.15%     84.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17733126      6.84%     90.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15221176      5.88%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7586740      2.93%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       142624      0.06%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        66264      0.03%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        36766      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13199      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       274134      0.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    259081819                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27630247                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46919                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70463324                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11793563                       # Number of loads committed
system.cpu0.commit.membars                     286415                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286610      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40954013     55.09%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2532      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66416      0.09%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407811      4.58%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102216      0.14%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35391      0.05%     60.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443120      4.63%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1545634      2.08%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923983      5.28%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289857     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285296     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74343575                       # Class of committed instruction
system.cpu0.commit.refs                      26044770                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74165404                       # Number of Instructions Simulated
system.cpu0.committedOps                     74343575                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.669764                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.669764                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168931950                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3456915                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34359751                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             118179246                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                36181614                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53002848                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3609598                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3364965                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3619225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   45303052                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 25998080                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    226993035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3012685                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     139368816                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14131354                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166452                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31286412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          44154066                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.512066                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         265345235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.526370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               184192641     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31505498     11.87%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                42118073     15.87%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6913539      2.61%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  354223      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22311      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   75025      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102386      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   61539      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           265345235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 27079826                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18085873                       # number of floating regfile writes
system.cpu0.idleCycles                        6824276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3631417                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                28139712                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.334306                       # Inst execution rate
system.cpu0.iew.exec_refs                    30339791                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308953                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23379399                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             16208844                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            145266                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6058715                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14450827                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          103684821                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16030838                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4064326                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             90987890                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                232628                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             67573432                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3609598                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             67835936                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       238712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4368                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1239                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4415281                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       199631                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1239                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        82890                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3548527                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57922722                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90115215                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.672994                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38981658                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331100                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90128326                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111954829                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29456853                       # number of integer regfile writes
system.cpu0.ipc                              0.272497                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.272497                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           288465      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52160727     54.88%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2837      0.00%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  623      0.00%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70674      0.07%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620805      3.81%     59.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             172299      0.18%     59.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35400      0.04%     59.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443343      3.62%     62.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472611      4.71%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2839357      2.99%     70.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3935172      4.14%     74.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13670449     14.38%     89.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10339453     10.88%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              95052215                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               36252628                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           73900692                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32040870                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          53290603                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     582613                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006129                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31421      5.39%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    24      0.00%      5.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     70      0.01%      5.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  284      0.05%      5.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1461      0.25%      5.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14813      2.54%      8.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              394939     67.79%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     76.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93928     16.12%     92.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29576      5.08%     97.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            12977      2.23%     99.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3119      0.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              59093735                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         384015146                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     58074345                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         79736775                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 103197198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 95052215                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             487623                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       29341330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1883559                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         85093                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15170126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    265345235                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.358221                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.723927                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          201259353     75.85%     75.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39574447     14.91%     90.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19120976      7.21%     97.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4678706      1.76%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             498901      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             112971      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70380      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19049      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10452      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      265345235                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.349239                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4163570                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3513050                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            16208844                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14450827                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12145391                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7055094                       # number of misc regfile writes
system.cpu0.numCycles                       272169511                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2048378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96500452                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38460396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5514381                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41297857                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18688289                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               164474                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            176769796                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             116739474                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           67363621                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51048203                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34603086                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3609598                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54331688                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28903292                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         49314838                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       127454958                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18557437                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            102432                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22603351                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        103155                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   362501970                       # The number of ROB reads
system.cpu0.rob.rob_writes                  213689728                       # The number of ROB writes
system.cpu0.timesIdled                          67435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.820038                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               44160216                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            44239831                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7072140                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         45220672                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17361                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24729                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7368                       # Number of indirect misses.
system.cpu1.branchPred.lookups               45338269                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3626                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41274                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3609344                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21380329                       # Number of branches committed
system.cpu1.commit.bw_lim_events               265177                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         401705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29548984                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73472679                       # Number of instructions committed
system.cpu1.commit.committedOps              73651053                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    257346592                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.286194                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.754903                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    216556450     84.15%     84.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17593431      6.84%     90.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15191718      5.90%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7550556      2.93%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        95534      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54681      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27754      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11291      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       265177      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    257346592                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27645860                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30195                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69768752                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11733991                       # Number of loads committed
system.cpu1.commit.membars                     286542                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       286542      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40656043     55.20%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            446      0.00%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69383      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106634      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37219      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444867      4.68%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1482642      2.01%     67.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579328      4.86%     72.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292623     13.97%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287428     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73651053                       # Class of committed instruction
system.cpu1.commit.refs                      25642021                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73472679                       # Number of Instructions Simulated
system.cpu1.committedOps                     73651053                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.623718                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.623718                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168157793                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3463616                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            34331828                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             117696663                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                35369479                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52897653                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3611721                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3402995                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3598985                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   45338269                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25917647                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    226245343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3004823                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     139203770                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14149034                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.170288                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30315703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          44177577                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.522842                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         263635631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.529436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.886018                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182723954     69.31%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31242178     11.85%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                42088394     15.96%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6943620      2.63%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  353685      0.13%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16183      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  101465      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  105276      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60876      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           263635631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 27100541                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18105311                       # number of floating regfile writes
system.cpu1.idleCycles                        2608638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3635314                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28051996                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.339657                       # Inst execution rate
system.cpu1.iew.exec_refs                    29991758                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965622                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23598877                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16183796                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            150167                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6064390                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14116219                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          103172466                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16026136                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4059870                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             90431633                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                234841                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             67146314                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3611721                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             67412612                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       235660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1192                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          902                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4449805                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       208189                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           902                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77571                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3557743                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 57719988                       # num instructions consuming a value
system.cpu1.iew.wb_count                     89518790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.673962                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38901082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.336228                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      89531143                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111034332                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29261740                       # number of integer regfile writes
system.cpu1.ipc                              0.275960                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.275960                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288045      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51938756     54.97%     55.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 466      0.00%     55.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73927      0.08%     55.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620634      3.83%     59.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             180094      0.19%     59.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37237      0.04%     59.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445097      3.65%     63.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472509      4.73%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2821265      2.99%     70.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586291      3.80%     74.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13682309     14.48%     89.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10344681     10.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              94491503                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               36284689                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           73965797                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     32065087                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          53349584                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     561485                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005942                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  33673      6.00%      6.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      6.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  304      0.05%      6.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1497      0.27%      6.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13461      2.40%      8.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              395072     70.36%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     79.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98079     17.47%     96.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1532      0.27%     96.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            14452      2.57%     99.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3413      0.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              58480254                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         381101987                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     57453703                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         79345176                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 102672367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 94491503                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             500099                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29521413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1887662                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98394                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15274334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    263635631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.358417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.722292                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199812878     75.79%     75.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39433837     14.96%     90.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19092182      7.24%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4643417      1.76%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             465382      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              89487      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              66449      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              20598      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11401      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      263635631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.354905                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4145279                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3509445                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16183796                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14116219                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12169912                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7065809                       # number of misc regfile writes
system.cpu1.numCycles                       266244269                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7875016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               96514648                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38206423                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5533838                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                40481024                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18747924                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               168283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            175957976                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             116234203                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67254703                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50922077                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              33839359                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3611721                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53629467                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                29048280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         49352152                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       126605824                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18476694                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            108241                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22441667                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        108987                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   360269206                       # The number of ROB reads
system.cpu1.rob.rob_writes                  212689800                       # The number of ROB writes
system.cpu1.timesIdled                          28557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2524958                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77332                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2736772                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7142016                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3827245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7617917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29095                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3513294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2750187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7025643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2779282                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3062149                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2423444                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1367760                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6004                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3596                       # Transaction distribution
system.membus.trans_dist::ReadExReq            754694                       # Transaction distribution
system.membus.trans_dist::ReadExResp           754662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3062147                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           270                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11434728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11434728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    399376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               399376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7827                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3826711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3826711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3826711                       # Request fanout histogram
system.membus.respLayer1.occupancy        19813191258                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17956421773                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   137108944000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   137108944000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                846                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2421750.591017                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7001679.394929                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     96359000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            423                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   136084543500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1024400500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     25925063                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25925063                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     25925063                       # number of overall hits
system.cpu0.icache.overall_hits::total       25925063                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73016                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73016                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73016                       # number of overall misses
system.cpu0.icache.overall_misses::total        73016                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5341548500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5341548500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5341548500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5341548500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     25998079                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25998079                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     25998079                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25998079                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002809                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73155.863098                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73155.863098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73155.863098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73155.863098                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3812                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.562500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        66956                       # number of writebacks
system.cpu0.icache.writebacks::total            66956                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        66957                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        66957                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        66957                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        66957                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4920012000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4920012000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4920012000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4920012000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002575                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002575                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73480.173843                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73480.173843                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73480.173843                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73480.173843                       # average overall mshr miss latency
system.cpu0.icache.replacements                 66956                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     25925063                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25925063                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73016                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73016                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5341548500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5341548500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     25998079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25998079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73155.863098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73155.863098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        66957                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        66957                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4920012000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4920012000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73480.173843                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73480.173843                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25992238                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            66988                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           388.013346                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         52063114                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        52063114                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17113587                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17113587                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17113587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17113587                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12272908                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12272908                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12272908                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12272908                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 854801026832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 854801026832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 854801026832                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 854801026832                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29386495                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29386495                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29386495                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29386495                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.417638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.417638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.417638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.417638                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69649.428386                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69649.428386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69649.428386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69649.428386                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26661052                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           353909                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.333071                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.352941                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1722570                       # number of writebacks
system.cpu0.dcache.writebacks::total          1722570                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10573336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10573336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10573336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10573336                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1699572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1699572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1699572                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1699572                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 141021096010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 141021096010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 141021096010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 141021096010                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057835                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057835                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057835                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82974.475933                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82974.475933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82974.475933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82974.475933                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1722570                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11387566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11387566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3861789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3861789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 252658170000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 252658170000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     15249355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15249355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.253243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65425.161758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65425.161758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3095332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3095332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       766457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       766457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  65578948000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65578948000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050262                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050262                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85561.157377                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85561.157377                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5726021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5726021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8411119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8411119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 602142856832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 602142856832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.594966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.594966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71588.911872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71588.911872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7478004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7478004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75442148010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75442148010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80849.785943                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80849.785943                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72333                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72333                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          967                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          967                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38239000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38239000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39543.950362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39543.950362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7830000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7830000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005553                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005553                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19238.329238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19238.329238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70213                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70213                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1877                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1877                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13660500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13660500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7277.836974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7277.836974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1877                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1877                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11820500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11820500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6297.549281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6297.549281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       816500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       816500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       779500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       779500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        10117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          10117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2936287846                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2936287846                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41928                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41928                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.758705                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.758705                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92304.166672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92304.166672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31804                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31804                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2904476846                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2904476846                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.758538                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.758538                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91324.262546                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91324.262546                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19001582                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1728747                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.991534                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         60876341                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        60876341                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              436852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              423264                       # number of demand (read+write) hits
system.l2.demand_hits::total                   879107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10548                       # number of overall hits
system.l2.overall_hits::.cpu0.data             436852                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8443                       # number of overall hits
system.l2.overall_hits::.cpu1.data             423264                       # number of overall hits
system.l2.overall_hits::total                  879107                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1283486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1258617                       # number of demand (read+write) misses
system.l2.demand_misses::total                2620410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56409                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1283486                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21898                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1258617                       # number of overall misses
system.l2.overall_misses::total               2620410                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4694730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 136128842492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1898346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 134097921993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     276819840985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4694730000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 136128842492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1898346500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 134097921993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    276819840985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           66957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1720338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1681881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3499517                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          66957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1720338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1681881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3499517                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.746066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.721730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.748339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.748792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.746066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.721730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.748339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.748792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83226.612775                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106061.805498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86690.405516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106543.866794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105639.896423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83226.612775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106061.805498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86690.405516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106543.866794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105639.896423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2380                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        25                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      95.200000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    927327                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2423441                       # number of writebacks
system.l2.writebacks::total                   2423441                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            618                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         254743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            383                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         243714                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              499458                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           618                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        254743                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           383                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        243714                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             499458                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1028743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1014903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2120952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1028743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1014903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1696707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3817659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4098043001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 103930537496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1658835000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102853337497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212540752994                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4098043001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 103930537496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1658835000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102853337497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 189197081643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 401737834637                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.833236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.597989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.709106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.603433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.606070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.833236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.597989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.709106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.603433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.090910                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73453.478177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101026.726302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77101.324657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101343.022434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100210.072172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73453.478177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101026.726302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77101.324657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101343.022434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 111508.399295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105231.461122                       # average overall mshr miss latency
system.l2.replacements                        6559992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2452920                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2452920                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2452923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2452923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       988281                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           988281                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       988283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       988283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1696707                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1696707                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 189197081643                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 189197081643                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 111508.399295                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 111508.399295                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  297                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           730                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1396                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       896500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1812500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2709000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1693                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913642                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.744966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.824572                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1228.082192                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2721.471471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1940.544413                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          661                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1388                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14487500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13793000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28280500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909887                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739374                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.819846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19927.785420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20866.868381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20375                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              403                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       623000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       367000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       990000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.864979                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.828452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846639                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3039.024390                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1853.535354                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2456.575682                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          203                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          397                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4120499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3992500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8112999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.856540                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.811715                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.834034                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20298.024631                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20579.896907                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20435.765743                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           324699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           310842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                635541                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         634528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         610252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1244780                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73050136494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  70718995994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  143769132488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.661499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.662530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.662004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115125.158376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115884.906553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115497.624069                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       253637                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       242966                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           496603                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       380891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       367286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         748177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47411138995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  46005675495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93416814490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.397081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.398750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.397899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124474.295783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125258.451166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124859.243855                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21898                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            78307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4694730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1898346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6593076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        66957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          97298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.721730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83226.612775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86690.405516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84195.237974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          618                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          383                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1001                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        77306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4098043001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1658835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5756878001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.833236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.709106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.794528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73453.478177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77101.324657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74468.708781                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       112153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       112422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            224575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       648958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       648365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1297323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  63078705998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63378925999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 126457631997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       761111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       760787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1521898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.852646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.852229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97199.982122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97751.923683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97475.826758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1106                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1854                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       647852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       647617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1295469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  56519398501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  56847662002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113367060503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.851193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.851246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.851219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87241.219447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87779.755630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87510.438693                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          477                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               478                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          435                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             445                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12598500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       102000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12700500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          912                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           923                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.476974                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.482124                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28962.068966                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        10200                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28540.449438                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          261                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          269                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5031999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5189999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.286184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.291441                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19279.689655                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19293.676580                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999696                       # Cycle average of tags in use
system.l2.tags.total_refs                     8139267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6560709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.240608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.055277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.194411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.825126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.195216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.836189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.893476                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.219614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.012893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.748336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62111181                       # Number of tag accesses
system.l2.tags.data_accesses                 62111181                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3570560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66054464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1376960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          244275776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3570560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1376960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4947520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155100416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155100416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1032101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1018029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1689374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3816809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2423444                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2423444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         26041773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        481766266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10042817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        475197708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    788569533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1781618098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     26041773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10042817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36084590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1131220265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1131220265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1131220265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        26041773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       481766266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10042817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       475197708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    788569533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2912838363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1024994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1012963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1689295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005522406500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146871                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6958490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2288581                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3816809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2423446                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3816809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2423446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4068                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            249620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            252200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            251878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            234627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            245854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            231709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            232657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           228609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           230523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           235223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           227121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 188310276368                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19022755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            259645607618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49496.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68246.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2918350                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2127460                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3816809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2423446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  807767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  575522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  383888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  390684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  372026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  271893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  200608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  159723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  130986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  113537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  97424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  86337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  71048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  85870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 129840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 154698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 187622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 235337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 191187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 186660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 183935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 178281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  34563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  21736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1178123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.107121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.087932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.077420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       693893     58.90%     58.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115429      9.80%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28572      2.43%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14917      1.27%     72.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11044      0.94%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7207      0.61%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6813      0.58%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6820      0.58%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       293428     24.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1178123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.903895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.054965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    332.322125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       146855     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.472850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.438537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           120142     81.80%     81.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2326      1.58%     83.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14170      9.65%     93.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5598      3.81%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2361      1.61%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1333      0.91%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              718      0.49%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              215      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              243491264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  784512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154840576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               244275776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155100544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1775.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1129.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1781.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1131.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137108945000                       # Total gap between requests
system.mem_ctrls.avgGap                      21971.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3570176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     65599616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1376960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     64829632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108114880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154840576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 26038972.337209451944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 478448845.758742034435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10042816.754536449909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 472832990.384638905525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 788532657.650692701340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1129325129.949217557907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1032101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1018029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1689373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2423446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1788341341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61215881274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    763564054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  60709353795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 135168467154                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3598394516997                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32054.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59311.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35489.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59634.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     80011.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1484825.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3980821320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2115852915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13180647060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6253690500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10823195760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59431858260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2601953760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        98388019575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        717.590091                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5992755488                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4578340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 126537848512                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4430991180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2355123870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13983847080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6375493980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10823195760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59454311130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2583046080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       100006009080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        729.390849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5940432489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4578340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 126590171511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1122                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7094467.081851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12520255.509404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          562    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57200500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   133121853500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3987090500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25884651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25884651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25884651                       # number of overall hits
system.cpu1.icache.overall_hits::total       25884651                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32996                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32996                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32996                       # number of overall misses
system.cpu1.icache.overall_misses::total        32996                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2230075000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2230075000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2230075000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2230075000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25917647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25917647                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25917647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25917647                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001273                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001273                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001273                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001273                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67586.222572                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67586.222572                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67586.222572                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67586.222572                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1600                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30341                       # number of writebacks
system.cpu1.icache.writebacks::total            30341                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2655                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2655                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2655                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2655                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30341                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30341                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2040535000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2040535000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2040535000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2040535000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001171                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001171                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001171                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001171                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67253.386507                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67253.386507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67253.386507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67253.386507                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30341                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25884651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25884651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2230075000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2230075000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25917647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25917647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001273                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67586.222572                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67586.222572                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2655                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2655                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2040535000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2040535000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67253.386507                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67253.386507                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27761292                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30373                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           914.012182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51865635                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51865635                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16989028                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16989028                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16989028                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16989028                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12014222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12014222                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12014222                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12014222                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 840179442238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 840179442238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 840179442238                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 840179442238                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     29003250                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29003250                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     29003250                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29003250                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.414237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.414237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.414237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.414237                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69932.072359                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69932.072359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69932.072359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69932.072359                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26239340                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          308                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           343550                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.377063                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1681333                       # number of writebacks
system.cpu1.dcache.writebacks::total          1681333                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10355336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10355336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10355336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10355336                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1658886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1658886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1658886                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1658886                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 138709615628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138709615628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 138709615628                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 138709615628                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057197                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057197                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83616.122885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83616.122885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83616.122885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83616.122885                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1681333                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11346877                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11346877                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3862003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3862003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 253128463500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 253128463500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15208880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15208880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.253931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.253931                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65543.310945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65543.310945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3096649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3096649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       765354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       765354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65874144500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65874144500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.050323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86070.164264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86070.164264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5642151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5642151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8152219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8152219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 587050978738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 587050978738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.590982                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.590982                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72011.188455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72011.188455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7258687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7258687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72835471128                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72835471128                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064775                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81514.116034                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81514.116034                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          715                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          715                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26787000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26787000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37464.335664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37464.335664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          588                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          588                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22032000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37469.387755                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37469.387755                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1859                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1859                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13492500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13492500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.025698                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025698                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7257.934373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7257.934373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1858                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11660500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11660500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.025684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025684                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6275.834230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6275.834230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       678000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       678000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       652000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       652000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31983                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31983                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2957268325                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2957268325                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41274                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41274                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.774895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.774895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92463.756527                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92463.756527                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31981                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31981                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2925285325                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2925285325                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.774846                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.774846                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91469.476408                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91469.476408                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.844047                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18841647                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1688417                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.159356                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.844047                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60069066                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60069066                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137108944000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1630118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1048276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4136551                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3030584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6292                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9964                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883296                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         97298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1532821                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          923                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          923                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       200869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5178541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5057739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10528172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8570368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220346176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3883648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215245632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448045824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9612331                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155993664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13114958                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.220649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10250246     78.16%     78.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2835617     21.62%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29095      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13114958                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7014109322                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2598626066                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100778808                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2538905353                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45737547                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
