Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 17:26:02 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning   Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    975.656        0.000                      0                19935        0.088        0.000                      0                19935    -9786.640   -16159.920                       5                  2861  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 1000.000}       2000.000        0.500           
  DCM_TMDS_CLKFX  {0.000 500.000}        1000.000        1.000           
  MMCM_pix_clock  {0.000 5000.000}       10000.000       0.100           
  clkfb_in        {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin               975.656        0.000                      0                19784        0.088        0.000                      0                19784    -1900.000    -1900.000                       1                  2742  
  DCM_TMDS_CLKFX      997.459        0.000                      0                   39        0.222        0.000                      0                   39     -786.640     -786.640                       1                    37  
  MMCM_pix_clock     9978.974        0.000                      0                  112        0.154        0.000                      0                  112    -9786.640    -9786.640                       1                    79  
  clkfb_in                                                                                                                                                      -1900.000    -3686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      996.619        0.000                      0                   30        0.143        0.000                      0                   30  
clk_pin         MMCM_pix_clock     1989.653        0.000                      0                   11        1.582        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      975.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -1900.000ns,  Total Violation    -1900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.656ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_23_23/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.404ns  (logic 3.169ns (13.540%)  route 20.235ns (86.458%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 2004.867 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          1.441  1024.187    buf_reg_6/genblk1[7].reg1/d/Zero
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.124  1024.311 r  buf_reg_6/genblk1[7].reg1/d/memory_reg_0_127_23_23_i_1/O
                         net (fo=76, routed)          4.416  1028.727    mem/disMem/memory_reg_256_383_23_23/D
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.475  2004.867    mem/disMem/memory_reg_256_383_23_23/WCLK
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/DP.HIGH/CLK
                         clock pessimism              0.277  2005.144    
                         clock uncertainty           -0.035  2005.108    
    SLICE_X20Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.383    mem/disMem/memory_reg_256_383_23_23/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.383    
                         arrival time                       -1028.727    
  -------------------------------------------------------------------
                         slack                                975.656    

Slack (MET) :             975.747ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_10_10/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.314ns  (logic 3.169ns (13.592%)  route 20.145ns (86.405%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 2004.868 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          0.831  1023.577    buf_reg_6/genblk1[2].reg1/d/Zero
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124  1023.701 r  buf_reg_6/genblk1[2].reg1/d/memory_reg_0_127_10_10_i_1/O
                         net (fo=76, routed)          4.936  1028.637    mem/disMem/memory_reg_1408_1535_10_10/D
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.476  2004.868    mem/disMem/memory_reg_1408_1535_10_10/WCLK
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/DP.HIGH/CLK
                         clock pessimism              0.277  2005.145    
                         clock uncertainty           -0.035  2005.109    
    SLICE_X16Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.384    mem/disMem/memory_reg_1408_1535_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.384    
                         arrival time                       -1028.637    
  -------------------------------------------------------------------
                         slack                                975.747    

Slack (MET) :             975.804ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1920_2047_23_23/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.256ns  (logic 3.169ns (13.627%)  route 20.086ns (86.371%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 2004.866 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          1.441  1024.187    buf_reg_6/genblk1[7].reg1/d/Zero
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.124  1024.311 r  buf_reg_6/genblk1[7].reg1/d/memory_reg_0_127_23_23_i_1/O
                         net (fo=76, routed)          4.267  1028.578    mem/disMem/memory_reg_1920_2047_23_23/D
    SLICE_X20Y71         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_23_23/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.474  2004.866    mem/disMem/memory_reg_1920_2047_23_23/WCLK
    SLICE_X20Y71         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_23_23/DP.HIGH/CLK
                         clock pessimism              0.277  2005.143    
                         clock uncertainty           -0.035  2005.107    
    SLICE_X20Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.382    mem/disMem/memory_reg_1920_2047_23_23/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.382    
                         arrival time                       -1028.578    
  -------------------------------------------------------------------
                         slack                                975.804    

Slack (MET) :             975.943ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_23_23/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.404ns  (logic 3.169ns (13.540%)  route 20.235ns (86.458%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 2004.867 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          1.441  1024.187    buf_reg_6/genblk1[7].reg1/d/Zero
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.124  1024.311 r  buf_reg_6/genblk1[7].reg1/d/memory_reg_0_127_23_23_i_1/O
                         net (fo=76, routed)          4.416  1028.727    mem/disMem/memory_reg_256_383_23_23/D
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.475  2004.867    mem/disMem/memory_reg_256_383_23_23/WCLK
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/SP.HIGH/CLK
                         clock pessimism              0.277  2005.144    
                         clock uncertainty           -0.035  2005.108    
    SLICE_X20Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.670    mem/disMem/memory_reg_256_383_23_23/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.670    
                         arrival time                       -1028.727    
  -------------------------------------------------------------------
                         slack                                975.943    

Slack (MET) :             975.944ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_23_23/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.404ns  (logic 3.169ns (13.540%)  route 20.235ns (86.458%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 2004.867 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          1.441  1024.187    buf_reg_6/genblk1[7].reg1/d/Zero
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.124  1024.311 r  buf_reg_6/genblk1[7].reg1/d/memory_reg_0_127_23_23_i_1/O
                         net (fo=76, routed)          4.416  1028.727    mem/disMem/memory_reg_256_383_23_23/D
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.475  2004.867    mem/disMem/memory_reg_256_383_23_23/WCLK
    SLICE_X20Y70         RAMD64E                                      r  mem/disMem/memory_reg_256_383_23_23/DP.LOW/CLK
                         clock pessimism              0.277  2005.144    
                         clock uncertainty           -0.035  2005.108    
    SLICE_X20Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.671    mem/disMem/memory_reg_256_383_23_23/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.671    
                         arrival time                       -1028.727    
  -------------------------------------------------------------------
                         slack                                975.944    

Slack (MET) :             976.034ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_10_10/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.314ns  (logic 3.169ns (13.592%)  route 20.145ns (86.405%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 2004.868 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          0.831  1023.577    buf_reg_6/genblk1[2].reg1/d/Zero
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124  1023.701 r  buf_reg_6/genblk1[2].reg1/d/memory_reg_0_127_10_10_i_1/O
                         net (fo=76, routed)          4.936  1028.637    mem/disMem/memory_reg_1408_1535_10_10/D
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.476  2004.868    mem/disMem/memory_reg_1408_1535_10_10/WCLK
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/SP.HIGH/CLK
                         clock pessimism              0.277  2005.145    
                         clock uncertainty           -0.035  2005.109    
    SLICE_X16Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.671    mem/disMem/memory_reg_1408_1535_10_10/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.671    
                         arrival time                       -1028.637    
  -------------------------------------------------------------------
                         slack                                976.034    

Slack (MET) :             976.035ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_10_10/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.314ns  (logic 3.169ns (13.592%)  route 20.145ns (86.405%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 2004.868 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          0.831  1023.577    buf_reg_6/genblk1[2].reg1/d/Zero
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124  1023.701 r  buf_reg_6/genblk1[2].reg1/d/memory_reg_0_127_10_10_i_1/O
                         net (fo=76, routed)          4.936  1028.637    mem/disMem/memory_reg_1408_1535_10_10/D
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.476  2004.868    mem/disMem/memory_reg_1408_1535_10_10/WCLK
    SLICE_X16Y69         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_10_10/DP.LOW/CLK
                         clock pessimism              0.277  2005.145    
                         clock uncertainty           -0.035  2005.109    
    SLICE_X16Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.672    mem/disMem/memory_reg_1408_1535_10_10/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.672    
                         arrival time                       -1028.637    
  -------------------------------------------------------------------
                         slack                                976.035    

Slack (MET) :             976.041ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.027ns  (logic 3.169ns (13.762%)  route 19.858ns (86.236%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 2004.875 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          1.047  1023.793    buf_reg_6/genblk1[1].reg1/d/Zero
    SLICE_X26Y33         LUT3 (Prop_lut3_I1_O)        0.124  1023.917 r  buf_reg_6/genblk1[1].reg1/d/memory_reg_0_127_9_9_i_1/O
                         net (fo=76, routed)          4.433  1028.350    mem/disMem/memory_reg_1664_1791_9_9/D
    SLICE_X12Y69         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.483  2004.875    mem/disMem/memory_reg_1664_1791_9_9/WCLK
    SLICE_X12Y69         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH/CLK
                         clock pessimism              0.277  2005.151    
                         clock uncertainty           -0.035  2005.116    
    SLICE_X12Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.391    mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.391    
                         arrival time                       -1028.350    
  -------------------------------------------------------------------
                         slack                                976.041    

Slack (MET) :             976.055ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1280_1407_10_10/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        23.007ns  (logic 3.169ns (13.774%)  route 19.838ns (86.224%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 2004.869 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          0.831  1023.577    buf_reg_6/genblk1[2].reg1/d/Zero
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124  1023.701 r  buf_reg_6/genblk1[2].reg1/d/memory_reg_0_127_10_10_i_1/O
                         net (fo=76, routed)          4.629  1028.330    mem/disMem/memory_reg_1280_1407_10_10/D
    SLICE_X16Y68         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_10_10/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.477  2004.869    mem/disMem/memory_reg_1280_1407_10_10/WCLK
    SLICE_X16Y68         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_10_10/DP.HIGH/CLK
                         clock pessimism              0.277  2005.146    
                         clock uncertainty           -0.035  2005.110    
    SLICE_X16Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.385    mem/disMem/memory_reg_1280_1407_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.385    
                         arrival time                       -1028.330    
  -------------------------------------------------------------------
                         slack                                976.055    

Slack (MET) :             976.063ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1152_1279_10_10/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@2000.000ns - clk_pin fall@1000.000ns)
  Data Path Delay:        22.997ns  (logic 3.169ns (13.780%)  route 19.828ns (86.218%))
  Logic Levels:           20  (LUT3=2 LUT5=16 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 2004.867 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 1005.323 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge) 1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.654  1005.323    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y23         FDCE                                         r  control_unit/mainDecoder/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.459  1005.782 r  control_unit/mainDecoder/state_reg[1]/Q
                         net (fo=89, routed)          1.144  1006.926    control_unit/mainDecoder/state_reg[3]_0[1]
    SLICE_X22Y24         LUT3 (Prop_lut3_I2_O)        0.152  1007.078 r  control_unit/mainDecoder/Q_i_4__0/O
                         net (fo=48, routed)          1.834  1008.911    control_unit/mainDecoder/ALUControl[0]
    SLICE_X19Y30         LUT5 (Prop_lut5_I1_O)        0.326  1009.237 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           0.308  1009.545    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.124  1009.669 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=3, routed)           0.845  1010.514    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X18Y31         LUT5 (Prop_lut5_I4_O)        0.124  1010.638 r  control_unit/mainDecoder/Q_i_3__27/O
                         net (fo=3, routed)           0.466  1011.105    control_unit/mainDecoder/ALU/as1/c_4
    SLICE_X18Y34         LUT5 (Prop_lut5_I4_O)        0.124  1011.229 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.428  1011.657    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X18Y32         LUT5 (Prop_lut5_I4_O)        0.124  1011.781 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.427  1012.208    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.332 r  control_unit/mainDecoder/Q_i_3__21/O
                         net (fo=3, routed)           0.317  1012.648    control_unit/mainDecoder/ALU/as1/c_10
    SLICE_X21Y33         LUT5 (Prop_lut5_I4_O)        0.124  1012.773 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=3, routed)           1.021  1013.794    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.124  1013.918 r  control_unit/mainDecoder/Q_i_3__17/O
                         net (fo=3, routed)           1.000  1014.918    control_unit/mainDecoder/ALU/as1/c_14
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124  1015.042 r  control_unit/mainDecoder/Q_i_3__15/O
                         net (fo=3, routed)           1.008  1016.050    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X26Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.174 r  control_unit/mainDecoder/Q_i_3__13/O
                         net (fo=3, routed)           0.671  1016.845    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124  1016.969 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=3, routed)           0.592  1017.561    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124  1017.685 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=3, routed)           0.689  1018.374    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X26Y22         LUT5 (Prop_lut5_I4_O)        0.124  1018.498 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.594  1019.092    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X26Y23         LUT5 (Prop_lut5_I4_O)        0.124  1019.216 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.661  1019.877    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X25Y24         LUT5 (Prop_lut5_I4_O)        0.124  1020.001 r  control_unit/mainDecoder/Q_i_3__3/O
                         net (fo=3, routed)           0.951  1020.952    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X23Y22         LUT5 (Prop_lut5_I4_O)        0.124  1021.076 r  control_unit/mainDecoder/Q_i_3__1/O
                         net (fo=3, routed)           0.733  1021.809    control_unit/mainDecoder/c_30
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124  1021.933 f  control_unit/mainDecoder/Q_i_1__67/O
                         net (fo=5, routed)           0.689  1022.622    control_unit/mainDecoder/ALUResult[31]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.124  1022.746 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_4/O
                         net (fo=26, routed)          0.831  1023.577    buf_reg_6/genblk1[2].reg1/d/Zero
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124  1023.701 r  buf_reg_6/genblk1[2].reg1/d/memory_reg_0_127_10_10_i_1/O
                         net (fo=76, routed)          4.619  1028.320    mem/disMem/memory_reg_1152_1279_10_10/D
    SLICE_X20Y69         RAMD64E                                      r  mem/disMem/memory_reg_1152_1279_10_10/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.475  2004.867    mem/disMem/memory_reg_1152_1279_10_10/WCLK
    SLICE_X20Y69         RAMD64E                                      r  mem/disMem/memory_reg_1152_1279_10_10/DP.HIGH/CLK
                         clock pessimism              0.277  2005.144    
                         clock uncertainty           -0.035  2005.108    
    SLICE_X20Y69         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.383    mem/disMem/memory_reg_1152_1279_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.383    
                         arrival time                       -1028.320    
  -------------------------------------------------------------------
                         slack                                976.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[21].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[11].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.578%)  route 0.261ns (58.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.553     1.465    buf_reg_3/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y29         FDRE                                         r  buf_reg_3/genblk1[21].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  buf_reg_3/genblk1[21].reg1/d/Q_reg/Q
                         net (fo=33, routed)          0.261     1.868    register_file/Instr[2]
    SLICE_X19Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  register_file/Q_i_1__46/O
                         net (fo=1, routed)           0.000     1.913    buf_reg_6/genblk1[11].reg1/d/rd2[0]
    SLICE_X19Y32         FDRE                                         r  buf_reg_6/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.825     1.984    buf_reg_6/genblk1[11].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y32         FDRE                                         r  buf_reg_6/genblk1[11].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.733    
    SLICE_X19Y32         FDRE (Hold_fdre_C_D)         0.092     1.825    buf_reg_6/genblk1[11].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_640_767_4_4/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[4].reg1/d/Q_reg/Q
                         net (fo=82, routed)          0.121     1.732    mem/disMem/memory_reg_640_767_4_4/D
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.824     1.983    mem/disMem/memory_reg_640_767_4_4/WCLK
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/SP.LOW/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X24Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.628    mem/disMem/memory_reg_640_767_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_4/genblk1[4].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.390%)  route 0.323ns (69.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.556     1.468    clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  PC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  PC1_reg[4]/Q
                         net (fo=23, routed)          0.323     1.932    buf_reg_4/genblk1[4].reg1/d/Q[0]
    SLICE_X21Y35         FDRE                                         r  buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.827     1.986    buf_reg_4/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y35         FDRE                                         r  buf_reg_4/genblk1[4].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.735    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     1.805    buf_reg_4/genblk1[4].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 register_file/register_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[9].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X19Y35         FDRE                                         r  register_file/register_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  register_file/register_reg[3][9]/Q
                         net (fo=1, routed)           0.058     1.673    register_file/register_reg[3]_1[9]
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  register_file/Q_i_1__44/O
                         net (fo=1, routed)           0.000     1.718    buf_reg_6/genblk1[9].reg1/d/rd2[0]
    SLICE_X18Y35         FDRE                                         r  buf_reg_6/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.828     1.987    buf_reg_6/genblk1[9].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y35         FDRE                                         r  buf_reg_6/genblk1[9].reg1/d/Q_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.092     1.578    buf_reg_6/genblk1[9].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_640_767_4_4/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[4].reg1/d/Q_reg/Q
                         net (fo=82, routed)          0.121     1.732    mem/disMem/memory_reg_640_767_4_4/D
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.824     1.983    mem/disMem/memory_reg_640_767_4_4/WCLK
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/DP.LOW/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X24Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     1.589    mem/disMem/memory_reg_640_767_4_4/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 register_file/register_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[25].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.552     1.464    register_file/clk_IBUF_BUFG
    SLICE_X26Y25         FDRE                                         r  register_file/register_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  register_file/register_reg[0][25]/Q
                         net (fo=2, routed)           0.063     1.668    register_file/register_reg[0]_3[25]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.713 r  register_file/Q_i_1__60/O
                         net (fo=1, routed)           0.000     1.713    buf_reg_6/genblk1[25].reg1/d/rd2[0]
    SLICE_X27Y25         FDRE                                         r  buf_reg_6/genblk1[25].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.817     1.976    buf_reg_6/genblk1[25].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y25         FDRE                                         r  buf_reg_6/genblk1[25].reg1/d/Q_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.092     1.569    buf_reg_6/genblk1[25].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_640_767_4_4/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.867%)  route 0.121ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[4].reg1/d/Q_reg/Q
                         net (fo=82, routed)          0.121     1.732    mem/disMem/memory_reg_640_767_4_4/D
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.824     1.983    mem/disMem/memory_reg_640_767_4_4/WCLK
    SLICE_X24Y34         RAMD64E                                      r  mem/disMem/memory_reg_640_767_4_4/SP.HIGH/CLK
                         clock pessimism             -0.499     1.484    
    SLICE_X24Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.585    mem/disMem/memory_reg_640_767_4_4/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 register_file/register_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[12].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.802%)  route 0.319ns (63.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.552     1.464    register_file/clk_IBUF_BUFG
    SLICE_X22Y28         FDRE                                         r  register_file/register_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  register_file/register_reg[1][12]/Q
                         net (fo=2, routed)           0.319     1.925    register_file/register_reg[1]_0[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.970 r  register_file/Q_i_1__47/O
                         net (fo=1, routed)           0.000     1.970    buf_reg_6/genblk1[12].reg1/d/rd2[0]
    SLICE_X21Y28         FDRE                                         r  buf_reg_6/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.820     1.979    buf_reg_6/genblk1[12].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  buf_reg_6/genblk1[12].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.728    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.091     1.819    buf_reg_6/genblk1[12].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 PC1_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_4/genblk1[13].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.523%)  route 0.127ns (47.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X21Y27         FDSE                                         r  PC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  PC1_reg[13]/Q
                         net (fo=3, routed)           0.127     1.733    buf_reg_4/genblk1[13].reg1/d/Q[0]
    SLICE_X19Y28         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.821     1.980    buf_reg_4/genblk1[13].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y28         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/C
                         clock pessimism             -0.480     1.500    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.070     1.570    buf_reg_4/genblk1[13].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[10].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.837%)  route 0.333ns (64.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.553     1.465    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y29         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=33, routed)          0.333     1.939    register_file/Instr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.984 r  register_file/Q_i_1__45/O
                         net (fo=1, routed)           0.000     1.984    buf_reg_6/genblk1[10].reg1/d/rd2[0]
    SLICE_X21Y31         FDRE                                         r  buf_reg_6/genblk1[10].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.823     1.982    buf_reg_6/genblk1[10].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y31         FDRE                                         r  buf_reg_6/genblk1[10].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.731    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.091     1.822    buf_reg_6/genblk1[10].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X19Y29     PC1_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X22Y33     PC1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X19Y29     PC1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X17Y27     PC1_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X21Y27     PC1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X19Y25     PC1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X19Y25     PC1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X26Y23     PC1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y18     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      997.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -786.640ns,  Total Violation     -786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.459ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.355%)  route 1.465ns (71.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.872     6.749    dispDriver/TMDS_mod10[2]
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.466    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454  1005.421    
                         clock uncertainty           -0.066  1005.355    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429  1004.926    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.926    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                997.459    

Slack (MET) :             997.459ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.355%)  route 1.465ns (71.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.872     6.749    dispDriver/TMDS_mod10[2]
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.466    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454  1005.421    
                         clock uncertainty           -0.066  1005.355    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429  1004.926    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.926    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                997.459    

Slack (MET) :             997.459ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.355%)  route 1.465ns (71.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.872     6.749    dispDriver/TMDS_mod10[2]
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.466    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454  1005.421    
                         clock uncertainty           -0.066  1005.355    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429  1004.926    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.926    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                997.459    

Slack (MET) :             997.459ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.355%)  route 1.465ns (71.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.872     6.749    dispDriver/TMDS_mod10[2]
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.466    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454  1005.421    
                         clock uncertainty           -0.066  1005.355    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429  1004.926    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.926    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                997.459    

Slack (MET) :             997.861ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.642ns (30.205%)  route 1.483ns (69.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.483     7.422    dispDriver/encode_B/TMDS_shift_load
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.546 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.546    dispDriver/encode_B_n_3
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.429  1005.396    
                         clock uncertainty           -0.066  1005.330    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.077  1005.407    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                       1005.407    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                997.861    

Slack (MET) :             997.876ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.668ns (31.049%)  route 1.483ns (68.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.483     7.422    dispDriver/encode_B/TMDS_shift_load
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.150     7.572 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.572    dispDriver/encode_B_n_2
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.429  1005.396    
                         clock uncertainty           -0.066  1005.330    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.118  1005.448    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                       1005.448    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                997.876    

Slack (MET) :             997.953ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.829%)  route 1.432ns (71.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.751     5.423    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  dispDriver/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.432     7.311    dispDriver/encode_G/Q[4]
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.435 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.435    dispDriver/encode_G_n_5
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454  1005.423    
                         clock uncertainty           -0.066  1005.357    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.031  1005.388    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.388    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                997.953    

Slack (MET) :             997.953ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.320%)  route 1.344ns (67.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     7.283    dispDriver/encode_G/TMDS_shift_load
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     7.407 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.407    dispDriver/encode_G_n_9
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.066  1005.332    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.029  1005.361    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.361    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                997.953    

Slack (MET) :             997.972ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.670ns (33.261%)  route 1.344ns (66.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     7.283    dispDriver/encode_G/TMDS_shift_load
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.152     7.435 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.435    dispDriver/encode_G_n_8
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.429  1005.398    
                         clock uncertainty           -0.066  1005.332    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.075  1005.407    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.407    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                997.972    

Slack (MET) :             998.029ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.751%)  route 1.318ns (67.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 1004.968 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.318     7.257    dispDriver/encode_R/TMDS_shift_load
    SLICE_X42Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.381 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    dispDriver/encode_R_n_12
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572  1004.968    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.429  1005.397    
                         clock uncertainty           -0.066  1005.331    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079  1005.410    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.410    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                998.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.100     1.731    dispDriver/encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X40Y37         LUT3 (Prop_lut3_I2_O)        0.101     1.832 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    dispDriver/encode_R_n_6
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     1.610    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.817    dispDriver/TMDS_mod10[0]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.043     1.860 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.860    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.817    dispDriver/TMDS_mod10[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X40Y36         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     1.594    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.210ns (53.822%)  route 0.180ns (46.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.180     1.846    dispDriver/encode_B/Q[5]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.046     1.892 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    dispDriver/encode_B_n_4
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.107     1.624    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.140     1.770    dispDriver/encode_B/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.098     1.868 r  dispDriver/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    dispDriver/encode_B_n_6
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.092     1.594    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  dispDriver/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.148     1.798    dispDriver/encode_B/Q[6]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.098     1.896 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    dispDriver/encode_B_n_3
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.622    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.146     1.778    dispDriver/encode_G/Q[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.099     1.877 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dispDriver/encode_G_n_9
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.091     1.595    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.147     1.778    dispDriver/encode_R/TMDS_shift_red_reg[8][5]
    SLICE_X40Y37         LUT3 (Prop_lut3_I2_O)        0.099     1.877 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dispDriver/encode_R_n_7
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.092     1.595    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.213ns (51.708%)  route 0.199ns (48.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X42Y36         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.199     1.865    dispDriver/encode_R/TMDS_shift_load
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.049     1.914 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.914    dispDriver/encode_R_n_8
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     1.625    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.215     1.858    dispDriver/encode_B/Q[2]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.043     1.901 r  dispDriver/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    dispDriver/encode_B_n_7
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y36     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y35     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     9978.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -9786.640ns,  Total Violation    -9786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9978.974ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.908ns  (logic 4.394ns (21.016%)  route 16.514ns (78.984%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.760    26.022    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299    26.321 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.321    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031 10005.295    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.295    
                         arrival time                         -26.321    
  -------------------------------------------------------------------
                         slack                               9978.974    

Slack (MET) :             9978.989ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.936ns  (logic 4.422ns (21.121%)  route 16.514ns (78.879%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 f  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.760    26.022    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.327    26.349 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    26.349    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.339    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.339    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                               9978.989    

Slack (MET) :             9979.022ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.859ns  (logic 4.394ns (21.065%)  route 16.465ns (78.935%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 10004.969 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.711    25.973    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.299    26.272 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    26.272    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.573 10004.967    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391 10005.358    
                         clock uncertainty           -0.094 10005.265    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029 10005.294    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.294    
                         arrival time                         -26.272    
  -------------------------------------------------------------------
                         slack                               9979.022    

Slack (MET) :             9979.041ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.885ns  (logic 4.420ns (21.163%)  route 16.465ns (78.837%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 10004.969 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.711    25.973    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.325    26.298 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    26.298    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.573 10004.967    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391 10005.358    
                         clock uncertainty           -0.094 10005.265    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.075 10005.340    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.340    
                         arrival time                         -26.298    
  -------------------------------------------------------------------
                         slack                               9979.041    

Slack (MET) :             9979.142ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.741ns  (logic 4.394ns (21.185%)  route 16.347ns (78.815%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 f  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.593    25.855    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299    26.154 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    26.154    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031 10005.295    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.295    
                         arrival time                         -26.154    
  -------------------------------------------------------------------
                         slack                               9979.142    

Slack (MET) :             9979.156ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 4.423ns (21.295%)  route 16.347ns (78.705%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.593    25.855    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.328    26.183 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    26.183    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.339    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.339    
                         arrival time                         -26.183    
  -------------------------------------------------------------------
                         slack                               9979.156    

Slack (MET) :             9979.401ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.478ns  (logic 4.394ns (21.457%)  route 16.084ns (78.543%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 f  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.330    25.592    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299    25.891 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    25.891    dispDriver/encode_R/TMDS0[0]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029 10005.293    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.293    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                               9979.401    

Slack (MET) :             9979.422ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.504ns  (logic 4.420ns (21.556%)  route 16.084ns (78.444%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.330    25.592    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.325    25.917 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    25.917    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391 10005.357    
                         clock uncertainty           -0.094 10005.264    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.339    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.339    
                         arrival time                         -25.917    
  -------------------------------------------------------------------
                         slack                               9979.422    

Slack (MET) :             9979.488ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.390ns  (logic 4.394ns (21.549%)  route 15.996ns (78.451%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 10004.966 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 f  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.242    25.504    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.299    25.803 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    25.803    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.570 10004.964    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.391 10005.355    
                         clock uncertainty           -0.094 10005.262    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029 10005.291    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.291    
                         arrival time                         -25.803    
  -------------------------------------------------------------------
                         slack                               9979.488    

Slack (MET) :             9979.505ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.418ns  (logic 4.422ns (21.657%)  route 15.996ns (78.343%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 10004.966 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X39Y31         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.077     6.946    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.317 r  dispDriver/memory_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           1.153     8.470    dispDriver/yoffset[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.769 r  dispDriver/memory_reg_0_127_0_0_i_16/O
                         net (fo=1, routed)           0.000     8.769    dispDriver/memory_reg_0_127_0_0_i_16_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.319 r  dispDriver/memory_reg_0_127_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.319    dispDriver/memory_reg_0_127_0_0_i_9_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.541 r  dispDriver/memory_reg_0_127_0_0_i_8/O[0]
                         net (fo=1217, routed)        7.699    17.240    mem/disMem/memory_reg_1792_1919_26_26/DPRA5
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.299    17.539 r  mem/disMem/memory_reg_1792_1919_26_26/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.539    mem/disMem/memory_reg_1792_1919_26_26/DPO1
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    17.753 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311    19.064    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297    19.361 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000    19.361    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.606 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907    21.513    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298    21.811 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000    21.811    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    22.028 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    22.028    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094    22.122 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607    23.729    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316    24.045 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000    24.045    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    24.262 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.242    25.504    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.327    25.831 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    25.831    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.570 10004.964    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.391 10005.355    
                         clock uncertainty           -0.094 10005.262    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.075 10005.337    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.337    
                         arrival time                         -25.831    
  -------------------------------------------------------------------
                         slack                               9979.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.079     1.722    dispDriver/encode_R/genblk1.balance_acc[2]
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.066     1.568    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.562%)  route 0.089ns (32.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X40Y34         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.089     1.733    dispDriver/CounterX[9]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.778    dispDriver/hSync0
    SLICE_X41Y34         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.855     2.016    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.501     1.515    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.585     1.499    dispDriver/pixclk
    SLICE_X40Y31         FDRE                                         r  dispDriver/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.132     1.772    dispDriver/CounterY_reg_n_0_[1]
    SLICE_X41Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.817    dispDriver/vSync0
    SLICE_X41Y31         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.852     2.013    dispDriver/pixclk
    SLICE_X41Y31         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.501     1.512    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.092     1.604    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.021%)  route 0.168ns (46.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=7, routed)           0.168     1.812    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X41Y37         LUT5 (Prop_lut5_I1_O)        0.049     1.861 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.107     1.625    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.071%)  route 0.102ns (30.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128     1.630 f  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.102     1.732    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.099     1.831 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.490%)  route 0.168ns (47.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=7, routed)           0.168     1.812    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X41Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.857 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.737%)  route 0.172ns (48.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X43Y38         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_G/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.172     1.817    dispDriver/encode_G/genblk1.balance_acc[0]
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.043     1.860 r  dispDriver/encode_G/genblk1.balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dispDriver/encode_G/genblk1.balance_acc[3]_i_1_n_0
    SLICE_X43Y38         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X43Y38         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.107     1.611    dispDriver/encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.563%)  route 0.155ns (45.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X41Y33         FDRE                                         r  dispDriver/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[3]/Q
                         net (fo=8, routed)           0.155     1.797    dispDriver/CounterX[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.854     2.015    dispDriver/pixclk
    SLICE_X41Y33         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092     1.593    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.913%)  route 0.168ns (47.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.168     1.811    dispDriver/encode_B/CD[0]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.048     1.859 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.859    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.855     2.016    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.168     1.811    dispDriver/encode_B/CD[0]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.855     2.016    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10000.000   9997.844   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10000.000   9998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y34     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y36     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X22Y39     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X36Y48     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y41     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X11Y53     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10000.000   -9786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.001    4999.501   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.001    4999.501   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.001    4999.501   SLICE_X39Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y36     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y36     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X22Y39     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X22Y39     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y33     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X39Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y36     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y36     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X22Y39     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X22Y39     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack    -1900.000ns,  Total Violation    -3686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2000.000    -1786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      996.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.619ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.670ns (23.154%)  route 2.224ns (76.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           2.224     8.164    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[3]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.316 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     8.316    dispDriver/encode_G_n_6
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.075  1004.935    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.935    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                996.619    

Slack (MET) :             996.797ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.743ns (26.922%)  route 2.017ns (73.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.747     5.419    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.838 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           2.017     7.855    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[9]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.324     8.179 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     8.179    dispDriver/encode_B_n_0
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106  1005.072    
                         clock uncertainty           -0.214  1004.858    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.118  1004.976    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.976    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                996.797    

Slack (MET) :             997.033ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.667ns (26.904%)  route 1.812ns (73.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.812     7.753    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[3]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.149     7.902 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.902    dispDriver/encode_G_n_2
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.075  1004.935    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                       1004.935    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                997.033    

Slack (MET) :             997.089ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.672ns (27.710%)  route 1.753ns (72.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 1004.966 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.747     5.419    dispDriver/encode_B/pixclk
    SLICE_X42Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.937 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.753     7.690    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.154     7.844 r  dispDriver/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.844    dispDriver/encode_B_n_5
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.571  1004.967    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106  1005.072    
                         clock uncertainty           -0.214  1004.858    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.075  1004.933    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.933    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                997.089    

Slack (MET) :             997.151ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.580ns (24.523%)  route 1.785ns (75.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 1004.968 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.750     5.422    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.785     7.663    dispDriver/encode_R/TMDS[0]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.787 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.787    dispDriver/encode_R_n_12
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572  1004.968    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106  1005.073    
                         clock uncertainty           -0.214  1004.859    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.079  1004.938    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                997.151    

Slack (MET) :             997.161ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.609ns (25.438%)  route 1.785ns (74.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 1004.968 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.750     5.422    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.785     7.663    dispDriver/encode_R/TMDS[0]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.153     7.816 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.816    dispDriver/encode_R_n_11
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572  1004.968    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106  1005.073    
                         clock uncertainty           -0.214  1004.859    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.118  1004.977    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.977    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                997.161    

Slack (MET) :             997.178ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.773ns (33.745%)  route 1.518ns (66.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.478     5.901 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.518     7.418    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.295     7.713 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.713    dispDriver/encode_G_n_5
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.031  1004.891    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.891    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                997.178    

Slack (MET) :             997.186ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.642ns (28.154%)  route 1.638ns (71.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.638     7.579    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.703 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.703    dispDriver/encode_G_n_9
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.029  1004.889    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.889    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                997.186    

Slack (MET) :             997.193ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.802ns (34.574%)  route 1.518ns (65.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.478     5.901 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.518     7.418    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.324     7.742 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.742    dispDriver/encode_G_n_3
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.075  1004.935    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.935    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                997.193    

Slack (MET) :             997.206ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.668ns (28.964%)  route 1.638ns (71.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1004.969 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.751     5.423    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.638     7.579    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.150     7.729 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.729    dispDriver/encode_G_n_8
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573  1004.969    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.106  1005.074    
                         clock uncertainty           -0.214  1004.860    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.075  1004.935    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.935    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                997.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.187ns (23.928%)  route 0.595ns (76.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.595     2.239    dispDriver/encode_R/TMDS[2]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.046     2.285 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.285    dispDriver/encode_R_n_6
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     2.142    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.830%)  route 0.595ns (76.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.595     2.239    dispDriver/encode_R/TMDS[2]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.045     2.284 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.284    dispDriver/encode_R_n_10
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.091     2.126    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.228ns (27.659%)  route 0.596ns (72.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           0.596     2.227    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[7]
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.100     2.327 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/encode_B_n_2
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X42Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.131     2.165    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.224ns (27.665%)  route 0.586ns (72.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.586     2.217    dispDriver/encode_R/TMDS[5]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.096     2.313 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.313    dispDriver/encode_R_n_5
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     2.142    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.246ns (29.407%)  route 0.591ns (70.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X42Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.591     2.243    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.098     2.341 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     2.341    dispDriver/encode_G_n_1
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     2.155    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.227ns (27.932%)  route 0.586ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.586     2.217    dispDriver/encode_R/TMDS[5]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.099     2.316 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.316    dispDriver/encode_R_n_7
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X40Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.092     2.127    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.226ns (26.781%)  route 0.618ns (73.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.589     1.503    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.618     2.249    dispDriver/encode_R/TMDS[9]
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.098     2.347 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.347    dispDriver/encode_R_n_3
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     2.156    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.657%)  route 0.673ns (78.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X43Y36         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.673     2.316    dispDriver/encode_R/TMDS[8]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.045     2.361 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.361    dispDriver/encode_R_n_4
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.131     2.166    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.657%)  route 0.673ns (78.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_R/pixclk
    SLICE_X43Y36         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.673     2.316    dispDriver/encode_R/TMDS[8]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.045     2.361 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.361    dispDriver/encode_R_n_2
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121     2.156    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.389%)  route 0.645ns (77.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.645     2.288    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.333    dispDriver/encode_B_n_8
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.856     2.017    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.214     2.034    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.092     2.126    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     1989.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1989.653ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.094ns  (logic 3.509ns (34.764%)  route 6.585ns (65.236%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.760  8015.116    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299  8015.415 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.415    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031 10005.067    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.068    
                         arrival time                       -8015.416    
  -------------------------------------------------------------------
                         slack                               1989.653    

Slack (MET) :             1989.669ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.122ns  (logic 3.537ns (34.945%)  route 6.585ns (65.055%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 f  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.760  8015.116    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.327  8015.443 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.443    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.111    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.113    
                         arrival time                       -8015.443    
  -------------------------------------------------------------------
                         slack                               1989.669    

Slack (MET) :             1989.701ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.045ns  (logic 3.509ns (34.933%)  route 6.536ns (65.067%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 10004.969 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.711  8015.067    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.299  8015.366 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.366    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.573 10004.967    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277 10005.243    
                         clock uncertainty           -0.207 10005.037    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029 10005.066    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.067    
                         arrival time                       -8015.367    
  -------------------------------------------------------------------
                         slack                               1989.701    

Slack (MET) :             1989.721ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.071ns  (logic 3.535ns (35.101%)  route 6.536ns (64.899%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 10004.969 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.711  8015.067    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.325  8015.393 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000  8015.393    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.573 10004.967    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277 10005.243    
                         clock uncertainty           -0.207 10005.037    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.075 10005.112    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.114    
                         arrival time                       -8015.393    
  -------------------------------------------------------------------
                         slack                               1989.721    

Slack (MET) :             1989.820ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.927ns  (logic 3.509ns (35.349%)  route 6.418ns (64.651%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 f  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.593  8014.949    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299  8015.248 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.248    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031 10005.067    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.068    
                         arrival time                       -8015.249    
  -------------------------------------------------------------------
                         slack                               1989.820    

Slack (MET) :             1989.835ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.956ns  (logic 3.538ns (35.537%)  route 6.418ns (64.463%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.593  8014.949    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.328  8015.277 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.277    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.111    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.113    
                         arrival time                       -8015.278    
  -------------------------------------------------------------------
                         slack                               1989.835    

Slack (MET) :             1990.081ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.664ns  (logic 3.509ns (36.309%)  route 6.155ns (63.691%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 f  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.330  8014.687    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.299  8014.985 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000  8014.985    dispDriver/encode_R/TMDS0[0]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029 10005.065    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.066    
                         arrival time                       -8014.986    
  -------------------------------------------------------------------
                         slack                               1990.081    

Slack (MET) :             1990.101ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.690ns  (logic 3.535ns (36.480%)  route 6.155ns (63.520%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 10004.968 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.330  8014.687    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.325  8015.012 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.012    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.572 10004.966    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277 10005.242    
                         clock uncertainty           -0.207 10005.036    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.075 10005.111    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.113    
                         arrival time                       -8015.012    
  -------------------------------------------------------------------
                         slack                               1990.101    

Slack (MET) :             1990.167ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.576ns  (logic 3.509ns (36.643%)  route 6.067ns (63.357%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 10004.966 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 f  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 f  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 f  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.242  8014.599    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.299  8014.897 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000  8014.897    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.570 10004.964    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277 10005.240    
                         clock uncertainty           -0.207 10005.034    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.029 10005.063    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.064    
                         arrival time                       -8014.897    
  -------------------------------------------------------------------
                         slack                               1990.167    

Slack (MET) :             1990.185ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.604ns  (logic 3.537ns (36.828%)  route 6.067ns (63.172%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 10004.966 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 8005.322 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.653  8005.322    mem/disMem/memory_reg_1792_1919_26_26/WCLK
    SLICE_X24Y90         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.639 r  mem/disMem/memory_reg_1792_1919_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.639    mem/disMem/memory_reg_1792_1919_26_26/DPO0
    SLICE_X24Y90         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.848 r  mem/disMem/memory_reg_1792_1919_26_26/F7.DP/O
                         net (fo=1, routed)           1.311  8008.159    mem/disMem/memory_reg_1792_1919_26_26_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I1_O)        0.297  8008.456 r  mem/disMem/genblk1.balance_acc[0]_i_323/O
                         net (fo=1, routed)           0.000  8008.456    mem/disMem/genblk1.balance_acc[0]_i_323_n_0
    SLICE_X25Y81         MUXF7 (Prop_muxf7_I1_O)      0.245  8008.701 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           1.907  8010.608    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.298  8010.906 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000  8010.906    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X31Y56         MUXF7 (Prop_muxf7_I1_O)      0.217  8011.123 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000  8011.123    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X31Y56         MUXF8 (Prop_muxf8_I1_O)      0.094  8011.217 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           1.607  8012.823    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.316  8013.139 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000  8013.139    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.356 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.242  8014.599    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.327  8014.926 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000  8014.926    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.570 10004.964    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277 10005.240    
                         clock uncertainty           -0.207 10005.034    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.075 10005.109    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.111    
                         arrival time                       -8014.926    
  -------------------------------------------------------------------
                         slack                               1990.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.093ns (49.801%)  route 1.102ns (50.199%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.519     3.558    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.107     3.665 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.665    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.855     2.016    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.107     2.083    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.094ns (50.160%)  route 1.087ns (49.840%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.505     3.543    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.108     3.651 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.651    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.856     2.017    dispDriver/encode_R/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.771    
                         clock uncertainty            0.207     1.977    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.091     2.068    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.094ns (49.823%)  route 1.102ns (50.177%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 f  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 f  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 f  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 f  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.519     3.558    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.108     3.666 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.666    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.855     2.016    dispDriver/encode_B/pixclk
    SLICE_X41Y34         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     2.067    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.095ns (48.542%)  route 1.161ns (51.458%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.578     3.617    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.109     3.726 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.726    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.772    
                         clock uncertainty            0.207     1.978    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.107     2.085    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 1.094ns (48.519%)  route 1.161ns (51.481%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 f  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 f  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 f  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 f  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.578     3.617    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.108     3.725 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.725    dispDriver/encode_R/TMDS0[0]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.772    
                         clock uncertainty            0.207     1.978    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     2.069    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.745ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.091ns (46.222%)  route 1.269ns (53.778%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.687     3.726    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.105     3.831 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.831    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.772    
                         clock uncertainty            0.207     1.978    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.107     2.085    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.094ns (46.290%)  route 1.269ns (53.710%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 f  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 f  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 f  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 f  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.687     3.726    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.108     3.834 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.834    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.772    
                         clock uncertainty            0.207     1.978    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.092     2.070    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.091ns (45.447%)  route 1.310ns (54.553%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.727     3.766    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.105     3.871 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.871    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.094ns (45.515%)  route 1.310ns (54.485%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 r  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 r  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.727     3.766    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.108     3.874 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.874    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X40Y38         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     2.071    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.094ns (45.126%)  route 1.330ns (54.874%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    mem/disMem/memory_reg_1792_1919_5_5/WCLK
    SLICE_X34Y31         RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.858 f  mem/disMem/memory_reg_1792_1919_5_5/DP.LOW/O
                         net (fo=1, routed)           0.000     1.858    mem/disMem/memory_reg_1792_1919_5_5/DPO0
    SLICE_X34Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 f  mem/disMem/memory_reg_1792_1919_5_5/F7.DP/O
                         net (fo=1, routed)           0.188     2.109    mem/disMem/memory_reg_1792_1919_5_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.108     2.217 f  mem/disMem/genblk1.balance_acc[0]_i_198/O
                         net (fo=1, routed)           0.000     2.217    mem/disMem/genblk1.balance_acc[0]_i_198_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     2.282 f  mem/disMem/genblk1.balance_acc_reg[0]_i_86/O
                         net (fo=1, routed)           0.114     2.396    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.504 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_39/O
                         net (fo=1, routed)           0.000     2.504    dispDriver/encode_R/genblk1.balance_acc[0]_i_39_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.566 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.566    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_20_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.585 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.280     2.864    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.112     2.976 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000     2.976    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X31Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     3.038 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.748     3.787    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.108     3.895 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.895    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.857     2.018    dispDriver/encode_R/pixclk
    SLICE_X41Y37         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.247     1.772    
                         clock uncertainty            0.207     1.978    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.107     2.085    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  1.809    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 2.382ns (40.140%)  route 3.552ns (59.860%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.750     5.422    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.552     9.492    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.356 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.356    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 2.381ns (40.129%)  route 3.552ns (59.871%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.750     5.422    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.552     9.492    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.355 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.355    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 2.315ns (41.000%)  route 3.331ns (59.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.751     5.423    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.331     9.210    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.069 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.069    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 2.314ns (40.990%)  route 3.331ns (59.010%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.751     5.423    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.331     9.210    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.068 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.068    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 2.317ns (42.044%)  route 3.194ns (57.956%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.194     9.071    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.932 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.932    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 2.316ns (42.033%)  route 3.194ns (57.967%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.194     9.071    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.931 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.931    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 0.950ns (50.424%)  route 0.934ns (49.576%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.934     2.577    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.386 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.386    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 0.951ns (50.451%)  route 0.934ns (49.549%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X41Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.934     2.577    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.387 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.387    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 0.948ns (49.031%)  route 0.985ns (50.969%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.985     2.631    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.437 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.437    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 0.949ns (49.058%)  route 0.985ns (50.942%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X41Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.985     2.631    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.438 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.438    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 0.976ns (45.833%)  route 1.153ns (54.167%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.153     2.820    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.632 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.632    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 0.977ns (45.859%)  route 1.153ns (54.141%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X42Y37         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.153     2.820    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.633 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.633    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.867%)  route 4.786ns (71.137%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  5008.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  5008.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.856%)  route 4.786ns (71.147%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  5008.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  5008.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 3.941ns (46.962%)  route 4.452ns (53.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.667     5.336    register_file/clk_IBUF_BUFG
    SLICE_X25Y35         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           4.452    10.243    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.729 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.729    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.028ns (50.745%)  route 3.910ns (49.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.672     5.341    register_file/clk_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           3.910     9.768    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.510    13.278 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.278    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 4.049ns (59.230%)  route 2.787ns (40.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.664     5.333    register_file/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.787     8.638    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.169 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.169    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.057ns (60.787%)  route 2.617ns (39.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.669     5.338    register_file/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           2.617     8.473    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.012 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.012    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.404ns (63.638%)  route 0.802ns (36.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.560     1.472    register_file/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           0.802     2.438    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.678 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.678    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.396ns (62.039%)  route 0.854ns (37.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.556     1.468    register_file/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.854     2.486    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.718 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.718    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.375ns (51.142%)  route 1.314ns (48.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           1.314     2.951    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.162 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.162    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.328ns (45.113%)  route 1.616ns (54.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.558     1.470    register_file/clk_IBUF_BUFG
    SLICE_X25Y35         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           1.616     3.227    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.414 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.414    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.147%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                   1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.680  1005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538  1001.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760  1003.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  1003.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677  1005.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay         16928 Endpoints
Min Delay         16928 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_2048_2175_26_26/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.678ns  (logic 1.925ns (10.892%)  route 15.752ns (89.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.879    17.678    mem/disMem/memory_reg_2048_2175_26_26/A3
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.481     4.873    mem/disMem/memory_reg_2048_2175_26_26/WCLK
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_2048_2175_26_26/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.678ns  (logic 1.925ns (10.892%)  route 15.752ns (89.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.879    17.678    mem/disMem/memory_reg_2048_2175_26_26/A3
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.481     4.873    mem/disMem/memory_reg_2048_2175_26_26/WCLK
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_2048_2175_26_26/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.678ns  (logic 1.925ns (10.892%)  route 15.752ns (89.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.879    17.678    mem/disMem/memory_reg_2048_2175_26_26/A3
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.481     4.873    mem/disMem/memory_reg_2048_2175_26_26/WCLK
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_2048_2175_26_26/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.678ns  (logic 1.925ns (10.892%)  route 15.752ns (89.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.879    17.678    mem/disMem/memory_reg_2048_2175_26_26/A3
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.481     4.873    mem/disMem/memory_reg_2048_2175_26_26/WCLK
    SLICE_X24Y91         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_26_26/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1408_1535_26_26/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.179ns  (logic 1.925ns (11.207%)  route 15.254ns (88.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.381    17.179    mem/disMem/memory_reg_1408_1535_26_26/A3
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.477     4.869    mem/disMem/memory_reg_1408_1535_26_26/WCLK
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1408_1535_26_26/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.179ns  (logic 1.925ns (11.207%)  route 15.254ns (88.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.381    17.179    mem/disMem/memory_reg_1408_1535_26_26/A3
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.477     4.869    mem/disMem/memory_reg_1408_1535_26_26/WCLK
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1408_1535_26_26/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.179ns  (logic 1.925ns (11.207%)  route 15.254ns (88.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.381    17.179    mem/disMem/memory_reg_1408_1535_26_26/A3
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.477     4.869    mem/disMem/memory_reg_1408_1535_26_26/WCLK
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1408_1535_26_26/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.179ns  (logic 1.925ns (11.207%)  route 15.254ns (88.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.381    17.179    mem/disMem/memory_reg_1408_1535_26_26/A3
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.477     4.869    mem/disMem/memory_reg_1408_1535_26_26/WCLK
    SLICE_X24Y86         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_26_26/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1536_1663_26_26/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.051ns  (logic 1.925ns (11.292%)  route 15.126ns (88.708%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.253    17.051    mem/disMem/memory_reg_1536_1663_26_26/A3
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_26_26/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.479     4.871    mem/disMem/memory_reg_1536_1663_26_26/WCLK
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_26_26/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_1536_1663_26_26/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.051ns  (logic 1.925ns (11.292%)  route 15.126ns (88.708%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=38, routed)          4.928     6.381    control_unit/mainDecoder/AR[0]
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.152     6.533 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_10/O
                         net (fo=132, routed)         4.944    11.477    mux_1/AddrSrc
    SLICE_X26Y49         LUT3 (Prop_lut3_I2_O)        0.321    11.798 r  mux_1/memory_reg_0_127_25_25_i_5/O
                         net (fo=228, routed)         5.253    17.051    mem/disMem/memory_reg_1536_1663_26_26/A3
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_26_26/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        1.479     4.871    mem/disMem/memory_reg_1536_1663_26_26/WCLK
    SLICE_X24Y88         RAMD64E                                      r  mem/disMem/memory_reg_1536_1663_26_26/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.220ns (17.722%)  route 1.024ns (82.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.024     1.244    reset_IBUF
    SLICE_X26Y34         FDRE                                         r  PC1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.827     1.986    clk_IBUF_BUFG
    SLICE_X26Y34         FDRE                                         r  PC1_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.220ns (17.722%)  route 1.024ns (82.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.024     1.244    reset_IBUF
    SLICE_X26Y34         FDRE                                         r  PC1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.827     1.986    clk_IBUF_BUFG
    SLICE_X26Y34         FDRE                                         r  PC1_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.220ns (15.424%)  route 1.209ns (84.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.209     1.429    reset_IBUF
    SLICE_X27Y30         FDRE                                         r  PC1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.823     1.982    clk_IBUF_BUFG
    SLICE_X27Y30         FDRE                                         r  PC1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.220ns (14.458%)  route 1.305ns (85.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.305     1.525    reset_IBUF
    SLICE_X25Y32         FDRE                                         r  PC1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.822     1.981    clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  PC1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.220ns (14.458%)  route 1.305ns (85.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.305     1.525    reset_IBUF
    SLICE_X25Y32         FDRE                                         r  PC1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.822     1.981    clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  PC1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.220ns (14.458%)  route 1.305ns (85.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.305     1.525    reset_IBUF
    SLICE_X25Y32         FDSE                                         r  PC1_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.822     1.981    clk_IBUF_BUFG
    SLICE_X25Y32         FDSE                                         r  PC1_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.220ns (14.171%)  route 1.335ns (85.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.335     1.556    reset_IBUF
    SLICE_X27Y27         FDRE                                         r  PC1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.820     1.979    clk_IBUF_BUFG
    SLICE_X27Y27         FDRE                                         r  PC1_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.220ns (14.033%)  route 1.351ns (85.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.351     1.571    reset_IBUF
    SLICE_X22Y33         FDSE                                         r  PC1_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.823     1.982    clk_IBUF_BUFG
    SLICE_X22Y33         FDSE                                         r  PC1_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.220ns (13.942%)  route 1.361ns (86.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.361     1.581    reset_IBUF
    SLICE_X26Y24         FDRE                                         r  PC1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  PC1_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.220ns (13.942%)  route 1.361ns (86.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=38, routed)          1.361     1.581    reset_IBUF
    SLICE_X26Y24         FDRE                                         r  PC1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2741, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X26Y24         FDRE                                         r  PC1_reg[25]/C





