CLANG=../llvm/build/bin/clang
LLC=../llvm/build/bin/llc

------------------------------------------------------
Command-line options of AMiLiveIntervalsAnalysis pass:
------------------------------------------------------

-debug-only=ami-liveintervals

-ami-disable-add-segment

-ami-view-cfg

---------
Toolchain:
---------

* To print the passes that are scheduled / run:

  -debug-pass=Arguments          (scheduled)
  -debug-pass=Executions         (run)

* Emit LLVM IR:

  clang -S -O1 -emit-llvm -target riscv32 test.c -o test.ll

* Compile LLVM IR but stop before regalloc:

  llc --stop-before=greedy test.ll -o test.mir

* Only run greedy register allocator:

  llc -mtriple=riscv32 --run-pass=greedy,virtregrewriter,postrapseudos in.mir -o out.mir

* To create assembly file starting from regalloc pass:

  - Run all passes
    llc -mtriple=riscv32 test.mir --start-after=greedy -o test.s

  - Directly emit assembly (run as few passes as possible after regalloc)

  - llc -mtriple=riscv32 test_1_2.enable.mir --start-after=machine-opt-remark-emitter

Makefile:
--------

- To create CFG for a single test (e.g., test_1_2):

  $ make test_1_2.cfg
