# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_lab5_4bits.srcs/sources_1/new/lab5_sum4bits.vhd" \
"../../../../project_lab5_4bits.srcs/sim_1/new/lab5_tb.vhd" \

# Do not sort compile order
nosort
