/* SPDX-License-Identifier: MIT */
/*
 * SPDX-FileCopyrightText: Copyright (c) 2023-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This is a generated file. Do not edit.
 */
/*
 * Function/Macro naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef T264_ADDR_MAP_SOC_HWPM_H
#define T264_ADDR_MAP_SOC_HWPM_H

#define addr_map_rpg_grp_system_base_r()                            (0x1600000U)
#define addr_map_rpg_grp_system_limit_r()                           (0x16fffffU)
#define addr_map_rpg_grp_ucf_base_r()                            (0x8101600000U)
#define addr_map_rpg_grp_ucf_limit_r()                           (0x81016fffffU)
#define addr_map_rpg_grp_vision_base_r()                         (0x8181600000U)
#define addr_map_rpg_grp_vision_limit_r()                        (0x81816fffffU)
#define addr_map_rpg_grp_disp_usb_base_r()                       (0x8801600000U)
#define addr_map_rpg_grp_disp_usb_limit_r()                      (0x88016fffffU)
#define addr_map_rpg_grp_uphy0_base_r()                          (0xa801600000U)
#define addr_map_rpg_grp_uphy0_limit_r()                         (0xa8016fffffU)
#define addr_map_rpg_pm_hwpm_base_r()                               (0x1604000U)
#define addr_map_rpg_pm_hwpm_limit_r()                              (0x1604fffU)
#define addr_map_pma_base_r()                                       (0x1610000U)
#define addr_map_pma_limit_r()                                      (0x1611fffU)
#define addr_map_rtr_base_r()                                       (0x1612000U)
#define addr_map_rtr_limit_r()                                      (0x1612fffU)
#define addr_map_rpg_pm_mss0_base_r()                            (0x8101621000U)
#define addr_map_rpg_pm_mss0_limit_r()                           (0x8101621fffU)
#define addr_map_rpg_pm_mss1_base_r()                            (0x8101622000U)
#define addr_map_rpg_pm_mss1_limit_r()                           (0x8101622fffU)
#define addr_map_rpg_pm_mss2_base_r()                            (0x8101623000U)
#define addr_map_rpg_pm_mss2_limit_r()                           (0x8101623fffU)
#define addr_map_rpg_pm_mss3_base_r()                            (0x8101624000U)
#define addr_map_rpg_pm_mss3_limit_r()                           (0x8101624fffU)
#define addr_map_rpg_pm_mss4_base_r()                            (0x8101625000U)
#define addr_map_rpg_pm_mss4_limit_r()                           (0x8101625fffU)
#define addr_map_rpg_pm_mss5_base_r()                            (0x8101626000U)
#define addr_map_rpg_pm_mss5_limit_r()                           (0x8101626fffU)
#define addr_map_rpg_pm_mss6_base_r()                            (0x8101627000U)
#define addr_map_rpg_pm_mss6_limit_r()                           (0x8101627fffU)
#define addr_map_rpg_pm_mss7_base_r()                            (0x8101628000U)
#define addr_map_rpg_pm_mss7_limit_r()                           (0x8101628fffU)
#define addr_map_rpg_pm_mss8_base_r()                            (0x8101629000U)
#define addr_map_rpg_pm_mss8_limit_r()                           (0x8101629fffU)
#define addr_map_rpg_pm_mss9_base_r()                            (0x810162a000U)
#define addr_map_rpg_pm_mss9_limit_r()                           (0x810162afffU)
#define addr_map_rpg_pm_mss10_base_r()                           (0x810162b000U)
#define addr_map_rpg_pm_mss10_limit_r()                          (0x810162bfffU)
#define addr_map_rpg_pm_mss11_base_r()                           (0x810162c000U)
#define addr_map_rpg_pm_mss11_limit_r()                          (0x810162cfffU)
#define addr_map_rpg_pm_mss12_base_r()                           (0x810162d000U)
#define addr_map_rpg_pm_mss12_limit_r()                          (0x810162dfffU)
#define addr_map_rpg_pm_mss13_base_r()                           (0x810162e000U)
#define addr_map_rpg_pm_mss13_limit_r()                          (0x810162efffU)
#define addr_map_rpg_pm_mss14_base_r()                           (0x810162f000U)
#define addr_map_rpg_pm_mss14_limit_r()                          (0x810162ffffU)
#define addr_map_rpg_pm_mss15_base_r()                           (0x8101630000U)
#define addr_map_rpg_pm_mss15_limit_r()                          (0x8101630fffU)
#define addr_map_mcb_base_r()                                    (0x8108020000U)
#define addr_map_mcb_limit_r()                                   (0x810803ffffU)
#define addr_map_mc0_base_r()                                    (0x8108040000U)
#define addr_map_mc0_limit_r()                                   (0x810805ffffU)
#define addr_map_mc1_base_r()                                    (0x8108060000U)
#define addr_map_mc1_limit_r()                                   (0x810807ffffU)
#define addr_map_mc2_base_r()                                    (0x8108080000U)
#define addr_map_mc2_limit_r()                                   (0x810809ffffU)
#define addr_map_mc3_base_r()                                    (0x81080a0000U)
#define addr_map_mc3_limit_r()                                   (0x81080bffffU)
#define addr_map_mc4_base_r()                                    (0x81080c0000U)
#define addr_map_mc4_limit_r()                                   (0x81080dffffU)
#define addr_map_mc5_base_r()                                    (0x81080e0000U)
#define addr_map_mc5_limit_r()                                   (0x81080fffffU)
#define addr_map_mc6_base_r()                                    (0x8108100000U)
#define addr_map_mc6_limit_r()                                   (0x810811ffffU)
#define addr_map_mc7_base_r()                                    (0x8108120000U)
#define addr_map_mc7_limit_r()                                   (0x810813ffffU)
#define addr_map_mc8_base_r()                                    (0x8108140000U)
#define addr_map_mc8_limit_r()                                   (0x810815ffffU)
#define addr_map_mc9_base_r()                                    (0x8108160000U)
#define addr_map_mc9_limit_r()                                   (0x810817ffffU)
#define addr_map_mc10_base_r()                                   (0x8108180000U)
#define addr_map_mc10_limit_r()                                  (0x810819ffffU)
#define addr_map_mc11_base_r()                                   (0x81081a0000U)
#define addr_map_mc11_limit_r()                                  (0x81081bffffU)
#define addr_map_mc12_base_r()                                   (0x81081c0000U)
#define addr_map_mc12_limit_r()                                  (0x81081dffffU)
#define addr_map_mc13_base_r()                                   (0x81081e0000U)
#define addr_map_mc13_limit_r()                                  (0x81081fffffU)
#define addr_map_mc14_base_r()                                   (0x8108200000U)
#define addr_map_mc14_limit_r()                                  (0x810821ffffU)
#define addr_map_mc15_base_r()                                   (0x8108220000U)
#define addr_map_mc15_limit_r()                                  (0x810823ffffU)
#define addr_map_rpg_pm_pvac0_base_r()                           (0x8181605000U)
#define addr_map_rpg_pm_pvac0_limit_r()                          (0x8181605fffU)
#define addr_map_rpg_pm_pvav0_base_r()                           (0x8181606000U)
#define addr_map_rpg_pm_pvav0_limit_r()                          (0x8181606fffU)
#define addr_map_rpg_pm_pvav1_base_r()                           (0x8181607000U)
#define addr_map_rpg_pm_pvav1_limit_r()                          (0x8181607fffU)
#define addr_map_rpg_pm_pvap0_base_r()                           (0x818160e000U)
#define addr_map_rpg_pm_pvap0_limit_r()                          (0x818160efffU)
#define addr_map_rpg_pm_pvap1_base_r()                           (0x818160f000U)
#define addr_map_rpg_pm_pvap1_limit_r()                          (0x818160ffffU)
#define addr_map_pva0_pm_base_r()                                (0x818c200000U)
#define addr_map_pva0_pm_limit_r()                               (0x818c20ffffU)
#define addr_map_pva1_pm_base_r()                                (0x818cb00000U)
#define addr_map_pva1_pm_limit_r()                               (0x818cb0ffffU)
#define addr_map_rpg_pm_vic0_base_r()                            (0x8181604000U)
#define addr_map_rpg_pm_vic0_limit_r()                           (0x8181604fffU)
#define addr_map_vic_base_r()                                    (0x8188050000U)
#define addr_map_vic_limit_r()                                   (0x818808ffffU)
#define addr_map_rpg_pm_system_msshub0_base_r()                     (0x1600000U)
#define addr_map_rpg_pm_system_msshub0_limit_r()                    (0x1600fffU)
#define addr_map_rpg_pm_ucf_msshub0_base_r()                     (0x810163e000U)
#define addr_map_rpg_pm_ucf_msshub0_limit_r()                    (0x810163efffU)
#define addr_map_rpg_pm_ucf_msshub1_base_r()                     (0x810163f000U)
#define addr_map_rpg_pm_ucf_msshub1_limit_r()                    (0x810163ffffU)
#define addr_map_rpg_pm_ucf_msshub2_base_r()                     (0x810164f000U)
#define addr_map_rpg_pm_ucf_msshub2_limit_r()                    (0x810164ffffU)
#define addr_map_rpg_pm_vision_msshub0_base_r()                  (0x818160b000U)
#define addr_map_rpg_pm_vision_msshub0_limit_r()                 (0x818160bfffU)
#define addr_map_rpg_pm_vision_msshub1_base_r()                  (0x818160c000U)
#define addr_map_rpg_pm_vision_msshub1_limit_r()                 (0x818160cfffU)
#define addr_map_rpg_pm_disp_usb_msshub0_base_r()                (0x8801601000U)
#define addr_map_rpg_pm_disp_usb_msshub0_limit_r()               (0x8801601fffU)
#define addr_map_rpg_pm_uphy0_msshub0_base_r()                   (0xa801628000U)
#define addr_map_rpg_pm_uphy0_msshub0_limit_r()                  (0xa801628fffU)
#define addr_map_rpg_pm_uphy0_msshub1_base_r()                   (0xa801629000U)
#define addr_map_rpg_pm_uphy0_msshub1_limit_r()                  (0xa801629fffU)
#define addr_map_rpg_pm_ocu_base_r()                             (0xa801604000U)
#define addr_map_rpg_pm_ocu_limit_r()                            (0xa801604fffU)
#define addr_map_ocu_base_r()                                    (0xa808740000U)
#define addr_map_ocu_limit_r()                                   (0xa80874ffffU)
#define addr_map_rpg_pm_ucf_smmu0_base_r()                       (0x8101642000U)
#define addr_map_rpg_pm_ucf_smmu0_limit_r()                      (0x8101642fffU)
#define addr_map_rpg_pm_ucf_smmu1_base_r()                       (0x8101643000U)
#define addr_map_rpg_pm_ucf_smmu1_limit_r()                      (0x8101643fffU)
#define addr_map_rpg_pm_ucf_smmu3_base_r()                       (0x810164b000U)
#define addr_map_rpg_pm_ucf_smmu3_limit_r()                      (0x810164bfffU)
#define addr_map_rpg_pm_ucf_smmu2_base_r()                       (0x8101653000U)
#define addr_map_rpg_pm_ucf_smmu2_limit_r()                      (0x8101653fffU)
#define addr_map_rpg_pm_disp_usb_smmu0_base_r()                  (0x8801602000U)
#define addr_map_rpg_pm_disp_usb_smmu0_limit_r()                 (0x8801602fffU)
#define addr_map_smmu1_base_r()                                  (0x8105a30000U)
#define addr_map_smmu1_limit_r()                                 (0x8105a3ffffU)
#define addr_map_smmu2_base_r()                                  (0x8106a30000U)
#define addr_map_smmu2_limit_r()                                 (0x8106a3ffffU)
#define addr_map_smmu0_base_r()                                  (0x810aa30000U)
#define addr_map_smmu0_limit_r()                                 (0x810aa3ffffU)
#define addr_map_smmu4_base_r()                                  (0x810ba30000U)
#define addr_map_smmu4_limit_r()                                 (0x810ba3ffffU)
#define addr_map_smmu3_base_r()                                  (0x8806a30000U)
#define addr_map_smmu3_limit_r()                                 (0x8806a3ffffU)
#define addr_map_rpg_pm_ucf_msw0_base_r()                        (0x8101600000U)
#define addr_map_rpg_pm_ucf_msw0_limit_r()                       (0x8101600fffU)
#define addr_map_rpg_pm_ucf_msw1_base_r()                        (0x8101601000U)
#define addr_map_rpg_pm_ucf_msw1_limit_r()                       (0x8101601fffU)
#define addr_map_rpg_pm_ucf_msw2_base_r()                        (0x8101602000U)
#define addr_map_rpg_pm_ucf_msw2_limit_r()                       (0x8101602fffU)
#define addr_map_rpg_pm_ucf_msw3_base_r()                        (0x8101603000U)
#define addr_map_rpg_pm_ucf_msw3_limit_r()                       (0x8101603fffU)
#define addr_map_rpg_pm_ucf_msw4_base_r()                        (0x8101604000U)
#define addr_map_rpg_pm_ucf_msw4_limit_r()                       (0x8101604fffU)
#define addr_map_rpg_pm_ucf_msw5_base_r()                        (0x8101605000U)
#define addr_map_rpg_pm_ucf_msw5_limit_r()                       (0x8101605fffU)
#define addr_map_rpg_pm_ucf_msw6_base_r()                        (0x8101606000U)
#define addr_map_rpg_pm_ucf_msw6_limit_r()                       (0x8101606fffU)
#define addr_map_rpg_pm_ucf_msw7_base_r()                        (0x8101607000U)
#define addr_map_rpg_pm_ucf_msw7_limit_r()                       (0x8101607fffU)
#define addr_map_rpg_pm_ucf_msw8_base_r()                        (0x8101608000U)
#define addr_map_rpg_pm_ucf_msw8_limit_r()                       (0x8101608fffU)
#define addr_map_rpg_pm_ucf_msw9_base_r()                        (0x8101609000U)
#define addr_map_rpg_pm_ucf_msw9_limit_r()                       (0x8101609fffU)
#define addr_map_rpg_pm_ucf_msw10_base_r()                       (0x810160a000U)
#define addr_map_rpg_pm_ucf_msw10_limit_r()                      (0x810160afffU)
#define addr_map_rpg_pm_ucf_msw11_base_r()                       (0x810160b000U)
#define addr_map_rpg_pm_ucf_msw11_limit_r()                      (0x810160bfffU)
#define addr_map_rpg_pm_ucf_msw12_base_r()                       (0x810160c000U)
#define addr_map_rpg_pm_ucf_msw12_limit_r()                      (0x810160cfffU)
#define addr_map_rpg_pm_ucf_msw13_base_r()                       (0x810160d000U)
#define addr_map_rpg_pm_ucf_msw13_limit_r()                      (0x810160dfffU)
#define addr_map_rpg_pm_ucf_msw14_base_r()                       (0x810160e000U)
#define addr_map_rpg_pm_ucf_msw14_limit_r()                      (0x810160efffU)
#define addr_map_rpg_pm_ucf_msw15_base_r()                       (0x810160f000U)
#define addr_map_rpg_pm_ucf_msw15_limit_r()                      (0x810160ffffU)
#define addr_map_ucf_msn0_msw_base_r()                           (0x8128000000U)
#define addr_map_ucf_msn0_msw_limit_r()                          (0x8128000080U)
#define addr_map_ucf_msn1_msw_base_r()                           (0x8128200000U)
#define addr_map_ucf_msn1_msw_limit_r()                          (0x8128200080U)
#define addr_map_ucf_msn2_msw_base_r()                           (0x8128400000U)
#define addr_map_ucf_msn2_msw_limit_r()                          (0x8128400080U)
#define addr_map_ucf_msn3_msw_base_r()                           (0x8128600000U)
#define addr_map_ucf_msn3_msw_limit_r()                          (0x8128600080U)
#define addr_map_ucf_msn4_msw_base_r()                           (0x8128800000U)
#define addr_map_ucf_msn4_msw_limit_r()                          (0x8128800080U)
#define addr_map_ucf_msn5_msw_base_r()                           (0x8128a00000U)
#define addr_map_ucf_msn5_msw_limit_r()                          (0x8128a00080U)
#define addr_map_ucf_msn6_msw_base_r()                           (0x8128c00000U)
#define addr_map_ucf_msn6_msw_limit_r()                          (0x8128c00080U)
#define addr_map_ucf_msn7_msw_base_r()                           (0x8128e00000U)
#define addr_map_ucf_msn7_msw_limit_r()                          (0x8128e00080U)
#define addr_map_ucf_msn0_slice0_base_r()                        (0x812a040000U)
#define addr_map_ucf_msn0_slice0_limit_r()                       (0x812a040080U)
#define addr_map_ucf_msn0_slice1_base_r()                        (0x812a140000U)
#define addr_map_ucf_msn0_slice1_limit_r()                       (0x812a140080U)
#define addr_map_ucf_msn1_slice0_base_r()                        (0x812a240000U)
#define addr_map_ucf_msn1_slice0_limit_r()                       (0x812a240080U)
#define addr_map_ucf_msn1_slice1_base_r()                        (0x812a340000U)
#define addr_map_ucf_msn1_slice1_limit_r()                       (0x812a340080U)
#define addr_map_ucf_msn2_slice0_base_r()                        (0x812a440000U)
#define addr_map_ucf_msn2_slice0_limit_r()                       (0x812a440080U)
#define addr_map_ucf_msn2_slice1_base_r()                        (0x812a540000U)
#define addr_map_ucf_msn2_slice1_limit_r()                       (0x812a540080U)
#define addr_map_ucf_msn3_slice0_base_r()                        (0x812a640000U)
#define addr_map_ucf_msn3_slice0_limit_r()                       (0x812a640080U)
#define addr_map_ucf_msn3_slice1_base_r()                        (0x812a740000U)
#define addr_map_ucf_msn3_slice1_limit_r()                       (0x812a740080U)
#define addr_map_ucf_msn4_slice0_base_r()                        (0x812a840000U)
#define addr_map_ucf_msn4_slice0_limit_r()                       (0x812a840080U)
#define addr_map_ucf_msn4_slice1_base_r()                        (0x812a940000U)
#define addr_map_ucf_msn4_slice1_limit_r()                       (0x812a940080U)
#define addr_map_ucf_msn5_slice0_base_r()                        (0x812aa40000U)
#define addr_map_ucf_msn5_slice0_limit_r()                       (0x812aa40080U)
#define addr_map_ucf_msn5_slice1_base_r()                        (0x812ab40000U)
#define addr_map_ucf_msn5_slice1_limit_r()                       (0x812ab40080U)
#define addr_map_ucf_msn6_slice0_base_r()                        (0x812ac40000U)
#define addr_map_ucf_msn6_slice0_limit_r()                       (0x812ac40080U)
#define addr_map_ucf_msn6_slice1_base_r()                        (0x812ad40000U)
#define addr_map_ucf_msn6_slice1_limit_r()                       (0x812ad40080U)
#define addr_map_ucf_msn7_slice0_base_r()                        (0x812ae40000U)
#define addr_map_ucf_msn7_slice0_limit_r()                       (0x812ae40080U)
#define addr_map_ucf_msn7_slice1_base_r()                        (0x812af40000U)
#define addr_map_ucf_msn7_slice1_limit_r()                       (0x812af40080U)
#define addr_map_rpg_pm_ucf_psw0_base_r()                        (0x8101644000U)
#define addr_map_rpg_pm_ucf_psw0_limit_r()                       (0x8101644fffU)
#define addr_map_rpg_pm_ucf_psw1_base_r()                        (0x8101645000U)
#define addr_map_rpg_pm_ucf_psw1_limit_r()                       (0x8101645fffU)
#define addr_map_rpg_pm_ucf_psw2_base_r()                        (0x8101646000U)
#define addr_map_rpg_pm_ucf_psw2_limit_r()                       (0x8101646fffU)
#define addr_map_rpg_pm_ucf_psw3_base_r()                        (0x8101647000U)
#define addr_map_rpg_pm_ucf_psw3_limit_r()                       (0x8101647fffU)
#define addr_map_ucf_psn0_psw_base_r()                           (0x8130080000U)
#define addr_map_ucf_psn0_psw_limit_r()                          (0x8130080020U)
#define addr_map_ucf_psn1_psw_base_r()                           (0x8130480000U)
#define addr_map_ucf_psn1_psw_limit_r()                          (0x8130480020U)
#define addr_map_ucf_psn2_psw_base_r()                           (0x8130880000U)
#define addr_map_ucf_psn2_psw_limit_r()                          (0x8130880020U)
#define addr_map_ucf_psn3_psw_base_r()                           (0x8130c80000U)
#define addr_map_ucf_psn3_psw_limit_r()                          (0x8130c80020U)
#define addr_map_rpg_pm_ucf_vddmss0_base_r()                     (0x8101631000U)
#define addr_map_rpg_pm_ucf_vddmss0_limit_r()                    (0x8101631fffU)
#define addr_map_rpg_pm_ucf_vddmss1_base_r()                     (0x8101632000U)
#define addr_map_rpg_pm_ucf_vddmss1_limit_r()                    (0x8101632fffU)
#define addr_map_ucf_csw0_base_r()                               (0x8122000000U)
#define addr_map_ucf_csw0_limit_r()                              (0x8122000080U)
#define addr_map_ucf_csw1_base_r()                               (0x8122400000U)
#define addr_map_ucf_csw1_limit_r()                              (0x8122400080U)
#define addr_map_rpg_pm_cpu_core_base_r()                          (0x14100000U)
#define addr_map_rpg_pm_cpu_core_base_width_v()                    (0x00000014U)
#define addr_map_cpucore0_base_r()                               (0x8132030000U)
#define addr_map_cpucore0_base_size_v()                            (0x00001000U)
#define addr_map_cpucore1_base_r()                               (0x8132130000U)
#define addr_map_cpucore1_base_size_v()                            (0x00001000U)
#define addr_map_cpucore2_base_r()                               (0x8132230000U)
#define addr_map_cpucore2_base_size_v()                            (0x00001000U)
#define addr_map_cpucore3_base_r()                               (0x8132330000U)
#define addr_map_cpucore3_base_size_v()                            (0x00001000U)
#define addr_map_cpucore4_base_r()                               (0x8132430000U)
#define addr_map_cpucore4_base_size_v()                            (0x00001000U)
#define addr_map_cpucore5_base_r()                               (0x8132530000U)
#define addr_map_cpucore5_base_size_v()                            (0x00001000U)
#define addr_map_cpucore6_base_r()                               (0x8132630000U)
#define addr_map_cpucore6_base_size_v()                            (0x00001000U)
#define addr_map_cpucore7_base_r()                               (0x8132730000U)
#define addr_map_cpucore7_base_size_v()                            (0x00001000U)
#define addr_map_cpucore8_base_r()                               (0x8132830000U)
#define addr_map_cpucore8_base_size_v()                            (0x00001000U)
#define addr_map_cpucore9_base_r()                               (0x8132930000U)
#define addr_map_cpucore9_base_size_v()                            (0x00001000U)
#define addr_map_cpucore10_base_r()                              (0x8132a30000U)
#define addr_map_cpucore10_base_size_v()                           (0x00001000U)
#define addr_map_cpucore11_base_r()                              (0x8132b30000U)
#define addr_map_cpucore11_base_size_v()                           (0x00001000U)
#define addr_map_cpucore12_base_r()                              (0x8132c30000U)
#define addr_map_cpucore12_base_size_v()                           (0x00001000U)
#define addr_map_cpucore13_base_r()                              (0x8132d30000U)
#define addr_map_cpucore13_base_size_v()                           (0x00001000U)
#define addr_map_rpg_pm_vi0_base_r()                             (0x8181600000U)
#define addr_map_rpg_pm_vi0_limit_r()                            (0x8181600fffU)
#define addr_map_rpg_pm_vi1_base_r()                             (0x8181601000U)
#define addr_map_rpg_pm_vi1_limit_r()                            (0x8181601fffU)
#define addr_map_vi_thi_base_r()                                 (0x8188700000U)
#define addr_map_vi_thi_limit_r()                                (0x81887fffffU)
#define addr_map_vi2_thi_base_r()                                (0x8188f00000U)
#define addr_map_vi2_thi_limit_r()                               (0x8188ffffffU)
#define addr_map_rpg_pm_isp0_base_r()                            (0x8181602000U)
#define addr_map_rpg_pm_isp0_limit_r()                           (0x8181602fffU)
#define addr_map_rpg_pm_isp1_base_r()                            (0x8181603000U)
#define addr_map_rpg_pm_isp1_limit_r()                           (0x8181603fffU)
#define addr_map_isp_thi_base_r()                                (0x8188b00000U)
#define addr_map_isp_thi_limit_r()                               (0x8188bfffffU)
#define addr_map_isp1_thi_base_r()                               (0x818ab00000U)
#define addr_map_isp1_thi_limit_r()                              (0x818abfffffU)
#define addr_map_pmc_misc_base_r()                                  (0xc9c0000U)
#endif /* T264_ADDR_MAP_SOC_HWPM_H */
