// Seed: 3757575847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout id_16;
  inout id_15;
  output id_14;
  output id_13;
  inout id_12;
  input id_11;
  input id_10;
  output id_9;
  inout id_8;
  inout id_7;
  output id_6;
  inout id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_16;
  logic id_17;
  always @(negedge 1'b0)
    if (id_16 && 1 == id_5) id_12 <= id_10;
    else id_5 <= 1'd0;
endmodule
