<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="ESSAI_3\Laboratoire3">
<ExpandedNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\TopDesign</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Pins</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Analog</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\DMA</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Clocks</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Interrupts</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\System</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Directives</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM GCC Generic\cy8c6xx7_cm0plus.ld</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM IAR Generic\cy8c6xx7_cm0plus.icf</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM MDK Generic\cy8c6xx7_cm0plus.scat</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Header Files</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM GCC Generic\startup_psoc6_01_cm0plus.S</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM IAR Generic\startup_psoc6_01_cm0plus.s</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM MDK Generic\startup_psoc6_01_cm0plus.s</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\main_cm0p.c</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\system_psoc6_cm0plus.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM GCC Generic\cy8c6xx7_cm4_dual.ld</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM IAR Generic\cy8c6xx7_cm4_dual.icf</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM MDK Generic\cy8c6xx7_cm4_dual.scat</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\BOSCH</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\BOSCH\bmi160.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\BOSCH\bmi160.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\BOSCH\bmi160_defs.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\cy_eink_fonts.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\cy_eink_library.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\cy_eink_library.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\cy_eink_psoc_interface.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\cy_eink_psoc_interface.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\pervasive_eink_configuration.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\pervasive_eink_hardware_driver.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\eInk Library\pervasive_eink_hardware_driver.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\Accelerometre.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\arm_math.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\CAPSENS.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\core_cm4.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\debug.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\Declaration.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\DISPLAY.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\FreeRTOSConfig.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\max30102.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\params.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Header Files\TraitementSignal.h</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Images</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Images\Cypress Logo Full Color_PNG_1bpp.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM GCC Generic\startup_psoc6_01_cm4.S</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM IAR Generic\startup_psoc6_01_cm4.s</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\ARM MDK Generic\startup_psoc6_01_cm4.s</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\Accelerometre.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\CAPSENS.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\DISPLAY.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\main_cm4.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\max30102.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\system_psoc6_cm4.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\Source Files\TraitementSignal.c</v>
<v>ESSAI_3\Laboratoire3\Shared Files</v>
<v>ESSAI_3\Laboratoire3\Shared Files\GUI_X_RTOS.c</v>
<v>ESSAI_3\Laboratoire3\Shared Files\GUIConf.c</v>
<v>ESSAI_3\Laboratoire3\Shared Files\GUIConf.h</v>
<v>ESSAI_3\Laboratoire3\Shared Files\LCDConf.c</v>
<v>ESSAI_3\Laboratoire3\Shared Files\LCDConf.h</v>
<v>ESSAI_3\Laboratoire3\Shared Files\stdio_user.c</v>
<v>ESSAI_3\Laboratoire3\Shared Files\stdio_user.h</v>
<v>ESSAI_3\Laboratoire3\Shared Files\system_psoc6.h</v>
<v>ESSAI_3\Laboratoire3\Generated_Source</v>
<v>ESSAI_3\Laboratoire3\Generated_Source\PSoC6</v>
<v>ESSAI_3\CE223727_EmWin_EInk_Display.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\TopDesign</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Pins</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Analog</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\DMA</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Clocks</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Interrupts</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\System</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.cydwr\Directives</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM GCC Generic\cy8c6xx7_cm0plus.ld</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM IAR Generic\cy8c6xx7_cm0plus.icf</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\ARM MDK Generic\cy8c6xx7_cm0plus.scat</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Header Files</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM GCC Generic\startup_psoc6_01_cm0plus.S</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM IAR Generic\startup_psoc6_01_cm0plus.s</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\ARM MDK Generic\startup_psoc6_01_cm0plus.s</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\main_cm0p.c</v>
<v>ESSAI_3\Laboratoire3\CM0p (Core 0)\Source Files\system_psoc6_cm0plus.c</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM GCC Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM GCC Generic\cy8c6xx7_cm4_dual.ld</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM IAR Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM IAR Generic\cy8c6xx7_cm4_dual.icf</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM MDK Generic</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\ARM MDK Generic\cy8c6xx7_cm4_dual.scat</v>
<v>ESSAI_3\Laboratoire3\CM4 (Core 1)\BOSCH</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\TopDesign</v>
<v>ESSAI_3\Laboratoire3\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\TopDesign</v>
<v>ESSAI_3\Laboratoire3\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\CortexM0p</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Centroid_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Control.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Filter.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Gesture.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_INT.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Processing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Sensing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSD_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSX_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Structure.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_TMG.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Tuner.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_clk.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_device.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_efuse.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CY_EINK_SPIM.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CY_EINK_Timer.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_flash.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_gpio.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_drv.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_pipe.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_sema.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_lvd.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_profile.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_prot.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_common.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_ezi2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_i2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_spi.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_uart.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysanalog.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysclk.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_sysint.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syslib.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syslib_gcc.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_syspm.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_systick.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_counter.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_pwm.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_quaddec.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_trigmux.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_wdt.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cyfitter_sysint_cfg.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\GUI_X_RTOS.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\GUIConf.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\I2C_1.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\I2C_2.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\LCDConf.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\main_cm0p.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\retarget.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\startup_psoc6_01_cm0plus.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\stdio_user.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\system_psoc6_cm0plus.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\UART_1.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Laboratoire3.elf</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Laboratoire3.hex</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Laboratoire3.map</v>
<v>ESSAI_3\Laboratoire3\CortexM4</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\Accelerometre.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\bmi160.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CAPSENS.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Centroid_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Control.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Filter.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Gesture.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_INT.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Processing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Sensing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSD_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSX_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Structure.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_TMG.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CapSense_Tuner.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\croutine.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ble_clk.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_device.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_efuse.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_eink_library.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_eink_psoc_interface.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CY_EINK_SPIM.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\CY_EINK_Timer.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_flash.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_gpio.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_drv.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_pipe.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_ipc_sema.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_lvd.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_profile.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_prot.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_common.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_ezi2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_i2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_spi.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_scb_uart.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysanalog.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysclk.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_sysint.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syslib.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syslib_gcc.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_syspm.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_systick.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_counter.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_pwm.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_tcpwm_quaddec.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_trigmux.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cy_wdt.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cyfitter_sysint_cfg.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\Cypress Logo Full Color_PNG_1bpp.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\DISPLAY.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\event_groups.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\GUI_X_RTOS.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\GUIConf.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\heap_1.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\I2C_1.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\I2C_2.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\LCDConf.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\list.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\main_cm4.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\max30102.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\pervasive_eink_hardware_driver.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\port.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\queue.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\retarget.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\startup_psoc6_01_cm4.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\stdio_user.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\stream_buffer.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\system_psoc6_cm4.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\tasks.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\timers.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\TraitementSignal.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Listing Files\UART_1.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Laboratoire3.elf</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Laboratoire3.hex</v>
<v>ESSAI_3\Laboratoire3\CortexM4\ARM_GCC_541\Debug\Laboratoire3.map</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.gpdsc</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3.rpt</v>
<v>ESSAI_3\Laboratoire3\Laboratoire3_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\CortexM0p</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Centroid_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Control.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Filter.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Gesture.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_INT.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Processing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Sensing.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSD_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_SensingCSX_LL.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Structure.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_TMG.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CapSense_Tuner.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ble_clk.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_device.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_efuse.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CY_EINK_SPIM.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\CY_EINK_Timer.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_flash.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_gpio.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_drv.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_pipe.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_ipc_sema.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_lvd.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_profile.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_prot.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_common.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_ezi2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_i2c.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_spi.lst</v>
<v>ESSAI_3\Laboratoire3\CortexM0p\ARM_GCC_541\Debug\Listing Files\cy_scb_uart.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\PSoC 6 Architecture TRM</v>
<v>ESSAI_3\Laboratoire3\PSoC 63 Family Datasheet</v>
<v>ESSAI_3\Laboratoire3\Peripheral Driver Library</v>
<v>ESSAI_3\Laboratoire3\System Reference Guides</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>ESSAI_3</v>
<v>ESSAI_3\Laboratoire3</v>
<v>ESSAI_3\Laboratoire3\PSoC 6 Architecture TRM</v>
<v>ESSAI_3\Laboratoire3\PSoC 63 Family Datasheet</v>
<v>ESSAI_3\Laboratoire3\Peripheral Driver Library</v>
<v>ESSAI_3\Laboratoire3\System Reference Guides</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs />
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="1309, 495" SelectedTabbedMdiWindow="2606f470-11cd-42de-9c5a-cda97c83c85e"><ToolWindow Key="Start Page:bd4649ab-da6b-4d04-a663-c722b8bf99db:Start Page" Guid="2606f470-11cd-42de-9c5a-cda97c83c85e" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>