
****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source compile.tcl
# read_verilog -sv  [lindex $argv 0]
# read_xdc          [lindex $argv 1]
# synth_design -top [lindex $argv 2]
Command: synth_design -top test
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.109 ; gain = 73.996 ; free physical = 7785 ; free virtual = 46625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [/home/anirudh/myverilog/test.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:6]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:8]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/anirudh/myverilog/test.v:5]
INFO: [Synth 8-256] done synthesizing module 'test' (1#1) [/home/anirudh/myverilog/test.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.641 ; gain = 115.527 ; free physical = 7797 ; free virtual = 46638
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.641 ; gain = 115.527 ; free physical = 7797 ; free virtual = 46638
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Finished Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.656 ; gain = 0.000 ; free physical = 7505 ; free virtual = 46346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7626 ; free virtual = 46467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7626 ; free virtual = 46467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7626 ; free virtual = 46467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7619 ; free virtual = 46460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  1x1  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  1x1  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7609 ; free virtual = 46449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7486 ; free virtual = 46327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1594.656 ; gain = 421.543 ; free physical = 7486 ; free virtual = 46327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/anirudh/myverilog/test.v:18]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     2|
|4     |IBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.672 ; gain = 426.559 ; free physical = 7485 ; free virtual = 46326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1599.672 ; gain = 120.543 ; free physical = 7540 ; free virtual = 46381
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.680 ; gain = 426.559 ; free physical = 7540 ; free virtual = 46381
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
Finished Parsing XDC File [/home/anirudh/myverilog/clock4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1605.672 ; gain = 445.934 ; free physical = 7525 ; free virtual = 46366
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Feb 19 21:09:13 2018
| Host         : anirudh-OptiPlex-7050 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing
| Design       : test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 read_register_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            write_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock_object
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock_object rise@4.000ns - clock_object rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.422ns (63.554%)  route 0.242ns (36.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.860 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_object rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, unplaced)         0.584     2.117    clk_IBUF_BUFG
                         FDRE                                         r  read_register_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  read_register_reg/Q
                         net (fo=1, unplaced)         0.242     2.628    read_register
                         LUT1 (Prop_lut1_I0_O)        0.153     2.781 r  i_0/O
                         net (fo=1, unplaced)         0.000     2.781    write_output
                         FDRE                                         r  write_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_object rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.754     4.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.308    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, unplaced)         0.439     5.860    clk_IBUF_BUFG
                         FDRE                                         r  write_register_reg/C
                         clock pessimism              0.112     5.972    
                         clock uncertainty           -0.035     5.937    
                         FDRE (Setup_fdre_C_D)        0.037     5.974    write_register_reg
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  3.193    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.887 ; gain = 317.215 ; free physical = 7197 ; free virtual = 46038
# write_sdf -force syn_output.sdf
# write_verilog -sdf_anno true -mode timesim -force syn_output.v
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.988 ; gain = 0.000 ; free physical = 7192 ; free virtual = 46033
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be32615d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2001.988 ; gain = 0.000 ; free physical = 7192 ; free virtual = 46033
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.988 ; gain = 0.000 ; free physical = 7205 ; free virtual = 46046

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 99711059

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2026.000 ; gain = 24.012 ; free physical = 7204 ; free virtual = 46045

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13abb9879

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2065.648 ; gain = 63.660 ; free physical = 7205 ; free virtual = 46045

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13abb9879

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2065.648 ; gain = 63.660 ; free physical = 7205 ; free virtual = 46045
Phase 1 Placer Initialization | Checksum: 13abb9879

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2065.648 ; gain = 63.660 ; free physical = 7205 ; free virtual = 46045

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13da26514

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7189 ; free virtual = 46029

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13da26514

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7189 ; free virtual = 46029

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a60c31de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7189 ; free virtual = 46030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c3ff3eb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7189 ; free virtual = 46030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c3ff3eb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7189 ; free virtual = 46030

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1acd6e076

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7186 ; free virtual = 46027

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1acd6e076

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7186 ; free virtual = 46027

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1acd6e076

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7187 ; free virtual = 46028
Phase 3 Detail Placement | Checksum: 1acd6e076

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7187 ; free virtual = 46028

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7eeeb6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7eeeb6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7180 ; free virtual = 46021
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.437. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f4c1e4db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7180 ; free virtual = 46021
Phase 4.1 Post Commit Optimization | Checksum: f4c1e4db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7180 ; free virtual = 46021

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4c1e4db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7182 ; free virtual = 46023

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f4c1e4db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7182 ; free virtual = 46023

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ae982268

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7182 ; free virtual = 46023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae982268

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7182 ; free virtual = 46023
Ending Placer Task | Checksum: 17e5f5c29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2129.680 ; gain = 127.691 ; free physical = 7194 ; free virtual = 46035
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c02cfacc ConstDB: 0 ShapeSum: be32615d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1437b9597

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2183.320 ; gain = 53.641 ; free physical = 7053 ; free virtual = 45894
Post Restoration Checksum: NetGraph: 5a401ea5 NumContArr: e93b76f2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1437b9597

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2183.320 ; gain = 53.641 ; free physical = 7056 ; free virtual = 45897

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1437b9597

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.309 ; gain = 60.629 ; free physical = 7025 ; free virtual = 45866

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1437b9597

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.309 ; gain = 60.629 ; free physical = 7025 ; free virtual = 45866
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d0c2176e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7014 ; free virtual = 45855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.346  | TNS=0.000  | WHS=-0.075 | THS=-0.075 |

Phase 2 Router Initialization | Checksum: 194570d66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7014 ; free virtual = 45855

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1763dcc81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.346  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 179c49ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861
Phase 4 Rip-up And Reroute | Checksum: 179c49ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 179c49ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 179c49ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861
Phase 5 Delay and Skew Optimization | Checksum: 179c49ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.436  | TNS=0.000  | WHS=0.139  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861
Phase 6 Post Hold Fix | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.00019478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7020 ; free virtual = 45861

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7019 ; free virtual = 45860

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7019 ; free virtual = 45860

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.436  | TNS=0.000  | WHS=0.139  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12d6fc635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7019 ; free virtual = 45860
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7053 ; free virtual = 45894

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.684 ; gain = 77.004 ; free physical = 7053 ; free virtual = 45894
# write_sdf -force pnr_output.sdf
# write_verilog -sdf_anno true -mode timesim -force pnr_output.v
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Feb 19 21:09:21 2018
| Host         : anirudh-OptiPlex-7050 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing
| Design       : test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 read_register_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            write_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_object  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock_object
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock_object rise@4.000ns - clock_object rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.404ns (74.805%)  route 0.136ns (25.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.467 - 4.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_object rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.657     4.762    clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  read_register_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.246     5.008 r  read_register_reg/Q
                         net (fo=1, routed)           0.136     5.144    read_register
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.158     5.302 r  i_0/O
                         net (fo=1, routed)           0.000     5.302    write_output
    SLICE_X0Y0           FDRE                                         r  write_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_object rise edge)
                                                      4.000     4.000 r  
    P23                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.545     8.467    clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  write_register_reg/C
                         clock pessimism              0.295     8.762    
                         clock uncertainty           -0.035     8.727    
    SLICE_X0Y0           FDRE (Setup_fdre_C_D)        0.035     8.762    write_register_reg
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  3.460    




INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 21:09:21 2018...
