

================================================================
== Vitis HLS Report for 'decision_function_63'
================================================================
* Date:           Tue Mar 11 16:16:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_6_val_read, i18 3298" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1059 = icmp_slt  i18 %x_14_val_read, i18 260800" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1059' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1060 = icmp_slt  i18 %x_4_val_read, i18 310" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1060' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1061 = icmp_slt  i18 %x_2_val_read, i18 260851" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1061' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1062 = icmp_slt  i18 %x_15_val_read, i18 312" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1062' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1063 = icmp_slt  i18 %x_14_val_read, i18 261664" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1063' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1064 = icmp_slt  i18 %x_10_val_read, i18 261481" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1064' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1065 = icmp_slt  i18 %x_14_val_read, i18 260790" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1065' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1066 = icmp_slt  i18 %x_15_val_read, i18 548" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1066' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1067 = icmp_slt  i18 %x_14_val_read, i18 1713" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1067' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1068 = icmp_slt  i18 %x_0_val_read, i18 261640" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1068' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1069 = icmp_slt  i18 %x_15_val_read, i18 261606" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1069' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1070 = icmp_slt  i18 %x_0_val_read, i18 1504" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1070' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1071 = icmp_slt  i18 %x_14_val_read, i18 452" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1071' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1072 = icmp_slt  i18 %x_14_val_read, i18 382" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1072' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1073 = icmp_slt  i18 %x_1_val_read, i18 257481" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1073' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1074 = icmp_slt  i18 %x_14_val_read, i18 260788" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1074' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1075 = icmp_slt  i18 %x_0_val_read, i18 261878" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1075' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1076 = icmp_slt  i18 %x_5_val_read, i18 653" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1076' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1077 = icmp_slt  i18 %x_3_val_read, i18 2430" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1077' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1078 = icmp_slt  i18 %x_7_val_read, i18 261425" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1078' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1079 = icmp_slt  i18 %x_15_val_read, i18 973" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1079' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1080 = icmp_slt  i18 %x_6_val_read, i18 3600" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1080' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1081 = icmp_slt  i18 %x_10_val_read, i18 87" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1081' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1082 = icmp_slt  i18 %x_9_val_read, i18 261569" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1082' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1083 = icmp_slt  i18 %x_1_val_read, i18 260714" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1083' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1084 = icmp_slt  i18 %x_14_val_read, i18 233" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1084' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1085 = icmp_slt  i18 %x_10_val_read, i18 261043" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1085' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %x_14_val_read, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%icmp_ln86_1086 = icmp_slt  i11 %tmp, i11 1" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1086' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1087 = icmp_slt  i18 %x_3_val_read, i18 131" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1087' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1059, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_500 = xor i1 %icmp_ln86_1059, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_500' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_500" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_1317 = and i1 %icmp_ln86_1061, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1317' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_191)   --->   "%xor_ln104_502 = xor i1 %icmp_ln86_1061, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_502' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_191 = and i1 %and_ln102, i1 %xor_ln104_502" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_191' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_1318 = and i1 %icmp_ln86_1062, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1318' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_192)   --->   "%xor_ln104_503 = xor i1 %icmp_ln86_1062, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_503' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_192 = and i1 %and_ln104, i1 %xor_ln104_503" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_192' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_1321 = and i1 %icmp_ln86_1065, i1 %and_ln102_1317" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1321' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1322 = and i1 %icmp_ln86_1066, i1 %and_ln104_191" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1322' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%and_ln102_1329 = and i1 %icmp_ln86_1073, i1 %and_ln102_1321" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1329' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%xor_ln117 = xor i1 %and_ln102_1329, i1 1" [firmware/BDT.h:117]   --->   Operation 64 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%select_ln117 = select i1 %and_ln102_1321, i2 %zext_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 66 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%zext_ln117_109 = zext i2 %select_ln117" [firmware/BDT.h:117]   --->   Operation 67 'zext' 'zext_ln117_109' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1037 = select i1 %and_ln102_1317, i3 %zext_ln117_109, i3 4" [firmware/BDT.h:117]   --->   Operation 68 'select' 'select_ln117_1037' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_929 = or i1 %and_ln102_1317, i1 %and_ln102_1322" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_929' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1316 = and i1 %icmp_ln86_1060, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1316' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_190)   --->   "%xor_ln104_501 = xor i1 %icmp_ln86_1060, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_190 = and i1 %xor_ln104_501, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_190' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%xor_ln104_506 = xor i1 %icmp_ln86_1066, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_506' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_1323 = and i1 %icmp_ln86_1067, i1 %and_ln102_1318" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1323' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_1324 = and i1 %icmp_ln86_1068, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1324' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%and_ln102_1330 = and i1 %icmp_ln86_1074, i1 %and_ln102_1322" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1330' <Predicate = (and_ln102 & icmp_ln86 & or_ln117_929)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%and_ln102_1331 = and i1 %icmp_ln86_1075, i1 %xor_ln104_506" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1331' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%and_ln102_1332 = and i1 %and_ln102_1331, i1 %and_ln104_191" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1332' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1043)   --->   "%and_ln102_1333 = and i1 %icmp_ln86_1076, i1 %and_ln102_1323" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1333' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%or_ln117 = or i1 %and_ln102_1317, i1 %and_ln102_1330" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86 & or_ln117_929)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%select_ln117_1038 = select i1 %or_ln117, i3 %select_ln117_1037, i3 5" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1038' <Predicate = (and_ln102 & icmp_ln86 & or_ln117_929)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%or_ln117_930 = or i1 %or_ln117_929, i1 %and_ln102_1332" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_930' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1039 = select i1 %or_ln117_929, i3 %select_ln117_1038, i3 6" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1039' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%select_ln117_1040 = select i1 %or_ln117_930, i3 %select_ln117_1039, i3 7" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1040' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1041)   --->   "%zext_ln117_110 = zext i3 %select_ln117_1040" [firmware/BDT.h:117]   --->   Operation 86 'zext' 'zext_ln117_110' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1043)   --->   "%or_ln117_931 = or i1 %and_ln102, i1 %and_ln102_1333" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_931' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1041 = select i1 %and_ln102, i4 %zext_ln117_110, i4 8" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1041' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_932 = or i1 %and_ln102, i1 %and_ln102_1323" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_932' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1043)   --->   "%select_ln117_1042 = select i1 %or_ln117_931, i4 %select_ln117_1041, i4 9" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1042' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1043 = select i1 %or_ln117_932, i4 %select_ln117_1042, i4 10" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1043' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_934 = or i1 %and_ln102, i1 %and_ln102_1318" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_934' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_1319 = and i1 %icmp_ln86_1063, i1 %and_ln102_1316" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1319' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_193)   --->   "%xor_ln104_504 = xor i1 %icmp_ln86_1063, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_193 = and i1 %and_ln102_1316, i1 %xor_ln104_504" [firmware/BDT.h:104]   --->   Operation 95 'and' 'and_ln104_193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1045)   --->   "%xor_ln104_507 = xor i1 %icmp_ln86_1067, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_507' <Predicate = (icmp_ln86 & or_ln117_934)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%xor_ln104_508 = xor i1 %icmp_ln86_1068, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_508' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_1325 = and i1 %icmp_ln86_1069, i1 %and_ln102_1319" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1325' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1045)   --->   "%and_ln102_1334 = and i1 %icmp_ln86_1077, i1 %xor_ln104_507" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1334' <Predicate = (icmp_ln86 & or_ln117_934)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1045)   --->   "%and_ln102_1335 = and i1 %and_ln102_1334, i1 %and_ln102_1318" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1335' <Predicate = (icmp_ln86 & or_ln117_934)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1047)   --->   "%and_ln102_1336 = and i1 %icmp_ln86_1078, i1 %and_ln102_1324" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1336' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%and_ln102_1337 = and i1 %icmp_ln86_1079, i1 %xor_ln104_508" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1337' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%and_ln102_1338 = and i1 %and_ln102_1337, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1338' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1045)   --->   "%or_ln117_933 = or i1 %or_ln117_932, i1 %and_ln102_1335" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_933' <Predicate = (icmp_ln86 & or_ln117_934)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1045)   --->   "%select_ln117_1044 = select i1 %or_ln117_933, i4 %select_ln117_1043, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1044' <Predicate = (icmp_ln86 & or_ln117_934)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1047)   --->   "%or_ln117_935 = or i1 %or_ln117_934, i1 %and_ln102_1336" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_935' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1045 = select i1 %or_ln117_934, i4 %select_ln117_1044, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1045' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_936 = or i1 %or_ln117_934, i1 %and_ln102_1324" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_936' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1047)   --->   "%select_ln117_1046 = select i1 %or_ln117_935, i4 %select_ln117_1045, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1046' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%or_ln117_937 = or i1 %or_ln117_936, i1 %and_ln102_1338" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_937' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1047 = select i1 %or_ln117_936, i4 %select_ln117_1046, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1047' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%select_ln117_1048 = select i1 %or_ln117_937, i4 %select_ln117_1047, i4 15" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1048' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1049)   --->   "%zext_ln117_111 = zext i4 %select_ln117_1048" [firmware/BDT.h:117]   --->   Operation 113 'zext' 'zext_ln117_111' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1049 = select i1 %icmp_ln86, i5 %zext_ln117_111, i5 16" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1049' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_939 = or i1 %icmp_ln86, i1 %and_ln102_1325" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_939' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln102_1320 = and i1 %icmp_ln86_1064, i1 %and_ln104_190" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1320' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_194)   --->   "%xor_ln104_505 = xor i1 %icmp_ln86_1064, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_194 = and i1 %and_ln104_190, i1 %xor_ln104_505" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_194' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1053)   --->   "%xor_ln104_509 = xor i1 %icmp_ln86_1069, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln102_1326 = and i1 %icmp_ln86_1070, i1 %and_ln104_193" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1326' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln102_1327 = and i1 %icmp_ln86_1071, i1 %and_ln102_1320" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1051)   --->   "%and_ln102_1339 = and i1 %icmp_ln86_1080, i1 %and_ln102_1325" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1339' <Predicate = (or_ln117_939)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1053)   --->   "%and_ln102_1340 = and i1 %icmp_ln86_1081, i1 %xor_ln104_509" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1053)   --->   "%and_ln102_1341 = and i1 %and_ln102_1340, i1 %and_ln102_1319" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1055)   --->   "%and_ln102_1342 = and i1 %icmp_ln86_1082, i1 %and_ln102_1326" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1051)   --->   "%or_ln117_938 = or i1 %icmp_ln86, i1 %and_ln102_1339" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_938' <Predicate = (or_ln117_939)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1051)   --->   "%select_ln117_1050 = select i1 %or_ln117_938, i5 %select_ln117_1049, i5 17" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1050' <Predicate = (or_ln117_939)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1053)   --->   "%or_ln117_940 = or i1 %or_ln117_939, i1 %and_ln102_1341" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1051 = select i1 %or_ln117_939, i5 %select_ln117_1050, i5 18" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1051' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_941 = or i1 %icmp_ln86, i1 %and_ln102_1319" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_941' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1053)   --->   "%select_ln117_1052 = select i1 %or_ln117_940, i5 %select_ln117_1051, i5 19" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1055)   --->   "%or_ln117_942 = or i1 %or_ln117_941, i1 %and_ln102_1342" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1053 = select i1 %or_ln117_941, i5 %select_ln117_1052, i5 20" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1053' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_943 = or i1 %or_ln117_941, i1 %and_ln102_1326" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_943' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1055)   --->   "%select_ln117_1054 = select i1 %or_ln117_942, i5 %select_ln117_1053, i5 21" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1055 = select i1 %or_ln117_943, i5 %select_ln117_1054, i5 22" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1055' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln117_945 = or i1 %icmp_ln86, i1 %and_ln102_1316" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_945' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1057)   --->   "%xor_ln104_510 = xor i1 %icmp_ln86_1070, i1 1" [firmware/BDT.h:104]   --->   Operation 138 'xor' 'xor_ln104_510' <Predicate = (or_ln117_945)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1061)   --->   "%xor_ln104_511 = xor i1 %icmp_ln86_1071, i1 1" [firmware/BDT.h:104]   --->   Operation 139 'xor' 'xor_ln104_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1057)   --->   "%and_ln102_1343 = and i1 %icmp_ln86_1083, i1 %xor_ln104_510" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1343' <Predicate = (or_ln117_945)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1057)   --->   "%and_ln102_1344 = and i1 %and_ln102_1343, i1 %and_ln104_193" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1344' <Predicate = (or_ln117_945)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1059)   --->   "%and_ln102_1345 = and i1 %icmp_ln86_1084, i1 %and_ln102_1327" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1061)   --->   "%and_ln102_1346 = and i1 %icmp_ln86_1085, i1 %xor_ln104_511" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1061)   --->   "%and_ln102_1347 = and i1 %and_ln102_1346, i1 %and_ln102_1320" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1057)   --->   "%or_ln117_944 = or i1 %or_ln117_943, i1 %and_ln102_1344" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_944' <Predicate = (or_ln117_945)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1057)   --->   "%select_ln117_1056 = select i1 %or_ln117_944, i5 %select_ln117_1055, i5 23" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1056' <Predicate = (or_ln117_945)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1059)   --->   "%or_ln117_946 = or i1 %or_ln117_945, i1 %and_ln102_1345" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1057 = select i1 %or_ln117_945, i5 %select_ln117_1056, i5 24" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1057' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_947 = or i1 %or_ln117_945, i1 %and_ln102_1327" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_947' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1059)   --->   "%select_ln117_1058 = select i1 %or_ln117_946, i5 %select_ln117_1057, i5 25" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1061)   --->   "%or_ln117_948 = or i1 %or_ln117_947, i1 %and_ln102_1347" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1059 = select i1 %or_ln117_947, i5 %select_ln117_1058, i5 26" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1059' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_949 = or i1 %or_ln117_945, i1 %and_ln102_1320" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_949' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1061)   --->   "%select_ln117_1060 = select i1 %or_ln117_948, i5 %select_ln117_1059, i5 27" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1061 = select i1 %or_ln117_949, i5 %select_ln117_1060, i5 28" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1061' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 156 [1/1] (0.97ns)   --->   "%and_ln102_1328 = and i1 %icmp_ln86_1072, i1 %and_ln104_194" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1328' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1063)   --->   "%and_ln102_1348 = and i1 %icmp_ln86_1086, i1 %and_ln102_1328" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1063)   --->   "%or_ln117_950 = or i1 %or_ln117_949, i1 %and_ln102_1348" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.97ns)   --->   "%or_ln117_951 = or i1 %or_ln117_949, i1 %and_ln102_1328" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_951' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1063)   --->   "%select_ln117_1062 = select i1 %or_ln117_950, i5 %select_ln117_1061, i5 29" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1063 = select i1 %or_ln117_951, i5 %select_ln117_1062, i5 30" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1063' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 162 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_512 = xor i1 %icmp_ln86_1072, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1349 = and i1 %icmp_ln86_1087, i1 %xor_ln104_512" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1350 = and i1 %and_ln102_1349, i1 %and_ln104_194" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_952 = or i1 %or_ln117_951, i1 %and_ln102_1350" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1064 = select i1 %or_ln117_952, i5 %select_ln117_1063, i5 31" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4029, i5 1, i12 85, i5 2, i12 3719, i5 3, i12 4023, i5 4, i12 319, i5 5, i12 84, i5 6, i12 3825, i5 7, i12 929, i5 8, i12 4092, i5 9, i12 3946, i5 10, i12 3745, i5 11, i12 0, i5 12, i12 82, i5 13, i12 4075, i5 14, i12 74, i5 15, i12 197, i5 16, i12 106, i5 17, i12 3915, i5 18, i12 214, i5 19, i12 3852, i5 20, i12 458, i5 21, i12 3747, i5 22, i12 3248, i5 23, i12 118, i5 24, i12 430, i5 25, i12 1082, i5 26, i12 509, i5 27, i12 3792, i5 28, i12 74, i5 29, i12 541, i5 30, i12 3500, i5 31, i12 52, i12 0, i5 %select_ln117_1064" [firmware/BDT.h:118]   --->   Operation 168 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 169 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_14_val_read', firmware/BDT.h:86) on port 'x_14_val' (firmware/BDT.h:86) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1059', firmware/BDT.h:86) [27]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [58]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1317', firmware/BDT.h:102) [64]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1321', firmware/BDT.h:102) [76]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1037', firmware/BDT.h:117) [118]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1330', firmware/BDT.h:102) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1038', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1039', firmware/BDT.h:117) [122]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1040', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1041', firmware/BDT.h:117) [126]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1042', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1043', firmware/BDT.h:117) [130]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_507', firmware/BDT.h:104) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1334', firmware/BDT.h:102) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1335', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_933', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1044', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1045', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1046', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1047', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1048', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1049', firmware/BDT.h:117) [142]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1339', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_938', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1050', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1051', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1052', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1053', firmware/BDT.h:117) [150]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1054', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1055', firmware/BDT.h:117) [154]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_510', firmware/BDT.h:104) [86]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1343', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1344', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_944', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1056', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1057', firmware/BDT.h:117) [158]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1058', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1059', firmware/BDT.h:117) [162]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1060', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1061', firmware/BDT.h:117) [166]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1328', firmware/BDT.h:102) [89]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_951', firmware/BDT.h:117) [167]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1063', firmware/BDT.h:117) [170]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_512', firmware/BDT.h:104) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1349', firmware/BDT.h:102) [111]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1350', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_952', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1064', firmware/BDT.h:117) [171]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [172]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
