#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  3 18:46:31 2024
# Process ID: 130748
# Current directory: E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.runs/synth_1
# Command line: vivado.exe -log min_sopc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source min_sopc.tcl
# Log file: E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.runs/synth_1/min_sopc.vds
# Journal file: E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source min_sopc.tcl -notrace
Command: synth_design -top min_sopc -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 89720 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 572.949 ; gain = 242.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'min_sopc' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/min_sopc.v:8]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/pc_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/pc_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/if_id.v:9]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/if_id.v:9]
INFO: [Synth 8-6157] synthesizing module 'id' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:473]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/regfile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/regfile.v:10]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id_ex.v:9]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id_ex.v:9]
INFO: [Synth 8-6157] synthesizing module 'ex' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ex.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ex.v:9]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ex_mem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ex_mem.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'mem_aluop' does not match port width (32) of module 'ex_mem' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/cpu.v:218]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/mem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/mem.v:9]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/mem_wb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/mem_wb.v:9]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ctrl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (10#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ctrl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (11#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/inst_rom.v:9]
INFO: [Synth 8-3876] $readmem data file 'inst_rom.mem' is read successfully [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/inst_rom.v:19]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (12#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/inst_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (13#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'min_sopc' (14#1) [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/min_sopc.v:8]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_ram has unconnected port addr[0]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 660.113 ; gain = 329.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 660.113 ; gain = 329.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 660.113 ; gain = 329.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg2_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ex.v:160]
INFO: [Synth 8-5544] ROM "inst_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:639]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:614]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/id.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/mem.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'stall_reg' [E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.srcs/sources_1/new/ctrl.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 660.113 ; gain = 329.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	            1023K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  20 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	  18 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  18 Input      2 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  19 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module inst_rom 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module data_ram 
Detailed RTL Component Info : 
+---RAMs : 
	            1023K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP temp_mulres, operation Mode is: A*B.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
DSP Report: Generating DSP temp_mulres, operation Mode is: A*B.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
DSP Report: Generating DSP temp_mulres, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
DSP Report: operator temp_mulres is absorbed into DSP temp_mulres.
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[31]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[30]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[29]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[28]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[27]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[26]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[25]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[24]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[23]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[22]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[21]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[20]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[19]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[18]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[17]
WARNING: [Synth 8-3331] design ex has unconnected port inst_i[16]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[31]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[30]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[29]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[28]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[27]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[26]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[25]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[24]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[23]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[22]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[21]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[20]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[19]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[18]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[17]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[16]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[15]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[14]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[13]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[12]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[11]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[10]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[9]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[8]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[7]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[6]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[5]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[4]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[3]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[2]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[1]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg2_o_reg[0]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[31]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[30]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[29]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[28]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[27]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[26]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[25]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[24]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[23]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[22]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[21]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[20]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[19]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[18]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[17]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[16]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[15]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[14]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[13]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[12]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[11]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[10]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[9]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[8]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[7]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[6]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[5]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[4]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[3]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[2]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[1]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[0]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[31]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[30]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[29]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[28]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[27]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[26]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[25]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[24]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[23]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[22]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[21]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[20]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[19]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[18]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[17]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[16]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[15]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[14]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[13]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[12]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[11]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[10]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[9]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[8]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[7]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[6]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[5]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[4]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[3]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[2]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[1]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (reg1_o_reg[0]__0) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (mem_data_o_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (mem_data_o_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (mem_data_o_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (mem_data_o_reg[28]) is unused and will be removed from module mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 234 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 837.977 ; gain = 507.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 904.695 ; gain = 598.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/User/Desktop/pipeline-cpu/pipeline_cpu_mips/pipeline_cpu_mips.runs/synth_1/min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file min_sopc_utilization_synth.rpt -pb min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 18:46:49 2024...
