 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 02:00:17 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_data_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/SE (SDFFSQX1M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/CK (SDFFSQX1M)
                                                          0.00     500.00 r
  library setup time                                     -0.64     499.36
  data required time                                               499.36
  --------------------------------------------------------------------------
  data required time                                               499.36
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_done_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/test_se (serializer_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/serializer_dut/U46/Y (INVXLM)           0.09     102.62 f
  U0_UART/Uart_tx/serializer_dut/U47/Y (INVXLM)           0.50     103.12 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/SE (SDFFRQX2M)
                                                          0.00     103.12 r
  data arrival time                                                103.12

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -103.12
  --------------------------------------------------------------------------
  slack (MET)                                                      396.27


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/test_se (deserializer_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/deserializer_dut/U48/Y (INVXLM)         0.09     102.62 f
  U0_UART/uart_rx/deserializer_dut/U49/Y (INVXLM)         0.43     103.06 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/SE (SDFFRQX2M)
                                                          0.00     103.06 r
  data arrival time                                                103.06

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -103.06
  --------------------------------------------------------------------------
  slack (MET)                                                      396.34


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/parity_dut/test_se (Parity_Calc_test_1)
                                                          0.00     102.53 r
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/SE (SEDFFX1M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (SEDFFX1M)
                                                          0.00     500.00 r
  library setup time                                     -0.85     499.15
  data required time                                               499.15
  --------------------------------------------------------------------------
  data required time                                               499.15
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.62


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/strt_dut/test_se (start_check_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/stop_dut/stp_err_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/stop_dut/test_se (stop_check_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/stop_dut/stp_err_reg/SE (SDFFRQX2M)     0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/stop_dut/stp_err_reg/CK (SDFFRQX2M)     0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/test_se (FSM_tx_test_1)         0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/test_se (FSM_tx_test_1)         0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/Uart_tx/test_se (UART_tx_test_1)                0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/test_se (FSM_tx_test_1)         0.00     102.53 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/parity_chk_dut/par_err_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/parity_chk_dut/test_se (parity_check_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/test_se (data_sampling_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/test_se (data_sampling_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/test_se (data_sampling_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/test_se (data_sampling_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/test_se (data_sampling_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/edge_dut/test_se (edge_bit_counter_test_1)
                                                          0.00     102.53 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/test_se (FSM_test_1)            0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/start_frame_reg/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/test_se (FSM_test_1)            0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/test_se (FSM_test_1)            0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U26/Y (INVXLM)                                          0.10     101.67 r
  U24/Y (DLY1X1M)                                         0.86     102.53 r
  U0_UART/test_se (UART_test_1)                           0.00     102.53 r
  U0_UART/uart_rx/test_se (UART_RX_test_1)                0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/test_se (FSM_test_1)            0.00     102.53 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/SE (SDFFRQX2M)
                                                          0.00     102.53 r
  data arrival time                                                102.53

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.53
  --------------------------------------------------------------------------
  slack (MET)                                                      396.86


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[9]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[9]/SE (SDFFRX2M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[9]/CK (SDFFRX2M)                 0.00     500.00 r
  library setup time                                     -0.69     499.31
  data required time                                               499.31
  --------------------------------------------------------------------------
  data required time                                               499.31
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.18


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/Address_reg_reg[2]/SE (SDFFRX1M)            0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/Address_reg_reg[2]/CK (SDFFRX1M)            0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[7]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[7]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[6]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[6]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[5]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[5]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[4]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[4]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[3]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[3]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[2]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[2]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[1]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[1]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[0]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[0]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[15]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[15]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[15]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[14]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[14]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[14]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[13]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[13]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[13]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[12]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[12]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[12]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[11]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[11]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[11]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[10]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[10]/SE (SDFFRX1M)                0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[10]/CK (SDFFRX1M)                0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/result_reg[8]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/result_reg[8]/SE (SDFFRX1M)                 0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/result_reg[8]/CK (SDFFRX1M)                 0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/Address_reg_reg[1]/SE (SDFFRX1M)            0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/Address_reg_reg[1]/CK (SDFFRX1M)            0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/Address_reg_reg[0]/SE (SDFFRX1M)            0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/Address_reg_reg[0]/CK (SDFFRX1M)            0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[3]/SE (SDFFRX1M)                    0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[3]/CK (SDFFRX1M)                    0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/Address_reg_reg[3]/SE (SDFFRX1M)            0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/Address_reg_reg[3]/CK (SDFFRX1M)            0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[7]/SE (SDFFRX1M)                    0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[7]/CK (SDFFRX1M)                    0.00     500.00 r
  library setup time                                     -0.65     499.35
  data required time                                               499.35
  --------------------------------------------------------------------------
  data required time                                               499.35
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.21


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/input_counter_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/input_counter_reg/SE (SDFFRQX2M)            0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/input_counter_reg/CK (SDFFRQX2M)            0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/output_counter_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/output_counter_reg[1]/SE (SDFFRQX2M)        0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/output_counter_reg[1]/CK (SDFFRQX2M)        0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/current_state_reg[2]/SE (SDFFRQX2M)         0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/current_state_reg[2]/CK (SDFFRQX2M)         0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[6]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[6]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[5]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[5]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[2]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[2]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[1]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[1]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/output_counter_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/output_counter_reg[0]/SE (SDFFRQX2M)        0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/output_counter_reg[0]/CK (SDFFRQX2M)        0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[0]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[0]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/cmd_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/cmd_reg[4]/SE (SDFFRQX2M)                   0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/cmd_reg[4]/CK (SDFFRQX2M)                   0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/current_state_reg[1]/SE (SDFFRQX2M)         0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)         0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_SYS_CTRL/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U19/Y (INVXLM)                                          0.12     101.09 r
  U18/Y (DLY1X1M)                                         1.05     102.13 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00     102.13 r
  U0_SYS_CTRL/current_state_reg[0]/SE (SDFFRQX2M)         0.00     102.13 r
  data arrival time                                                102.13

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -102.13
  --------------------------------------------------------------------------
  slack (MET)                                                      397.24


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00     102.10 r
  U0_PULSE_GEN/rcv_flop_reg/SE (SDFFRQX2M)                0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00     102.10 r
  U0_PULSE_GEN/pls_flop_reg/SE (SDFFRQX2M)                0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/enable_flop_reg/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[7]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[7]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[4]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[4]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[3]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[3]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[6]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[6]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[5]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[5]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[2]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[2]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[1]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[1]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/enable_pulse_d_reg/SE (SDFFRQX2M)           0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX2M)           0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_bus_reg[0]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_bus_reg[0]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_reg_reg[0]/SE (SDFFRQX2M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_reg_reg[0]/CK (SDFFRQX2M)              0.00     500.00 r
  library setup time                                     -0.61     499.39
  data required time                                               499.39
  --------------------------------------------------------------------------
  data required time                                               499.39
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.29


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U28/Y (INVXLM)                                          0.22     100.96 f
  U29/Y (INVXLM)                                          0.46     101.42 r
  U25/Y (INVXLM)                                          0.15     101.57 f
  U27/Y (INVXLM)                                          0.53     102.10 r
  U0_ref_sync/test_se (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                                          0.00     102.10 r
  U0_ref_sync/sync_reg_reg[1]/SE (SDFFRQX1M)              0.00     102.10 r
  data arrival time                                                102.10

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_ref_sync/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00     500.00 r
  library setup time                                     -0.60     499.40
  data required time                                               499.40
  --------------------------------------------------------------------------
  data required time                                               499.40
  data arrival time                                               -102.10
  --------------------------------------------------------------------------
  slack (MET)                                                      397.30


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_RegFile/Reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U0_RegFile/test_se (Register_file_test_1)               0.00     100.75 r
  U0_RegFile/U376/Y (DLY1X1M)                             1.09     101.83 r
  U0_RegFile/Reg_file_reg[3][5]/SE (SDFFSQX2M)            0.00     101.83 r
  data arrival time                                                101.83

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_RegFile/Reg_file_reg[3][5]/CK (SDFFSQX2M)            0.00     500.00 r
  library setup time                                     -0.66     499.34
  data required time                                               499.34
  --------------------------------------------------------------------------
  data required time                                               499.34
  data arrival time                                               -101.83
  --------------------------------------------------------------------------
  slack (MET)                                                      397.51


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_RegFile/Reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U0_RegFile/test_se (Register_file_test_1)               0.00     100.75 r
  U0_RegFile/U379/Y (DLY1X1M)                             1.09     101.83 r
  U0_RegFile/Reg_file_reg[2][7]/SE (SDFFSQX2M)            0.00     101.83 r
  data arrival time                                                101.83

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_RegFile/Reg_file_reg[2][7]/CK (SDFFSQX2M)            0.00     500.00 r
  library setup time                                     -0.66     499.34
  data required time                                               499.34
  --------------------------------------------------------------------------
  data required time                                               499.34
  data arrival time                                               -101.83
  --------------------------------------------------------------------------
  slack (MET)                                                      397.51


  Startpoint: SE (input port clocked by scan_m)
  Endpoint: U0_RegFile/RdData_VLD_reg
            (rising edge-triggered flip-flop clocked by scan_m)
  Path Group: scan_m
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_m (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  100.00     100.00 r
  SE (in)                                                 0.75     100.75 r
  U0_RegFile/test_se (Register_file_test_1)               0.00     100.75 r
  U0_RegFile/U376/Y (DLY1X1M)                             1.09     101.83 r
  U0_RegFile/RdData_VLD_reg/SE (SDFFRQX2M)                0.00     101.83 r
  data arrival time                                                101.83

  clock scan_m (rise edge)                              500.00     500.00
  clock network delay (ideal)                             0.00     500.00
  U0_RegFile/RdData_VLD_reg/CK (SDFFRQX2M)                0.00     500.00 r
  library setup time                                     -0.62     499.38
  data required time                                               499.38
  --------------------------------------------------------------------------
  data required time                                               499.38
  data arrival time                                               -101.83
  --------------------------------------------------------------------------
  slack (MET)                                                      397.54


1
