<p><strong>Regression Path : </strong><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_09_06_224725/regression_report_2024_09_06_224725.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_09_06_224725/regression_report_2024_09_06_224725.html</a></p><h3 id="Ncore3.6.4DMIRegressionWaivers(Owner:Vikram)-FailingSignaturesSummary:"><strong>Failing Signatures Summary :</strong></h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2f0b9f5d-ec53-4afa-8682-7cbbc3990ed6" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 80.0px;"/><col style="width: 80.0px;"/><col style="width: 116.0px;"/><col style="width: 163.0px;"/><col style="width: 89.0px;"/><col style="width: 87.0px;"/><col style="width: 304.0px;"/><col style="width: 499.0px;"/><col style="width: 271.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Signature #</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Count</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Env</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Configs</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Test</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>SV-Seed</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Sim Time</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Signature</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Path</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Reason / Jira (if any)</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>152</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config5</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_66194658_5</p></td><td class="confluenceTd"><p>66194658</p></td><td class="confluenceTd"><p>1022</p></td><td class="confluenceTd"><p>[dmi0:processCacheFillData:4] fill data compare failed</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config5/run/random_with_dbad_no_spad_66194658_5/vcs.log</p></td><td class="confluenceTd"><p>More details below</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15280" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15280?src=confmacro" class="jira-issue-key">CONC-15280</a>
                            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>138</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config5</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_109841_0</p></td><td class="confluenceTd"><p>109841</p></td><td class="confluenceTd"><p>1239</p></td><td class="confluenceTd"><p>[dmi0:DMI_SCOREBOARD Print2] dword:6 DTR dbad Exp :0 Recd :1</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config5/run/random_with_dbad_no_spad_109841_0/vcs.log</p></td><td class="confluenceTd"><p>More details below</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15280" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15280?src=confmacro" class="jira-issue-key">CONC-15280</a>
                            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config7_snps0</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_60681221_22</p></td><td class="confluenceTd"><p>60681221</p></td><td class="confluenceTd"><p>5698</p></td><td class="confluenceTd"><p>[dmi0:CCP-SCB] Evict Mismatch Addr :0x5cde9a42d80 secu :0 Exp:Data0:0x8ef759c2c2d52f96828fe484736b465bbcb03f38bdc442930.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config7_snps0/run/random_with_dbad_no_spad_60681221_22/vcs.log</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15314" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15314?src=confmacro" class="jira-issue-key">CONC-15314</a>
                            </span>
  </p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config5</p></td><td class="confluenceTd"><p>csr_dmi_elr_seq_single_bit_data_err_uncorr_PARITY_13309055_0</p></td><td class="confluenceTd"><p>13309055</p></td><td class="confluenceTd"><p>317048</p></td><td class="confluenceTd"><p>[FATAL] FAIL</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config5/run/csr_dmi_elr_seq_single_bit_data_err_uncorr_PARITY_13309055_0/vcs.log</p></td><td class="confluenceTd"><p>DV assert failure, needs sequence redesign</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config5b</p></td><td class="confluenceTd"><p>perf_mon_no_meye_dmi_evt_cache_eviction_49563229_3</p></td><td class="confluenceTd"><p>49563229</p></td><td class="confluenceTd"><p>692287</p></td><td class="confluenceTd"><p>[uvm_test_top.dmi0_m_perf_cnt_sb] NO event was counted at counter 0 for this configuration :###### event_first = Disable.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config5b/run/perf_mon_no_meye_dmi_evt_cache_eviction_49563229_3/vcs.log</p></td><td class="confluenceTd"><p>Sequence design issue, not causing required stimulus to create these events. DV issue.</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config5b</p></td><td class="confluenceTd"><p>perf_mon_dmi_evt_SMI_0_all_TX_59233191_1</p></td><td class="confluenceTd"><p>59233191</p></td><td class="confluenceTd"><p>70685</p></td><td class="confluenceTd"><p>[dmi0:CCP-SCB] Read Response Mismatch Addr :0x1000000061a Security :0 Exp:Data0:0xf665228443d7bf97cb69d55df157f3c3 poiso.....</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config5b/run/perf_mon_dmi_evt_SMI_0_all_TX_59233191_1/vcs.log</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15314" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15314?src=confmacro" class="jira-issue-key">CONC-15314</a>
                            </span>
  </p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config7</p></td><td class="confluenceTd"><p>perf_mon_counter_cntsr_clr_16990696_0</p></td><td class="confluenceTd"><p>16990696</p></td><td class="confluenceTd"><p>25000000</p></td><td class="confluenceTd"><p>UVM timeoutElapsed Time : 7635 sec</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config7/run/perf_mon_counter_cntsr_clr_16990696_0/vcs.log</p></td><td class="confluenceTd"><p>Long test, concludes successfully but post dropping last objection waits on hardcoded delay to finish, which contends with UVM_TIMEOUT. DV issue</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config8_random</p></td><td class="confluenceTd"><p>random_with_dbad_spad_only_9044724_24</p></td><td class="confluenceTd"><p>9044724</p></td><td class="confluenceTd"><p>27636</p></td><td class="confluenceTd"><p>[processSPOutput] Mismatch in rresp coming out for a SP txn | Exp resp :0; Received resp :e; beat :0</p></td><td class="confluenceTd"><p>/scratch/dv_reg1/regr_ncore3.6.4/repository/nightly_dmi_Rel/nightly_dmi_Rel_Final_2024_09_06_2244/concerto/regression/2024_09_06_224725/debug/dmi/config8_random/run/random_with_dbad_spad_only_9044724_24/vcs.log</p></td><td class="confluenceTd"><p>More details below</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15280" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15280?src=confmacro" class="jira-issue-key">CONC-15280</a>
                            </span>
 </p></td></tr></tbody></table></div><p /><p /><p>Rerun with local DV changes :</p><p style="margin-left: 30.0px;">DV modeling is incomplete in this release model. Regression results from a local repository with a new DV model for all random_*dbad* tests on all relevant configurations.</p><p style="margin-left: 30.0px;">The poison tests on main configs are passing but a few seeds which have been debugged to confirm that there are no RTL issues.<br/>The re-run includes RTL changes in CONC-15313 and DV changes in CONC-15280</p><p /><p /><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20240911-143500.png" width="760" src="https://arterisip.atlassian.net/wiki/download/attachments/767033607/image-20240911-143500.png?api=v2"></span><p /><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="a2732125-3e82-46b2-be66-93e6bb339491" class="confluenceTable"><colgroup><col style="width: 115.0px;"/><col style="width: 74.0px;"/><col style="width: 60.0px;"/><col style="width: 119.0px;"/><col style="width: 166.0px;"/><col style="width: 92.0px;"/><col style="width: 90.0px;"/><col style="width: 307.0px;"/><col style="width: 502.0px;"/><col style="width: 274.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Signature #</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Count</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Env</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Configs</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Test</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>SV-Seed</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Sim Time</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Signature</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Path</strong></p></th><th data-highlight-colour="#eae6ff" class="confluenceTh"><p><strong>Reason / Jira (if any)</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>135</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config7_snps0</p></td><td class="confluenceTd"><p>random_with_dbad_no_spad_4511694_25</p></td><td class="confluenceTd"><p>4511694</p></td><td class="confluenceTd"><p>4939</p></td><td class="confluenceTd"><p>[dmi0:CCP-SCB] Evict Mismatch Addr :0x4b5b8a88680 secu :0 Exp:Data0:0x891045484442552e15f8354ad025065b5c5293aff66a778e1.....</p></td><td class="confluenceTd"><p>/scratch/vsundaram/3.6.4_rel_v0910/hw-ncr/regression/2024_09_10_112605/debug/dmi/config7_snps0/run/random_with_dbad_no_spad_4511694_25/vcs.log</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15314" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15314?src=confmacro" class="jira-issue-key">CONC-15314</a>
                            </span>
  </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config8</p></td><td class="confluenceTd"><p>random_with_dbad_spad_only_42676130_6</p></td><td class="confluenceTd"><p>42676130</p></td><td class="confluenceTd"><p>21805</p></td><td class="confluenceTd"><p>[dmi0_SCB_ERROR] Trying to access the memory on which atomic transaction is pending,Pending atomic transaction printed a.....</p></td><td class="confluenceTd"><p>/scratch/vsundaram/3.6.4_rel_v0910/hw-ncr/regression/2024_09_10_112605/debug/dmi/config8/run/random_with_dbad_spad_only_42676130_6/vcs.log</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14854" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14854?src=confmacro" class="jira-issue-key">CONC-14854</a>
                            </span>
  </p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>dmi</p></td><td class="confluenceTd"><p>config8_random</p></td><td class="confluenceTd"><p>random_with_dbad_mixed_spad_31246486_20</p></td><td class="confluenceTd"><p>31246486</p></td><td class="confluenceTd"><p>39419</p></td><td class="confluenceTd"><p>[processSPOutput] Mismatch in rresp coming out for a SP txn | Exp resp :0; Received resp :8; beat :0</p></td><td class="confluenceTd"><p>/scratch/vsundaram/3.6.4_rel_v0910/hw-ncr/regression/2024_09_10_112605/debug/dmi/config8_random/run/random_with_dbad_mixed_spad_31246486_20/vcs.log</p></td><td class="confluenceTd"><p>Error triggered from simulator clock race condition reading out incorrect data. DV issue.</p></td></tr></tbody></table></div><p />