<profile>

<section name = "Vitis HLS Report for 'decode_1_Pipeline_VITIS_LOOP_383_2'" level="0">
<item name = "Date">Tue Jun 18 12:24:27 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">jpeg_ahls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.659 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 10, 10.000 ns, 50.000 ns, 2, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_383_2">0, 8, 2, 1, 1, 0 ~ 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 265, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 117, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln376_fu_214_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln383_fu_250_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln385_1_fu_240_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln385_2_fu_245_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln385_fu_192_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_condition_106">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_234">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln383_fu_187_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln384_fu_220_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_158_p4">14, 3, 1, 3</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="e_fu_74">9, 2, 32, 64</column>
<column name="idx_fu_70">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln385_2_reg_322">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="e_fu_74">32, 0, 32, 0</column>
<column name="idx_fu_70">32, 0, 32, 0</column>
<column name="sext_ln379_cast_reg_304">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, decode.1_Pipeline_VITIS_LOOP_383_2, return value</column>
<column name="hoffs">in, 32, ap_none, hoffs, scalar</column>
<column name="add3_i_i">in, 32, ap_none, add3_i_i, scalar</column>
<column name="mul_ln376">in, 16, ap_none, mul_ln376, scalar</column>
<column name="zext_ln385_3">in, 16, ap_none, zext_ln385_3, scalar</column>
<column name="outputVector_address0">out, 16, ap_memory, outputVector, array</column>
<column name="outputVector_ce0">out, 1, ap_memory, outputVector, array</column>
<column name="outputVector_we0">out, 1, ap_memory, outputVector, array</column>
<column name="outputVector_d0">out, 8, ap_memory, outputVector, array</column>
<column name="store_assign_1">in, 64, ap_none, store_assign_1, scalar</column>
<column name="sext_ln379">in, 16, ap_none, sext_ln379, scalar</column>
<column name="idx_out">out, 32, ap_vld, idx_out, pointer</column>
<column name="idx_out_ap_vld">out, 1, ap_vld, idx_out, pointer</column>
<column name="add_ln376_out">out, 64, ap_vld, add_ln376_out, pointer</column>
<column name="add_ln376_out_ap_vld">out, 1, ap_vld, add_ln376_out, pointer</column>
<column name="rgb_buf_address0">out, 10, ap_memory, rgb_buf, array</column>
<column name="rgb_buf_ce0">out, 1, ap_memory, rgb_buf, array</column>
<column name="rgb_buf_q0">in, 8, ap_memory, rgb_buf, array</column>
</table>
</item>
</section>
</profile>
