

================================================================
== Vitis HLS Report for 'Block_entry5_proc'
================================================================
* Date:           Sun Sep 11 10:32:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.546 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width"   --->   Operation 2 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 3 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%LEF_Img_rows = trunc i16 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 4 'trunc' 'LEF_Img_rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%InImg_rows = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %LEF_Img_rows, i1 0" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 5 'bitconcatenate' 'InImg_rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%LEF_Img_cols = trunc i16 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 6 'trunc' 'LEF_Img_cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.54ns)   --->   "%InImg_cols = add i12 %LEF_Img_cols, i12 8" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 7 'add' 'InImg_cols' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue i73 <undef>, i13 %InImg_rows" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 8 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i73 %mrv, i12 %LEF_Img_cols" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 9 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i73 %mrv_1, i12 %LEF_Img_rows" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 10 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i73 %mrv_2, i12 %LEF_Img_cols" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 11 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i73 %mrv_3, i12 %InImg_cols" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 12 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i73 %mrv_4, i12 %LEF_Img_rows" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 13 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln191 = ret i73 %mrv_5" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:191]   --->   Operation 14 'ret' 'ret_ln191' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read   (read          ) [ 00]
height_read  (read          ) [ 00]
LEF_Img_rows (trunc         ) [ 00]
InImg_rows   (bitconcatenate) [ 00]
LEF_Img_cols (trunc         ) [ 00]
InImg_cols   (add           ) [ 00]
mrv          (insertvalue   ) [ 00]
mrv_1        (insertvalue   ) [ 00]
mrv_2        (insertvalue   ) [ 00]
mrv_3        (insertvalue   ) [ 00]
mrv_4        (insertvalue   ) [ 00]
mrv_5        (insertvalue   ) [ 00]
ret_ln191    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="width_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="16" slack="0"/>
<pin id="16" dir="0" index="1" bw="16" slack="0"/>
<pin id="17" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="height_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="LEF_Img_rows_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LEF_Img_rows/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="InImg_rows_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="13" slack="0"/>
<pin id="32" dir="0" index="1" bw="12" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="InImg_rows/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="LEF_Img_cols_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LEF_Img_cols/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="InImg_cols_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="5" slack="0"/>
<pin id="45" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="InImg_cols/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mrv_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="73" slack="0"/>
<pin id="50" dir="0" index="1" bw="13" slack="0"/>
<pin id="51" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mrv_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="73" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="73" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="73" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mrv_4_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="73" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mrv_5_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="73" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="73" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="26" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="41"><net_src comp="14" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="38" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="30" pin="3"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="38" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="26" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="38" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry5_proc : height | {1 }
	Port: Block_entry5_proc : width | {1 }
  - Chain level:
	State 1
		InImg_rows : 1
		InImg_cols : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		ret_ln191 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    InImg_cols_fu_42    |    0    |    12   |
|----------|------------------------|---------|---------|
|   read   |  width_read_read_fu_14 |    0    |    0    |
|          | height_read_read_fu_20 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   LEF_Img_rows_fu_26   |    0    |    0    |
|          |   LEF_Img_cols_fu_38   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|    InImg_rows_fu_30    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        mrv_fu_48       |    0    |    0    |
|          |       mrv_1_fu_54      |    0    |    0    |
|insertvalue|       mrv_2_fu_60      |    0    |    0    |
|          |       mrv_3_fu_66      |    0    |    0    |
|          |       mrv_4_fu_72      |    0    |    0    |
|          |       mrv_5_fu_78      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    12   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   12   |
+-----------+--------+--------+
