// Seed: 2876028175
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    output wire id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9
);
  wire id_11;
  assign module_1.id_10 = 0;
  assign id_3 = 1;
  assign id_4 = 1;
  wire id_12;
  wire id_13, id_14;
  assign id_0 = (id_7);
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri id_10
    , id_12
);
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8,
      id_7,
      id_1,
      id_9,
      id_10,
      id_10,
      id_10,
      id_8
  );
endmodule
