
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
Options:	
Date:		Wed May 14 04:05:32 2025
Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[04:05:32.302449] Configured Lic search path (20.02-s004): 50009@10.16.0.85

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
<CMD> set init_mmmc_file ../../release/v0.0.2/WC_BC_GPDK045_mcs4_Analysis.view
<CMD> set init_top_cell mcs4
<CMD> set init_verilog ../../release/v0.0.2/mcs4_opt.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/14 04:07:10, mem=655.4M)
#% End Load MMMC data ... (date=05/14 04:07:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=655.8M, current mem=655.8M)
RC_Extraction_WC RC_Extraction_BC

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed May 14 04:07:10 2025
viaInitial ends at Wed May 14 04:07:10 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../release/v0.0.2/WC_BC_GPDK045_mcs4_Analysis.view
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=10.5M, fe_cpu=0.48min, fe_real=1.65min, fe_mem=822.2M) ***
#% Begin Load netlist data ... (date=05/14 04:07:11, mem=672.1M)
*** Begin netlist parsing (mem=822.2M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../release/v0.0.2/mcs4_opt.v'

*** Memory Usage v#1 (Current mem = 824.195M, initial mem = 319.355M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=824.2M) ***
#% End Load netlist data ... (date=05/14 04:07:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=680.5M, current mem=680.5M)
Set top cell to mcs4.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mcs4 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 2173 stdCell insts.

*** Memory Usage v#1 (Current mem = 879.621M, initial mem = 319.355M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.3 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AnalysisView_WC
    RC-Corner Name        : RC_Extraction_WC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: AnalysisView_BC
    RC-Corner Name        : RC_Extraction_BC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
Reading timing constraints file '../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc' ...
Current (total cpu=0:00:36.0, real=0:01:47, peak res=1035.2M, current mem=1035.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc, Line 10).

mcs4
INFO (CTE): Reading of timing constraints file ../../release/v0.0.2/mcs4_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.2M, current mem=1047.2M)
Current (total cpu=0:00:36.1, real=0:01:47, peak res=1047.2M, current mem=1047.2M)
Reading timing constraints file '../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc' ...
Current (total cpu=0:00:36.2, real=0:01:47, peak res=1047.2M, current mem=1047.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc, Line 10).

mcs4
INFO (CTE): Reading of timing constraints file ../../release/v0.0.2/mcs4_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.4M, current mem=1047.4M)
Current (total cpu=0:00:36.3, real=0:01:47, peak res=1047.4M, current mem=1047.4M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AnalysisView_BC AnalysisView_WC

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 70 warning(s), 0 error(s)

### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
# set DESIGN_NAME mcs4
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
# set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
# set TARGET_UTILIZATION 0.70  ;
# set ASPECT_RATIO 1.2        ;
# set CORE_MARGIN 4.0         ;
# set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir -p ${OUTPUT_DIR}/reports
# file mkdir -p ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
# puts "\n--- Floorplan ---"
# floorPlan -site ${CORE_SITE} -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
<CMD> floorPlan -site CoreSite -s 170.0 170.05 2.6 2.6 2.6 2.6 -adjustToSite
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 2.660000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# fit
<CMD> fit
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25051__7482 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24636__5526 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31614 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31610 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25069__4319 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24635__8428 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31617 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31613 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25068__6260 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24638__3680 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
# globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
2173 new pwr-pin connections were made to global net 'VDD'.
# globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
2173 new gnd-pin connections were made to global net 'VSS'.
# globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
# globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
# setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
# addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/14 04:07:41, mem=1084.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1256.8M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=05/14 04:07:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.4M, current mem=1085.4M)
# fit
<CMD> fit
# setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
# sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
#% Begin sroute (date=05/14 04:07:41, mem=1085.5M)
*** Begin SPECIAL ROUTE on Wed May 14 04:07:42 2025 ***
SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/14_05_25
SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2627.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 117 used
Read in 117 components
  117 core components: 117 unplaced, 0 placed, 0 fixed
Read in 21 logical pins
Read in 21 nets
Read in 2 special nets
Read in 234 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 200
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 100
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2647.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 100 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       100      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=05/14 04:07:42, total cpu=0:00:00.5, real=0:00:00.0, peak res=1113.3M, current mem=1106.8M)
# setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
# addStripe -nets ${POWER_NETS} -layer ${POWER_STRIPE_LAYER} -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=05/14 04:07:42, mem=1106.8M)

Initialize fgc environment(mem: 1275.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1275.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 500 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       100      |        0       |
|  Via2  |       100      |        0       |
|  Via3  |       100      |        0       |
|  Via4  |       100      |        0       |
|  Via5  |       100      |        0       |
| Metal6 |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/14 04:07:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1108.6M, current mem=1108.6M)
# puts "\n--- Placement ---"
# setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
# setPlaceMode -fp false
<CMD> setPlaceMode -fp false
# place_design
<CMD> place_design
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 21.31% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 199 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32682 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1346.02 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1346.02)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 2010
Total number of fetched objects 2010
End delay calculation. (MEM=1483.64 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1447.02 CPU=0:00:00.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1437.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:02.5 mem=1445.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.7 mem=1445.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 765 (38.6%) nets
3		: 743 (37.5%) nets
4     -	14	: 453 (22.8%) nets
15    -	39	: 12 (0.6%) nets
40    -	79	: 1 (0.1%) nets
80    -	159	: 8 (0.4%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25051__7482 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24636__5526 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31614 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31610 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25069__4319 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24635__8428 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31617 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31613 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25068__6260 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24638__3680 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=1975 (0 fixed + 1975 movable) #buf cell=9 #inv cell=114 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1983 #term=7973 #term/net=4.02, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 1975 single + 0 double + 0 multi
Total standard cell length = 4.7138 (mm), area = 0.0081 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.280.
Density for the design = 0.280.
       = stdcell_area 23569 sites (8061 um^2) / alloc_area 84150 sites (28779 um^2).
Pin Density = 0.09475.
            = total # of pins 7973 / total area 84150.
Identified 6 spare or floating instances, with no clusters.
=== lastAutoLevel = 8 
**WARN: (IMPDC-348):	The output pin g31617/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31616/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31614/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31613/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31612/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31610/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25051__7482/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25068__6260/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25069__4319/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24635__8428/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24636__5526/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24638__3680/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31617/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g31616/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.760e-10 (4.05e-10 4.71e-10)
              Est.  stn bbox = 9.275e-10 (4.27e-10 5.00e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.5M
Iteration  2: Total net bbox = 8.760e-10 (4.05e-10 4.71e-10)
              Est.  stn bbox = 9.275e-10 (4.27e-10 5.00e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1466.5M
Iteration  3: Total net bbox = 6.034e+01 (2.19e+01 3.85e+01)
              Est.  stn bbox = 7.547e+01 (2.68e+01 4.86e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1470.9M
Active setup views:
    AnalysisView_BC
Iteration  4: Total net bbox = 4.638e+03 (8.64e+02 3.77e+03)
              Est.  stn bbox = 6.144e+03 (1.15e+03 4.99e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1502.3M
Active setup views:
    AnalysisView_BC
Iteration  5: Total net bbox = 1.440e+04 (8.41e+03 5.99e+03)
              Est.  stn bbox = 1.829e+04 (1.03e+04 7.99e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1502.3M
Active setup views:
    AnalysisView_BC
Iteration  6: Total net bbox = 1.792e+04 (9.51e+03 8.41e+03)
              Est.  stn bbox = 2.281e+04 (1.19e+04 1.09e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1502.3M
Active setup views:
    AnalysisView_BC
Iteration  7: Total net bbox = 2.063e+04 (1.20e+04 8.59e+03)
              Est.  stn bbox = 2.575e+04 (1.46e+04 1.11e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1505.2M
Iteration  8: Total net bbox = 2.063e+04 (1.20e+04 8.59e+03)
              Est.  stn bbox = 2.575e+04 (1.46e+04 1.11e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1505.2M
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Iteration  9: Total net bbox = 2.350e+04 (1.23e+04 1.12e+04)
              Est.  stn bbox = 2.905e+04 (1.50e+04 1.40e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1505.2M
Active setup views:
    AnalysisView_BC
Iteration 10: Total net bbox = 2.284e+04 (1.19e+04 1.09e+04)
              Est.  stn bbox = 2.833e+04 (1.46e+04 1.37e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1505.2M
Iteration 11: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
              Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1505.2M
Iteration 12: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
              Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.2M
Iteration 13: Total net bbox = 2.455e+04 (1.36e+04 1.10e+04)
              Est.  stn bbox = 3.010e+04 (1.64e+04 1.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.2M
*** cost = 2.455e+04 (1.36e+04 1.10e+04) (cpu for global=0:00:07.7) real=0:00:09.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPDB-2078):	Output pin Y of instance g31616 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g31612 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Solver runtime cpu: 0:00:06.5 real: 0:00:06.7
Core Placement runtime cpu: 0:00:07.0 real: 0:00:08.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:53.5 mem=1505.2M) ***
Total net bbox length = 2.450e+04 (1.354e+04 1.097e+04) (ext = 1.196e+02)
Move report: Detail placement moves 1975 insts, mean move: 1.20 um, max move: 28.69 um 
	Max move on inst (g31613): (61.07, 129.46) --> (60.00, 101.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1508.2MB
Summary Report:
Instances move: 1975 (out of 1975 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 28.69 um (Instance: g31613) (61.0735, 129.455) -> (60, 101.84)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: BUFX6
Total net bbox length = 2.473e+04 (1.354e+04 1.119e+04) (ext = 1.193e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1508.2MB
*** Finished refinePlace (0:00:53.7 mem=1508.2M) ***
*** End of Placement (cpu=0:00:11.5, real=0:00:13.0, mem=1505.2M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
Density distribution unevenness ratio = 46.126%
*** Free Virtual Timing Model ...(mem=1505.2M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32682 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1495.62)
Total number of fetched objects 2010
End delay calculation. (MEM=1538.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1538.92 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1983 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1537.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7956 
[NR-eGR]  Metal2   (2V)         15873  12334 
[NR-eGR]  Metal3   (3H)         17248    232 
[NR-eGR]  Metal4   (4V)           514     13 
[NR-eGR]  Metal5   (5H)           145      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        33780  20535 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24726um
[NR-eGR] Total length: 33780um, number of vias: 20535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2526um, number of vias: 1857
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1469.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 21.31% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:15, real = 0: 0:17, mem = 1467.3M **

Optimization is working on the following views:
  Setup views: AnalysisView_WC AnalysisView_BC 
  Hold  views: AnalysisView_WC AnalysisView_BC 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           54  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 94 warning(s), 2 error(s)

# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> zoomBox 47.96800 137.62750 181.95450 46.51700
<CMD> zoomBox 113.31450 97.79200 150.58100 65.20550
<CMD> zoomBox 133.37000 88.24800 143.78350 77.59350
<CMD> zoomBox 137.46250 84.89900 142.10450 80.77100
<CMD> fit
# checkPlace
<CMD> checkPlace
Begin checking placement ... (start mem=1475.4M, init mem=1475.4M)
*info: Placed = 1975          
*info: Unplaced = 0           
Placement Density:28.01%(8061/28779)
Placement Density (including fixed std cells):28.01%(8061/28779)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1475.4M)
# checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
#% Begin checkPinAssignment (date=05/14 04:08:36, mem=1228.8M)
Checking pins of top cell mcs4 ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
mcs4        |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=05/14 04:08:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.0M, current mem=1229.0M)
# puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
# timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
AAE DB initialization (MEM=1471.39 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.1/0:03:03.0 (0.3), mem = 1471.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1471.4M)
Extraction called for design 'mcs4' of instances=1975 and nets=2033 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1471.387M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1492.75)
Total number of fetched objects 2010
Total number of fetched objects 2010
End delay calculation. (MEM=1595.12 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1558.5 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:02 mem=1558.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 689.979 | 889.284 | 689.979 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |     8 (446)      |   -1.001   |    11 (1149)     |
|   max_fanout   |     20 (20)      |    -68     |     21 (21)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.008%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.1 sec
Total Real time: 4.0 sec
Total Memory Usage: 1534.914062 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.7 (0.6), totSession cpu/real = 0:01:02.2/0:03:06.7 (0.3), mem = 1534.9M
# timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:02.2/0:03:06.7 (0.3), mem = 1534.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1489.9M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1508.51)
Total number of fetched objects 2010
Total number of fetched objects 2010
End delay calculation. (MEM=1569.99 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1569.99 CPU=0:00:00.9 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:04 mem=1570.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.905 | -27.905 | 32.900  |
|           TNS (ns):|-47623.3 |-47623.3 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 28.008%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.78 sec
Total Real time: 2.0 sec
Total Memory Usage: 1480.976562 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:01:03.9/0:03:08.7 (0.3), mem = 1481.0M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
# create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_ccopt_CTS.spec
Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: mcs4_ccopt_CTS.spec
# source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
<CMD> create_ccopt_clock_tree -name 1MHz_CLK -source sysclk -no_skew_group
Extracting original clock gating for 1MHz_CLK...
  clock_tree 1MHz_CLK contains 657 sinks and 0 clock gates.
Extracting original clock gating for 1MHz_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree 1MHz_CLK 5.000
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree 1MHz_CLK 25.000
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree 1MHz_CLK 20.000
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree 1MHz_CLK 100.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree 1MHz_CLK 25.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree 1MHz_CLK 25.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree 1MHz_CLK 25.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree 1MHz_CLK 25.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree 1MHz_CLK 100.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree 1MHz_CLK 100.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree 1MHz_CLK 100.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree 1MHz_CLK 100.000
<CMD> set_ccopt_property clock_period -pin sysclk 1000
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name 1MHz_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
The skew group 1MHz_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group 1MHz_CLK/ConstraintMode_WC true
<CMD> set_ccopt_property target_insertion_delay -skew_group 1MHz_CLK/ConstraintMode_WC 50.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group 1MHz_CLK/ConstraintMode_WC 1MHz_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 1MHz_CLK/ConstraintMode_WC ConstraintMode_WC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group 1MHz_CLK/ConstraintMode_WC DelayCorner_WC
<CMD> create_ccopt_skew_group -name 1MHz_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
The skew group 1MHz_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group 1MHz_CLK/ConstraintMode_BC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group 1MHz_CLK/ConstraintMode_BC 1MHz_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group 1MHz_CLK/ConstraintMode_BC ConstraintMode_BC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group 1MHz_CLK/ConstraintMode_BC DelayCorner_BC
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
# ccopt_design
<CMD> ccopt_design
#% Begin ccopt_design (date=05/14 04:09:11, mem=1238.8M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:07.1/0:03:37.2 (0.3), mem = 1481.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible       false
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -preserveAllSequential                   true
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1481.6M, init mem=1481.6M)
*info: Placed = 1975          
*info: Unplaced = 0           
Placement Density:28.01%(8061/28779)
Placement Density (including fixed std cells):28.01%(8061/28779)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1481.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1481.59 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1983 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198042e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7956 
[NR-eGR]  Metal2   (2V)         15873  12334 
[NR-eGR]  Metal3   (3H)         17248    232 
[NR-eGR]  Metal4   (4V)           514     13 
[NR-eGR]  Metal5   (5H)           145      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        33780  20535 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24726um
[NR-eGR] Total length: 33780um, number of vias: 20535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2526um, number of vias: 1857
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.22 sec, Curr Mem: 1489.60 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree 1MHz_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28779.300um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DelayCorner_WC:both, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 449.275um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group 1MHz_CLK/ConstraintMode_BC:
  Sources:                     pin sysclk
  Total number of sinks:       657
  Delay constrained sinks:     657
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group 1MHz_CLK/ConstraintMode_WC:
  Sources:                     pin sysclk
  Total number of sinks:       657
  Delay constrained sinks:     657
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
  Insertion delay target:      50.000ns
Primary reporting skew groups are:
skew_group 1MHz_CLK/ConstraintMode_BC with 657 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree 1MHz_CLK...
      Clustering clock_tree 1MHz_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.075um, total=678.075um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 7 
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:10 mem=1494.3M) ***
Total net bbox length = 2.531e+04 (1.383e+04 1.147e+04) (ext = 1.129e+02)
Move report: Detail placement moves 27 insts, mean move: 1.33 um, max move: 4.91 um 
	Max move on inst (g30638__4319): (93.80, 132.62) --> (97.00, 130.91)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.3MB
Summary Report:
Instances move: 27 (out of 1982 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 4.91 um (Instance: g30638__4319) (93.8, 132.62) -> (97, 130.91)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
Total net bbox length = 2.533e+04 (1.384e+04 1.149e+04) (ext = 1.122e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.3MB
*** Finished refinePlace (0:01:10 mem=1513.3M) ***
    ClockRefiner summary
    All clock instances: Moved 10, flipped 4 and cell swapped 0 (out of a total of 664).
    The largest move was 2.6 um for ram_0_ram2_ram_array_reg[16][2].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Skew group summary after 'Clustering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.8 real=0:00:01.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 806 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 806
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1990 nets ( ignored 1982 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.631690e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7970 
[NR-eGR]  Metal2   (2V)         15352  11932 
[NR-eGR]  Metal3   (3H)         17272    547 
[NR-eGR]  Metal4   (4V)          1239     13 
[NR-eGR]  Metal5   (5H)           145      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34009  20462 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25333um
[NR-eGR] Total length: 34009um, number of vias: 20462
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2755um, number of vias: 1784
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   671 
[NR-eGR]  Metal2   (2V)           772   784 
[NR-eGR]  Metal3   (3H)          1255   329 
[NR-eGR]  Metal4   (4V)           727     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2755  1784 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 864um
[NR-eGR] Total length: 2755um, number of vias: 1784
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2755um, number of vias: 1784
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.29 sec, Curr Mem: 1507.50 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:10.4/0:03:41.3 (0.3), mem = 1507.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2186
[NR-eGR] Read 1990 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 1982
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1982 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.966508e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1507.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7970 
[NR-eGR]  Metal2   (2V)         14824  11886 
[NR-eGR]  Metal3   (3H)         16794    667 
[NR-eGR]  Metal4   (4V)          1765     78 
[NR-eGR]  Metal5   (5H)           649      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34032  20601 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25333um
[NR-eGR] Total length: 34032um, number of vias: 20601
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1505.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:01:10.6/0:03:41.6 (0.3), mem = 1505.5M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.6 real=0:00:01.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=1982 and nets=2040 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1505.496M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
    misc counts      : r=1, pp=0
    cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
    cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
    wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
  Skew group summary after clustering cong repair call:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:01.2)
  Stage::Clustering done. (took cpu=0:00:01.6 real=0:00:02.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108, avg=25.106, sd=0.001], skew [0.004 vs 0.105], 100% {25.104, 25.108} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.184pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=198.070um, leaf=2562.050um, total=2760.120um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.108], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=198.930um, leaf=2546.883um, total=2745.813um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.107, avg=25.106, sd=0.001], skew [0.003 vs 0.105], 100% {25.104, 25.107} (wid=25.005 ws=0.004) (gid=0.104 gs=0.002)
    Legalizer API calls during this step: 59 succeeded with high effort: 59 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:03.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=198.930um, leaf=2546.883um, total=2745.813um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.085ns sd=0.001ns min=0.084ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.107], skew [0.003 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=25.104, max=25.111, avg=25.109, sd=0.002], skew [0.007 vs 0.105], 100% {25.104, 25.111} (wid=25.005 ws=0.004) (gid=0.108 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 24.843ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 9 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
          misc counts      : r=1, pp=0
          cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
          misc counts      : r=1, pp=0
          cell areas       : b=49.248um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=49.248um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.183pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=198.670um, leaf=2538.429um, total=2737.099um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=678.185um, total=678.185um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.004ns min=0.086ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
          misc counts      : r=1, pp=0
          cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
          cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
          wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
          hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
          misc counts      : r=1, pp=0
          cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
          cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
          wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
          hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:55.7 real=0:00:59.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Legalizer API calls during this step: 11669 succeeded with high effort: 11669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:56.0 real=0:00:59.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
    misc counts      : r=1, pp=0
    cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
    cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
    wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
    hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
  Skew group summary after Approximately balancing fragments:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Skew group summary after 'Improving fragments clock skew':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
          misc counts      : r=1, pp=0
          cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
          cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
          wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
          hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.3)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Skew group summary after 'Fixing clock tree overload':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899], skew [0.006 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
    Skew group summary after 'Approximately balancing paths':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.893, max=49.899, avg=49.897, sd=0.001], skew [0.006 vs 0.105], 100% {49.893, 49.899} (wid=25.122 ws=0.005) (gid=24.779 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:56.4 real=0:01:00)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
    misc counts      : r=1, pp=0
    cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
    cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
    wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
    hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
  Primary reporting skew groups before polishing:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
  Skew group summary before polishing:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
    skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
  Merging balancing drivers for power...
    Tried: 185 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856], skew [0.006 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.183pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=16662.480um, leaf=2538.429um, total=19200.909um
      hp wire lengths  : top=0.000um, trunk=16558.240um, leaf=678.185um, total=17236.425um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.100ns {1 <= 0.060ns, 34 <= 0.080ns, 34 <= 0.090ns, 17 <= 0.095ns, 91 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
    Skew group summary after 'Improving clock skew':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.850, max=49.856, avg=49.855, sd=0.001], skew [0.006 vs 0.105], 100% {49.850, 49.856} (wid=25.122 ws=0.005) (gid=24.737 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 397 succeeded with high effort: 397 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2562 succeeded with high effort: 2562 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.5 real=0:00:04.5)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 393 succeeded with high effort: 393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2562 succeeded with high effort: 2562 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.2 real=0:00:04.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.182pF, total=1.195pF
      wire lengths     : top=0.000um, trunk=16658.010um, leaf=2524.394um, total=19182.405um
      hp wire lengths  : top=0.000um, trunk=16554.750um, leaf=677.380um, total=17232.130um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=9, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.016ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.104ns {1 <= 0.060ns, 36 <= 0.080ns, 33 <= 0.090ns, 18 <= 0.095ns, 80 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
    Legalizer API calls during this step: 5914 succeeded with high effort: 5914 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:09.6 real=0:00:09.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.187pF fall=0.166pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.013pF, leaf=0.182pF, total=1.195pF
      wire lengths     : top=0.000um, trunk=16658.010um, leaf=2524.394um, total=19182.405um
      hp wire lengths  : top=0.000um, trunk=16554.750um, leaf=677.380um, total=17232.130um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=9, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.016ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=177 avg=0.090ns sd=0.012ns min=0.004ns max=0.104ns {1 <= 0.060ns, 36 <= 0.080ns, 33 <= 0.090ns, 18 <= 0.095ns, 80 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.861, max=49.866, avg=49.865, sd=0.001], skew [0.006 vs 0.105], 100% {49.861, 49.866} (wid=25.122 ws=0.005) (gid=24.747 gs=0.005)
    Legalizer API calls during this step: 366 succeeded with high effort: 366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
      wire lengths     : top=0.000um, trunk=16735.390um, leaf=2524.394um, total=19259.784um
      hp wire lengths  : top=0.000um, trunk=16609.880um, leaf=677.380um, total=17287.260um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
    Skew group summary after 'Improving insertion delay':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.905, max=49.911, avg=49.909, sd=0.001], skew [0.006 vs 0.105], 100% {49.905, 49.911} (wid=25.123 ws=0.005) (gid=24.791 gs=0.005)
    Legalizer API calls during this step: 3386 succeeded with high effort: 3386 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:07.1 real=0:00:07.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=14, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=913, accepted=3
        Max accepted move=13.620um, total accepted move=29.220um, average move=9.740um
        Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=16, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=915, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1885 succeeded with high effort: 1885 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:06.8 real=0:00:06.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=25, computed=158, moveTooSmall=166, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=415, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 427 succeeded with high effort: 427 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.9)
      Global shorten wires B...
        Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=184, filtered=184, permitted=183, cannotCompute=0, computed=183, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=569, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 580 succeeded with high effort: 580 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:02.0 real=0:00:02.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
        misc counts      : r=1, pp=0
        cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
        cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
        wire lengths     : top=0.000um, trunk=16729.465um, leaf=2527.424um, total=19256.890um
        hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
        skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
      Legalizer API calls during this step: 2929 succeeded with high effort: 2929 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:11.2 real=0:00:11.3)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 185 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 183 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.018pF, leaf=0.182pF, total=1.200pF
      wire lengths     : top=0.000um, trunk=16729.465um, leaf=2527.424um, total=19256.890um
      hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=16, worst=[0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.039ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=177 avg=0.091ns sd=0.013ns min=0.004ns max=0.104ns {2 <= 0.060ns, 36 <= 0.080ns, 29 <= 0.090ns, 17 <= 0.095ns, 77 <= 0.100ns} {16 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.088ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
    Skew group summary after 'Wire Opt OverFix':
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=49.906, max=49.911, avg=49.909, sd=0.001], skew [0.005 vs 0.105], 100% {49.906, 49.911} (wid=25.123 ws=0.004) (gid=24.790 gs=0.005)
    Legalizer API calls during this step: 2929 succeeded with high effort: 2929 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.4 real=0:00:11.6)
  Total capacitance is (rise=1.388pF fall=1.366pF), of which (rise=1.200pF fall=1.200pF) is wire, and (rise=0.187pF fall=0.166pF) is gate.
  Stage::Polishing done. (took cpu=0:00:28.6 real=0:00:29.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 183 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:37 mem=1505.7M) ***
Total net bbox length = 4.184e+04 (2.162e+04 2.023e+04) (ext = 1.971e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1505.7MB
Summary Report:
Instances move: 0 (out of 2158 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.184e+04 (2.162e+04 2.023e+04) (ext = 1.971e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1505.7MB
*** Finished refinePlace (0:02:37 mem=1505.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 840).
  Restoring pStatusCts on 183 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:01:26 real=0:01:30)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       184 (unrouted=184, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 184 nets for routing of which 184 have one or more fixed wires.
(ccopt eGR): Start to route 184 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 806 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 806
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2166 nets ( ignored 1982 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 184 clock nets ( 184 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 184
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 184 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.917423e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.947348e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.980693e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.014038e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.047383e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.114073e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8322 
[NR-eGR]  Metal2   (2V)         14915  12254 
[NR-eGR]  Metal3   (3H)         24576   1006 
[NR-eGR]  Metal4   (4V)         10458     80 
[NR-eGR]  Metal5   (5H)           651      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50599  21662 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 41845um
[NR-eGR] Total length: 50599um, number of vias: 21662
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19322um, number of vias: 2845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1023 
[NR-eGR]  Metal2   (2V)           862  1152 
[NR-eGR]  Metal3   (3H)          9037   668 
[NR-eGR]  Metal4   (4V)          9420     2 
[NR-eGR]  Metal5   (5H)             2     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        19322  2845 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17377um
[NR-eGR] Total length: 19322um, number of vias: 2845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19322um, number of vias: 2845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.39 sec, Curr Mem: 1505.71 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.5)
      Routing using eGR only done.
Net route status summary:
  Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=184, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=2158 and nets=2216 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1505.707M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
          misc counts      : r=1, pp=0
          cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
          cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
          wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
          hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
        Primary reporting skew groups eGRPC initial state:
          skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
        Skew group summary eGRPC initial state:
          skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
          skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773, avg=50.770, sd=0.002], skew [0.007 vs 0.105], 100% {50.766, 50.773} (wid=25.130 ws=0.003) (gid=25.644 gs=0.005)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         54
            Processed:             54
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             54
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
            misc counts      : r=1, pp=0
            cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
            cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
            wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
            hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
            skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
          Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 155, numSkippedDueToCloseToSkewTarget = 29
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
            misc counts      : r=1, pp=0
            cell areas       : b=352.260um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.260um^2
            cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
            wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
            hp wire lengths  : top=0.000um, trunk=16599.680um, leaf=677.380um, total=17277.060um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=98, worst=[0.015ns, 0.014ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.012ns, 0.010ns, 0.010ns, ...]} avg=0.006ns sd=0.003ns sum=0.570ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=177 avg=0.096ns sd=0.014ns min=0.004ns max=0.115ns {2 <= 0.060ns, 25 <= 0.080ns, 23 <= 0.090ns, 19 <= 0.095ns, 15 <= 0.100ns} {36 <= 0.105ns, 47 <= 0.110ns, 10 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.005ns min=0.090ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX20: 1 CLKBUFX16: 6 CLKBUFX8: 1 CLKBUFX2: 175 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
            skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=50.766, max=50.773], skew [0.007 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 184, tested: 184, violation detected: 97, violation ignored (due to small violation): 11, cannot run: 0, attempted: 86, unsuccessful: 0, sized: 85
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk             84 [97.7%]           84 (100.0%)           0            0                   84 (100.0%)           0 (0.0%)
          leaf               2 [2.3%]             1 (50.0%)            0            0                    1 (50.0%)            1 (50.0%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total             86 [100.0%]          85 (98.8%)            0            0                   85 (98.8%)            1 (1.2%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 85, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 30.096um^2 (8.544%)
          Max. move: 3.420um (CTS_cdb_buf_00041 and 73 others), Min. move: 0.000um, Avg. move: 0.107um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
            misc counts      : r=1, pp=0
            cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
            cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
            wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
            hp wire lengths  : top=0.000um, trunk=16611.320um, leaf=677.380um, total=17288.700um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=17, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.029ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=177 avg=0.083ns sd=0.011ns min=0.004ns max=0.104ns {2 <= 0.060ns, 97 <= 0.080ns, 29 <= 0.090ns, 18 <= 0.095ns, 18 <= 0.100ns} {13 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.006ns min=0.089ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
            skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.654, max=47.661], skew [0.007 vs 0.105]
          Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:01.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
          misc counts      : r=1, pp=0
          cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
          cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.097pF, leaf=0.196pF, total=1.292pF
          wire lengths     : top=0.000um, trunk=16776.430um, leaf=2545.255um, total=19321.685um
          hp wire lengths  : top=0.000um, trunk=16557.820um, leaf=677.380um, total=17235.200um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=17, worst=[0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.029ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=177 avg=0.083ns sd=0.011ns min=0.004ns max=0.104ns {2 <= 0.060ns, 97 <= 0.080ns, 29 <= 0.090ns, 18 <= 0.095ns, 18 <= 0.100ns} {13 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.006ns min=0.089ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
        Primary reporting skew groups before routing clock trees:
          skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
        Skew group summary before routing clock trees:
          skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
          skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.654, max=47.661, avg=47.658, sd=0.002], skew [0.007 vs 0.105], 100% {47.654, 47.661} (wid=25.132 ws=0.003) (gid=22.530 gs=0.005)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 183 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:40 mem=1543.9M) ***
Total net bbox length = 4.179e+04 (2.162e+04 2.017e+04) (ext = 1.968e+02)
Move report: Detail placement moves 129 insts, mean move: 0.84 um, max move: 3.71 um 
	Max move on inst (g24934__2346): (82.80, 71.06) --> (84.80, 72.77)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1543.9MB
Summary Report:
Instances move: 129 (out of 2158 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 3.71 um (Instance: g24934__2346) (82.8, 71.06) -> (84.8, 72.77)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1543.9MB
*** Finished refinePlace (0:02:40 mem=1543.9M) ***
  ClockRefiner summary
  All clock instances: Moved 32, flipped 4 and cell swapped 0 (out of a total of 840).
  The largest move was 3.11 um for ram_0_timing_recovery_m22_reg.
  Restoring pStatusCts on 183 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.5 real=0:00:03.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=184, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 184 nets for routing of which 184 have one or more fixed wires.
(ccopt eGR): Start to route 184 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 806 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 806
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2166 nets ( ignored 1982 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 184 clock nets ( 184 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 184
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 184 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.910925e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.942731e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.976076e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.009421e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.042766e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.109456e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8322 
[NR-eGR]  Metal2   (2V)         14896  12266 
[NR-eGR]  Metal3   (3H)         24580   1003 
[NR-eGR]  Metal4   (4V)         10408     78 
[NR-eGR]  Metal5   (5H)           649      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50532  21669 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 41839um
[NR-eGR] Total length: 50532um, number of vias: 21669
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19255um, number of vias: 2852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1023 
[NR-eGR]  Metal2   (2V)           844  1164 
[NR-eGR]  Metal3   (3H)          9042   665 
[NR-eGR]  Metal4   (4V)          9370     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        19255  2852 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17325um
[NR-eGR] Total length: 19255um, number of vias: 2852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19255um, number of vias: 2852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.36 sec, Curr Mem: 1505.92 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 184 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/14 04:10:50, mem=1256.2M)

globalDetailRoute

#Start globalDetailRoute on Wed May 14 04:10:50 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=184)
#num needed restored net=0
#need_extraction net=0 (total=2216)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 19255 um.
#Total half perimeter of net bounding box = 17495 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 844 um.
#Total wire length on LAYER Metal3 = 9042 um.
#Total wire length on LAYER Metal4 = 9370 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2852
#Up-Via Summary (total 2852):
#           
#-----------------------
# Metal1           1023
# Metal2           1164
# Metal3            665
#-----------------------
#                  2852 
#
#Start routing data preparation on Wed May 14 04:10:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2207 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.900 - 1.320] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.06 (MB), peak = 1298.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1275.72 (MB), peak = 1298.63 (MB)
#Data initialization: cpu:00:00:07, real:00:00:07, mem:1.2 GB, peak:1.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       20 ( 0         pin),     27 ( 1         pin),    941 ( 2         pin),
#      743 ( 3         pin),    128 ( 4         pin),    191 ( 5         pin),
#       34 ( 6         pin),     26 ( 7         pin),     20 ( 8         pin),
#       27 ( 9         pin),     38 (10-19      pin),      4 (20-29      pin),
#        1 (30-39      pin),      1 (60-69      pin),      9 (80-89      pin),
#        6 (90-99      pin),      0 (>=2000     pin).
#Total: 2216 nets, 184 (8.3%) fully global routed, 184 clocks,
#       184 nets have extra space, 184 nets have layer range,
#       184 nets have weight, 184 nets have avoid detour,
#       184 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      184 ( 8.3%)
#
#184 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    1023( 23%)
#Metal2        0     821     821(  4%)    2688( 61%)
#Metal3     9063       0    9063( 47%)     665( 15%)
#Metal4        0    9369    9369( 49%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           9063   10191   19255          4376      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    1023( 35%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0     904     904(  5%)    1281( 44%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     9020       0    9020( 47%)     594( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    9325    9325( 48%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           9020   10229   19249          2898             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 5.78 (MB)
#Total memory = 1287.58 (MB)
#Peak memory = 1298.63 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 2062
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    =  989 ( 48.0%)
#  Total number of shifted segments     =   14 (  0.7%)
#  Average movement of shifted segments =    4.14 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 19028 um.
#Total half perimeter of net bounding box = 17495 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 682 um.
#Total wire length on LAYER Metal3 = 9020 um.
#Total wire length on LAYER Metal4 = 9325 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2898
#Up-Via Summary (total 2898):
#           
#-----------------------
# Metal1           1023
# Metal2           1281
# Metal3            594
#-----------------------
#                  2898 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 30.08 (MB)
#Total memory = 1286.33 (MB)
#Peak memory = 1298.63 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1293.31 (MB), peak = 1318.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 19396 um.
#Total half perimeter of net bounding box = 17495 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 436 um.
#Total wire length on LAYER Metal3 = 9276 um.
#Total wire length on LAYER Metal4 = 9683 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2838
#Up-Via Summary (total 2838):
#           
#-----------------------
# Metal1           1023
# Metal2            973
# Metal3            842
#-----------------------
#                  2838 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.00 (MB)
#Total memory = 1293.33 (MB)
#Peak memory = 1318.77 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.01 (MB)
#Total memory = 1293.34 (MB)
#Peak memory = 1318.77 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 41.71 (MB)
#Total memory = 1297.93 (MB)
#Peak memory = 1318.77 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 14 04:11:04 2025
#
% End globalDetailRoute (date=05/14 04:11:04, total cpu=0:00:13.9, real=0:00:14.0, peak res=1318.8M, current mem=1297.6M)
        NanoRoute done. (took cpu=0:00:13.9 real=0:00:14.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 184 net(s)
Set FIXED placed status on 183 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1540.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 184  Num Prerouted Wires = 3184
[NR-eGR] Read 2166 nets ( ignored 184 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 1982
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1982 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.970954e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        11( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal4 ( 4)        17( 0.16%)   ( 0.16%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        28( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8322 
[NR-eGR]  Metal2   (2V)         13145  11838 
[NR-eGR]  Metal3   (3H)         21390   2255 
[NR-eGR]  Metal4   (4V)         11282   1225 
[NR-eGR]  Metal5   (5H)          4111    310 
[NR-eGR]  Metal6   (6V)           816      2 
[NR-eGR]  Metal7   (7H)            20      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50764  23952 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 41839um
[NR-eGR] Total length: 50764um, number of vias: 23952
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.29 sec, Curr Mem: 1540.79 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=184, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.6 real=0:00:15.3)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=2158 and nets=2216 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1540.785M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
    misc counts      : r=1, pp=0
    cell areas       : b=382.356um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.356um^2
    cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
    wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
    hp wire lengths  : top=0.000um, trunk=16557.820um, leaf=677.380um, total=17235.200um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=15, worst=[0.007ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.026ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=177 avg=0.082ns sd=0.011ns min=0.004ns max=0.107ns {2 <= 0.060ns, 104 <= 0.080ns, 26 <= 0.090ns, 17 <= 0.095ns, 16 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.006ns min=0.088ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX8: 1 CLKBUFX3: 84 CLKBUFX2: 91 
  Primary reporting skew groups after routing clock trees:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
  Skew group summary after routing clock trees:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
    skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.525, max=47.532, avg=47.529, sd=0.002], skew [0.007 vs 0.105], 100% {47.525, 47.532} (wid=25.128 ws=0.002) (gid=22.404 gs=0.005)
  CCOpt::Phase::Routing done. (took cpu=0:00:14.9 real=0:00:15.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 184, tested: 184, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 15
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk             12 [80.0%]           12 (100.0%)           0            0                   12 (100.0%)           0 (0.0%)
      leaf               3 [20.0%]            3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total             15 [100.0%]          15 (100.0%)           0            0                   15 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 15, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 9.234um^2 (2.415%)
      Max. move: 2.342um (CTS_ccl_a_buf_00003 and 13 others), Min. move: 0.000um, Avg. move: 0.297um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
        misc counts      : r=1, pp=0
        cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
        wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
        hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
        Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
        skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
      Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 184, tested: 184, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
        misc counts      : r=1, pp=0
        cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
        wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
        hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
        Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
        skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128], skew [0.005 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 184, nets tested: 184, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
      misc counts      : r=1, pp=0
      cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
      wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
      hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
      skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
        misc counts      : r=1, pp=0
        cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
        wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
        hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
        Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
        skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 183 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:56 mem=1541.1M) ***
Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
Move report: Detail placement moves 12 insts, mean move: 0.79 um, max move: 1.71 um 
	Max move on inst (g31377): (99.40, 81.32) --> (99.40, 83.03)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1544.1MB
Summary Report:
Instances move: 12 (out of 2158 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 1.71 um (Instance: g31377) (99.4, 81.32) -> (99.4, 83.03)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: AND2X4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 4.184e+04 (2.164e+04 2.020e+04) (ext = 1.963e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1544.1MB
*** Finished refinePlace (0:02:56 mem=1544.1M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 840).
    Restoring pStatusCts on 183 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
  PostConditioning done.
Net route status summary:
  Clock:       184 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=184, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2032 (unrouted=50, trialRouted=1982, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=47, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
    misc counts      : r=1, pp=0
    cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
    cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
    wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
    hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
  Primary reporting skew groups after post-conditioning:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
  Skew group summary after post-conditioning:
    skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
    skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        183     391.590       0.068
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            183     391.590       0.068
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     16713.235
  Leaf       2682.340
  Total     19395.575
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      16559.930
  Leaf         678.090
  Total      17238.020
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.068    1.082    1.150
  Leaf     0.138    0.194    0.333
  Total    0.206    1.276    1.483
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   657     0.138     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      177      0.080       0.010      0.004    0.100    {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}         -
  Leaf        0.100        7      0.091       0.006      0.086    0.099    {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}              -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      5        41.040
  CLKBUFX16    buffer      2        13.680
  CLKBUFX12    buffer      1         5.130
  CLKBUFX3     buffer     95       194.940
  CLKBUFX2     buffer     80       136.800
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_BC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_BC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
  DelayCorner_WC:both.late    1MHz_CLK/ConstraintMode_WC    47.123    47.128    0.005       0.105         0.002           0.002           47.125       0.002     100% {47.123, 47.128}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1609.45)
Total number of fetched objects 2193
Total number of fetched objects 2193
End delay calculation. (MEM=1644.33 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1644.33 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.23132
	 Executing: set_clock_latency -source -early -min -rise 195.769 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.23132
	 Executing: set_clock_latency -source -late -min -rise 195.769 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.47967
	 Executing: set_clock_latency -source -early -min -fall 195.52 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.47967
	 Executing: set_clock_latency -source -late -min -fall 195.52 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.23132
	 Executing: set_clock_latency -source -early -max -rise 195.769 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.23132
	 Executing: set_clock_latency -source -late -max -rise 195.769 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.47967
	 Executing: set_clock_latency -source -early -max -fall 195.52 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_BC, Ideal Latency: 100, Propagated Latency: 4.47967
	 Executing: set_clock_latency -source -late -max -fall 195.52 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.0842
	 Executing: set_clock_latency -source -early -min -rise 27.9158 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.0842
	 Executing: set_clock_latency -source -late -min -rise 27.9158 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.8627
	 Executing: set_clock_latency -source -early -min -fall 27.1373 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.8627
	 Executing: set_clock_latency -source -late -min -fall 27.1373 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.0842
	 Executing: set_clock_latency -source -early -max -rise 27.9158 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.0842
	 Executing: set_clock_latency -source -late -max -rise 27.9158 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.8627
	 Executing: set_clock_latency -source -early -max -fall 27.1373 [get_pins sysclk]
	Clock: 1MHz_CLK, View: AnalysisView_WC, Ideal Latency: 25, Propagated Latency: 22.8627
	 Executing: set_clock_latency -source -late -max -fall 27.1373 [get_pins sysclk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=183, i=0, icg=0, nicg=0, l=0, total=183
  misc counts      : r=1, pp=0
  cell areas       : b=391.590um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=391.590um^2
  cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.068pF
  sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=1.082pF, leaf=0.194pF, total=1.276pF
  wire lengths     : top=0.000um, trunk=16713.235um, leaf=2682.340um, total=19395.575um
  hp wire lengths  : top=0.000um, trunk=16559.930um, leaf=678.090um, total=17238.020um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=177 avg=0.080ns sd=0.010ns min=0.004ns max=0.100ns {2 <= 0.060ns, 115 <= 0.080ns, 27 <= 0.090ns, 16 <= 0.095ns, 17 <= 0.100ns}
  Leaf  : target=0.100ns count=7 avg=0.091ns sd=0.006ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 5 CLKBUFX16: 2 CLKBUFX12: 1 CLKBUFX3: 95 CLKBUFX2: 80 
Primary reporting skew groups after update timingGraph:
  skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
Skew group summary after update timingGraph:
  skew_group 1MHz_CLK/ConstraintMode_BC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
  skew_group 1MHz_CLK/ConstraintMode_WC: insertion delay [min=47.123, max=47.128, avg=47.125, sd=0.002], skew [0.005 vs 0.105], 100% {47.123, 47.128} (wid=25.128 ws=0.002) (gid=22.000 gs=0.004)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.3)
Runtime done. (took cpu=0:01:50 real=0:01:58)
Runtime Summary
===============
Clock Runtime:  (83%) Core CTS          98.48 (Init 2.05, Construction 1.77, Implementation 89.74, eGRPC 2.19, PostConditioning 1.61, Other 1.11)
Clock Runtime:  (14%) CTS services      16.88 (RefinePlace 1.10, EarlyGlobalClock 1.12, NanoRoute 14.26, ExtractRC 0.41, TimingAnalysis 0.00)
Clock Runtime:   (1%) Other CTS          2.22 (Init 0.37, CongRepair/EGR-DP 0.65, TimingUpdate 1.19, Other 0.00)
Clock Runtime: (100%) Total            117.58

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1295.0M, totSessionCpu=0:02:57 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:57.5/0:05:35.1 (0.5), mem = 1526.0M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1328.2M, totSessionCpu=0:02:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1544.0M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1768.45)
Total number of fetched objects 2193
Total number of fetched objects 2193
End delay calculation. (MEM=1772.45 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1772.45 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:02 mem=1772.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.579 | 899.180 | 699.579 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |     9 (485)      |   -1.081   |     10 (492)     |
|   max_fanout   |     20 (20)      |     0      |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.369%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1467.3M, totSessionCpu=0:03:02 **
*** InitOpt #1 [finish] : cpu/real = 0:00:04.9/0:00:05.2 (1.0), totSession cpu/real = 0:03:02.4/0:05:40.3 (0.5), mem = 1687.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:02.7/0:05:40.7 (0.5), mem = 1687.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:02.7/0:05:40.7 (0.5), mem = 1687.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1687.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1687.7M) ***
*** Starting optimizing excluded clock nets MEM= 1687.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1687.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:03:02.8/0:05:40.8 (0.5), mem = 1687.7M
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:03:03.2/0:05:41.3 (0.5), mem = 1687.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:03:03.3/0:05:41.4 (0.5), mem = 1703.9M
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    26|   878|    -1.14|     4|     8|    -0.00|    20|    20|     0|     0|   699.58|     0.00|       0|       0|       0| 29.37%|          |         |
|     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|      22|       0|      12| 29.51%| 0:00:01.0|  1864.5M|
|     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%| 0:00:00.0|  1864.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1864.5M) ***

*** Starting refinePlace (0:03:06 mem=1815.5M) ***
Total net bbox length = 4.250e+04 (2.184e+04 2.066e+04) (ext = 1.968e+02)
Move report: Detail placement moves 32 insts, mean move: 1.34 um, max move: 5.13 um 
	Max move on inst (g30583__3680): (106.80, 101.84) --> (106.80, 96.71)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1819.6MB
Summary Report:
Instances move: 32 (out of 1997 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 5.13 um (Instance: g30583__3680) (106.8, 101.84) -> (106.8, 96.71)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
Total net bbox length = 4.252e+04 (2.184e+04 2.067e+04) (ext = 1.968e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1819.6MB
*** Finished refinePlace (0:03:06 mem=1819.6M) ***
*** maximum move = 5.13 um ***
*** Finished re-routing un-routed nets (1816.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1816.6M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:02.7/0:00:02.9 (0.9), totSession cpu/real = 0:03:06.0/0:05:44.3 (0.5), mem = 1730.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1487.3M, totSessionCpu=0:03:06 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:06.1/0:05:44.4 (0.5), mem = 1768.6M
*info: 184 clock nets excluded
*info: 10 multi-driver nets excluded.
*info: 18 no-driver nets excluded.
*info: 184 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|   0.000|   0.000|   29.51%|   0:00:00.0| 1787.7M|AnalysisView_WC|       NA| NA                                           |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:03:07.6/0:05:46.0 (0.5), mem = 1728.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:03:07.7/0:05:46.2 (0.5), mem = 1724.6M
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%|          |         |
|     1|     7|    -0.99|     4|     8|    -0.00|    26|    26|     0|     0|   699.71|     0.00|       0|       0|       0| 29.51%| 0:00:00.0|  1811.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1811.5M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:03:08.9/0:05:47.4 (0.5), mem = 1731.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1731.4M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.713 | 899.435 | 699.713 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     26 (26)      |     0      |     33 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.512%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1489.1M, totSessionCpu=0:03:09 **

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:03:09.5/0:05:48.1 (0.5), mem = 1783.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 29.51
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   29.51%|        -|   0.000|   0.000|   0:00:00.0| 1789.0M|
|   29.30%|       69|   0.000|   0.000|   0:00:03.0| 1926.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 29.30
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:03:13.7/0:05:52.4 (0.5), mem = 1926.0M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1754.96M, totSessionCpu=0:03:14).
Info: 184 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:03:13.9/0:05:52.6 (0.5), mem = 1812.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 29.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   29.30%|        -|   0.083|   0.000|   0:00:00.0| 1812.2M|
|   29.30%|        0|   0.083|   0.000|   0:00:00.0| 1812.2M|
|   29.30%|        0|   0.083|   0.000|   0:00:00.0| 1812.2M|
|   29.30%|        0|   0.083|   0.000|   0:00:01.0| 1812.2M|
|   27.67%|      350|   0.083|   0.000|   0:00:01.0| 1835.8M|
|   27.49%|       43|   0.083|   0.000|   0:00:01.0| 1835.8M|
|   27.48%|        4|   0.083|   0.000|   0:00:00.0| 1835.8M|
|   27.48%|        0|   0.083|   0.000|   0:00:00.0| 1835.8M|
|   27.48%|        0|   0.083|   0.000|   0:00:00.0| 1835.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 27.48
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:17 mem=1835.8M) ***
Total net bbox length = 4.246e+04 (2.181e+04 2.065e+04) (ext = 1.978e+02)
Move report: Detail placement moves 43 insts, mean move: 0.79 um, max move: 3.62 um 
	Max move on inst (FE_OFC52_n_1017): (70.60, 122.36) --> (70.80, 118.94)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1838.9MB
Summary Report:
Instances move: 43 (out of 1990 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 3.62 um (Instance: FE_OFC52_n_1017) (70.6, 122.36) -> (70.8, 118.94)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
Total net bbox length = 4.247e+04 (2.183e+04 2.065e+04) (ext = 1.978e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1838.9MB
*** Finished refinePlace (0:03:17 mem=1838.9M) ***
*** maximum move = 3.62 um ***
*** Finished re-routing un-routed nets (1835.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1835.9M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:03.4/0:00:03.6 (0.9), totSession cpu/real = 0:03:17.3/0:05:56.2 (0.6), mem = 1835.9M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1754.77M, totSessionCpu=0:03:17).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:17 mem=1754.8M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 7.6773188402876258
Move report: Detail placement moves 720 insts, mean move: 2.62 um, max move: 28.50 um 
	Max move on inst (FE_OFC17_n_239): (103.60, 118.94) --> (115.00, 101.84)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1758.8MB
Summary Report:
Instances move: 720 (out of 1990 movable)
Instances flipped: 0
Mean displacement: 2.62 um
Max displacement: 28.50 um (Instance: FE_OFC17_n_239) (103.6, 118.94) -> (115, 101.84)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1758.8MB
*** Finished refinePlace (0:03:20 mem=1758.8M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[NR-eGR] Read 2181 nets ( ignored 180 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1997
[NR-eGR] Rule id: 1  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[NR-eGR] Layer group 2: route 1997 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.065004e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        19( 0.18%)   ( 0.18%) 
[NR-eGR]  Metal4 ( 4)        27( 0.26%)   ( 0.26%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        46( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8352 
[NR-eGR]  Metal2   (2V)         12920  11572 
[NR-eGR]  Metal3   (3H)         21113   2431 
[NR-eGR]  Metal4   (4V)         11106   1187 
[NR-eGR]  Metal5   (5H)          4104    293 
[NR-eGR]  Metal6   (6V)           859      2 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50102  23837 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 41993um
[NR-eGR] Total length: 50102um, number of vias: 23837
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1454um, number of vias: 1336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.35 sec, Curr Mem: 1706.82 MB )
Extraction called for design 'mcs4' of instances=2173 and nets=2231 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1706.824M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:03:20.3/0:05:59.4 (0.6), mem = 1725.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:03:20.3/0:05:59.5 (0.6), mem = 1725.9M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1715.9)
Total number of fetched objects 2208
Total number of fetched objects 2208
End delay calculation. (MEM=1748.85 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1748.85 CPU=0:00:01.0 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:03:21.7/0:06:00.8 (0.6), mem = 1748.9M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|   188|    -1.01|     4|     8|    -0.00|    26|    26|     0|     0|   699.70|     0.00|       0|       0|       0| 27.48%|          |         |
|     1|     7|    -1.01|     4|     8|    -0.00|    27|    27|     0|     0|   699.70|     0.00|       1|       0|       3| 27.49%| 0:00:00.0|  1830.4M|
|     1|     7|    -1.01|     4|     8|    -0.00|    27|    27|     0|     0|   699.70|     0.00|       0|       0|       0| 27.49%| 0:00:00.0|  1830.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1830.4M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (0.9), totSession cpu/real = 0:03:22.3/0:06:01.6 (0.6), mem = 1744.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:22 mem=1744.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 46.466%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1744.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 4 insts, mean move: 0.63 um, max move: 1.71 um 
	Max move on inst (FE_OFC88_FE_OFN17_n_239): (61.40, 144.59) --> (61.40, 146.30)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1747.3MB
Summary Report:
Instances move: 4 (out of 1991 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 1.71 um (Instance: FE_OFC88_FE_OFN17_n_239) (61.4, 144.59) -> (61.4, 146.3)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1747.3MB
*** Finished refinePlace (0:03:23 mem=1747.3M) ***
Register exp ratio and priority group on 0 nets on 2205 nets : 

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mcs4' of instances=2174 and nets=2232 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1699.480M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1711.29)
Total number of fetched objects 2209
Total number of fetched objects 2209
End delay calculation. (MEM=1758.79 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1758.79 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:24 mem=1758.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1505.4M, totSessionCpu=0:03:24 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.696 | 899.432 | 699.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:33, mem = 1506.2M, totSessionCpu=0:03:26 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 3 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:19.4/0:02:30.3 (0.9), totSession cpu/real = 0:03:26.4/0:06:07.5 (0.6), mem = 1729.2M
#% End ccopt_design (date=05/14 04:11:41, total cpu=0:02:19, real=0:02:30, peak res=1597.4M, current mem=1395.2M)
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> zoomBox 49.94250 173.45100 152.61850 56.67150
<CMD> zoomBox 100.00000 162.86550 125.60950 134.86600
<CMD> zoomBox 109.79600 154.67850 119.17000 146.28700
invalid command name "hola"
# puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
*** timeDesign #3 [begin] : totSession cpu/real = 0:03:31.3/0:07:48.7 (0.5), mem = 1627.3M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1623.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2171  Num Prerouted Wires = 29139
[NR-eGR] Read 2182 nets ( ignored 2171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.711400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         9( 0.09%)         1( 0.01%)   ( 0.10%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8354 
[NR-eGR]  Metal2   (2V)         12932  11579 
[NR-eGR]  Metal3   (3H)         21098   2424 
[NR-eGR]  Metal4   (4V)         11098   1180 
[NR-eGR]  Metal5   (5H)          4108    297 
[NR-eGR]  Metal6   (6V)           862      2 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50099  23836 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42068um
[NR-eGR] Total length: 50099um, number of vias: 23836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.56 sec, Curr Mem: 1605.26 MB )
Extraction called for design 'mcs4' of instances=2174 and nets=2232 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1584.258M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1597.07)
Total number of fetched objects 2209
Total number of fetched objects 2209
End delay calculation. (MEM=1658.55 CPU=0:00:01.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1658.55 CPU=0:00:01.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:03:34 mem=1658.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.697 | 899.424 | 699.697 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.16 sec
Total Real time: 27.0 sec
Total Memory Usage: 1628.96875 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:05.2/0:00:26.7 (0.2), totSession cpu/real = 0:03:36.5/0:08:15.3 (0.4), mem = 1629.0M
# timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:03:36.5/0:08:15.4 (0.4), mem = 1629.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1591.0M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1601.26)
Total number of fetched objects 2209
Total number of fetched objects 2209
End delay calculation. (MEM=1658.22 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1658.22 CPU=0:00:01.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:04.0 totSessionCpu=0:03:38 mem=1658.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.041  |
|           TNS (ns):|-35826.7 |-35826.7 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 27.485%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.15 sec
Total Real time: 11.0 sec
Total Memory Usage: 1582.203125 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:05.1/0:00:11.3 (0.5), totSession cpu/real = 0:03:41.7/0:08:26.7 (0.4), mem = 1582.2M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> fit
<CMD> zoomBox 11.58050 75.28850 50.78900 30.43850
<CMD> fit
<CMD> zoomBox -9.01100 91.36700 3.96450 82.90450
<CMD> zoomBox 0.45600 88.56250 0.42250 88.36100
<CMD> zoomBox 0.46950 88.47700 0.48200 88.47100
<CMD> fit
<CMD> zoomBox -1.11300 89.67450 0.57950 85.44350
<CMD> zoomBox -0.39350 87.88700 0.54650 87.52200
<CMD> selectPhyPin 0.0000 87.6450 0.2500 87.7250 3 {io_pad[5]}
<CMD> zoomBox -0.31700 87.34550 0.48200 88.05250
<CMD> zoomBox 0.11600 87.70950 0.16450 87.65050
<CMD> zoomBox 0.13850 87.68200 0.14500 87.67700
invalid command name "resujme"
# report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1590.52)
Total number of fetched objects 2209
Total number of fetched objects 2209
End delay calculation. (MEM=1665.28 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1665.28 CPU=0:00:01.5 REAL=0:00:03.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.7 real=0:00:03.1)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
Updating latch analysis done.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.2)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
# report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
# puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
# setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
# optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1403.6M, totSessionCpu=0:03:47 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTSdrv
setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:03:47.3/0:10:02.0 (0.4), mem = 1627.3M
*** InitOpt #2 [begin] : totSession cpu/real = 0:03:47.3/0:10:02.0 (0.4), mem = 1627.3M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1411.6M, totSessionCpu=0:03:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1641.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.697 | 899.424 | 699.697 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     27 (27)      |     0      |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.485%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1406.6M, totSessionCpu=0:03:50 **
*** InitOpt #2 [finish] : cpu/real = 0:00:02.4/0:00:03.8 (0.6), totSession cpu/real = 0:03:49.7/0:10:05.8 (0.4), mem = 1639.5M
OPTC: m1 20.0 20.0
*** Starting optimizing excluded clock nets MEM= 1639.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1639.5M) ***
*** Starting optimizing excluded clock nets MEM= 1639.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1639.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:03:50.1/0:10:06.7 (0.4), mem = 1639.5M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:02.0/0:00:03.5 (0.6), totSession cpu/real = 0:03:52.1/0:10:10.2 (0.4), mem = 1753.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #6 [begin] : totSession cpu/real = 0:03:52.1/0:10:10.2 (0.4), mem = 1753.3M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 10 non-ignored multi-driver nets.
*       : 10 unbuffered.
*       : 10 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 1 targeted for DRV fix; 1 buffered.
*       : buffered 1 multi-driver nets total:
*       : used 1 buffers of type 'CLKBUFX2'.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=1810.6M) ***

*** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1899.8M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.9/0:00:01.9 (0.5), totSession cpu/real = 0:03:53.0/0:10:12.1 (0.4), mem = 1855.2M
End: Processing multi-driver nets
*** DrvOpt #7 [begin] : totSession cpu/real = 0:03:53.0/0:10:12.1 (0.4), mem = 1855.2M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.97|     4|     8|    -0.00|    27|    54|     0|     0|   699.70|     0.00|       0|       0|       0| 27.49%|          |         |
|     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|      45|      18|      27| 27.71%| 0:00:02.0|  1874.3M|
|     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1874.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=1874.3M) ***

*** Starting refinePlace (0:03:55 mem=1868.3M) ***
Total net bbox length = 4.334e+04 (2.233e+04 2.101e+04) (ext = 1.858e+02)
Move report: Detail placement moves 93 insts, mean move: 1.07 um, max move: 3.82 um 
	Max move on inst (postCTSdrvFE_OFC147_n_244): (116.60, 120.65) --> (116.20, 117.23)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1874.3MB
Summary Report:
Instances move: 93 (out of 2055 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 3.82 um (Instance: postCTSdrvFE_OFC147_n_244) (116.6, 120.65) -> (116.2, 117.23)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 4.338e+04 (2.236e+04 2.102e+04) (ext = 1.858e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1874.3MB
*** Finished refinePlace (0:03:55 mem=1874.3M) ***
*** maximum move = 3.82 um ***
*** Finished re-routing un-routed nets (1871.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1871.3M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:02.3/0:00:05.1 (0.5), totSession cpu/real = 0:03:55.4/0:10:17.2 (0.4), mem = 1788.2M
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[NR-eGR] Read 2246 nets ( ignored 180 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2062
[NR-eGR] Rule id: 1  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[NR-eGR] Layer group 2: route 2062 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.077829e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        19( 0.18%)   ( 0.18%) 
[NR-eGR]  Metal4 ( 4)        28( 0.27%)   ( 0.27%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        47( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8482 
[NR-eGR]  Metal2   (2V)         12792  11734 
[NR-eGR]  Metal3   (3H)         21151   2462 
[NR-eGR]  Metal4   (4V)         11238   1198 
[NR-eGR]  Metal5   (5H)          4126    288 
[NR-eGR]  Metal6   (6V)           914      4 
[NR-eGR]  Metal7   (7H)            32      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50253  24168 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43382um
[NR-eGR] Total length: 50253um, number of vias: 24168
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1458um, number of vias: 1345
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 1.02 sec, Curr Mem: 1750.24 MB )
GigaOpt: Cleaning up extraction
Extraction called for design 'mcs4' of instances=2238 and nets=2296 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1750.242M)
GigaOpt: Cleaning up delay & timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1758.53)
Total number of fetched objects 2273
Total number of fetched objects 2273
End delay calculation. (MEM=1798.75 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1798.75 CPU=0:00:01.1 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
*** DrvOpt #8 [begin] : totSession cpu/real = 0:03:57.3/0:10:20.8 (0.4), mem = 1798.8M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1872.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1872.7M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:00.7/0:00:01.5 (0.5), totSession cpu/real = 0:03:58.1/0:10:22.3 (0.4), mem = 1789.6M
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------------
     Summary (cpu=0.13min real=0.27min mem=1789.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1533.9M, totSessionCpu=0:03:58 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:21, mem = 1533.9M, totSessionCpu=0:03:58 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:42, mem = 1533.9M, totSessionCpu=0:04:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:14.5/0:00:42.3 (0.3), totSession cpu/real = 0:04:01.8/0:10:44.3 (0.4), mem = 1789.9M
# timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
*** timeDesign #5 [begin] : totSession cpu/real = 0:04:01.8/0:10:44.4 (0.4), mem = 1789.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1691.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.48 sec
Total Real time: 23.0 sec
Total Memory Usage: 1692.113281 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:03.5/0:00:22.9 (0.2), totSession cpu/real = 0:04:05.3/0:11:07.3 (0.4), mem = 1692.1M
# timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
*** timeDesign #6 [begin] : totSession cpu/real = 0:04:05.3/0:11:07.3 (0.4), mem = 1692.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1656.1M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1666.4)
Total number of fetched objects 2273
Total number of fetched objects 2273
End delay calculation. (MEM=1707.36 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1707.36 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:04:07 mem=1707.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.036  |
|           TNS (ns):|-35808.3 |-35808.3 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.23 sec
Total Real time: 8.0 sec
Total Memory Usage: 1625.34375 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:05.2/0:00:08.0 (0.7), totSession cpu/real = 0:04:10.5/0:11:15.3 (0.4), mem = 1625.3M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> deselectAll
<CMD> selectPhyPin 0.0000 87.6450 0.2500 87.7250 3 {io_pad[5]}
<CMD> fit
# puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
# optDesign -postCTS
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1372.6M, totSessionCpu=0:04:13 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTSsetup
setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:04:13.2/0:12:51.8 (0.3), mem = 1639.7M
*** InitOpt #3 [begin] : totSession cpu/real = 0:04:13.2/0:12:51.8 (0.3), mem = 1639.7M
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1404.5M, totSessionCpu=0:04:15 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1653.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1874.56)
Total number of fetched objects 2273
Total number of fetched objects 2273
End delay calculation. (MEM=1878.56 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1878.56 CPU=0:00:01.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:05.0 totSessionCpu=0:04:18 mem=1878.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 1541.3M, totSessionCpu=0:04:19 **
*** InitOpt #3 [finish] : cpu/real = 0:00:05.4/0:00:12.1 (0.5), totSession cpu/real = 0:04:18.6/0:13:03.8 (0.3), mem = 1791.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:04:19.0/0:13:04.5 (0.3), mem = 1791.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:04:19.0/0:13:04.5 (0.3), mem = 1791.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1791.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1791.8M) ***
*** Starting optimizing excluded clock nets MEM= 1791.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1791.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:04:19.0/0:13:04.6 (0.3), mem = 1791.8M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.8 (0.8), totSession cpu/real = 0:04:19.7/0:13:05.4 (0.3), mem = 1792.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:04:19.8/0:13:05.7 (0.3), mem = 1808.0M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1889.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1889.8M) ***

*** DrvOpt #10 [finish] : cpu/real = 0:00:01.9/0:00:04.1 (0.5), totSession cpu/real = 0:04:21.7/0:13:09.8 (0.3), mem = 1808.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:18, mem = 1542.5M, totSessionCpu=0:04:22 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:04:21.8/0:13:10.0 (0.3), mem = 1846.9M
*info: 184 clock nets excluded
*info: 10 multi-driver nets excluded.
*info: 18 no-driver nets excluded.
*info: 180 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|   0.000|   0.000|   27.71%|   0:00:00.0| 1885.1M|AnalysisView_WC|       NA| NA                                           |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1885.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1885.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:03.1 (0.7), totSession cpu/real = 0:04:23.8/0:13:13.1 (0.3), mem = 1812.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:04:24.0/0:13:13.5 (0.3), mem = 1808.0M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%|          |         |
|     1|     6|    -0.96|     4|     8|    -0.00|     0|     0|     0|     0|   699.57|     0.00|       0|       0|       0| 27.71%| 0:00:00.0|  1896.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1896.8M) ***

*** DrvOpt #11 [finish] : cpu/real = 0:00:01.7/0:00:02.2 (0.7), totSession cpu/real = 0:04:25.7/0:13:15.7 (0.3), mem = 1816.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1816.8M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.569 | 899.314 | 699.569 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.715%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:24, mem = 1548.3M, totSessionCpu=0:04:26 **
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:04:26.3/0:13:16.7 (0.3), mem = 1868.3M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 27.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   27.71%|        -|   0.000|   0.000|   0:00:00.0| 1874.3M|
|   27.69%|        7|   0.000|   0.000|   0:00:03.0| 1964.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 27.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:04:30.0/0:13:20.3 (0.3), mem = 1964.2M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1839.13M, totSessionCpu=0:04:30).
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:04:30.1/0:13:20.5 (0.3), mem = 1896.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 27.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   27.69%|        -|   0.083|   0.000|   0:00:00.0| 1896.4M|
|   27.69%|        0|   0.083|   0.000|   0:00:00.0| 1896.4M|
|   27.69%|        0|   0.083|   0.000|   0:00:00.0| 1896.4M|
|   27.68%|        3|   0.083|   0.000|   0:00:01.0| 1922.0M|
|   27.57%|       25|   0.083|   0.000|   0:00:00.0| 1922.0M|
|   27.57%|        1|   0.083|   0.000|   0:00:00.0| 1922.0M|
|   27.57%|        0|   0.083|   0.000|   0:00:00.0| 1922.0M|
|   27.57%|        0|   0.083|   0.000|   0:00:00.0| 1922.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 27.57
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:04:31 mem=1922.0M) ***
Total net bbox length = 4.338e+04 (2.238e+04 2.100e+04) (ext = 1.848e+02)
Move report: Detail placement moves 6 insts, mean move: 1.07 um, max move: 3.62 um 
	Max move on inst (postCTSsetupFE_OFC152_OFN19_n_244): (116.40, 120.65) --> (116.20, 117.23)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1925.0MB
Summary Report:
Instances move: 6 (out of 2051 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 3.62 um (Instance: postCTSsetupFE_OFC152_OFN19_n_244) (116.4, 120.65) -> (116.2, 117.23)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 4.339e+04 (2.238e+04 2.101e+04) (ext = 1.848e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1925.0MB
*** Finished refinePlace (0:04:31 mem=1925.0M) ***
*** maximum move = 3.62 um ***
*** Finished re-routing un-routed nets (1922.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1922.0M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.5 (0.9), totSession cpu/real = 0:04:31.4/0:13:22.0 (0.3), mem = 1922.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1841.95M, totSessionCpu=0:04:31).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:04:31 mem=1841.9M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 7.6777585549280047
Move report: Detail placement moves 397 insts, mean move: 2.80 um, max move: 33.84 um 
	Max move on inst (postCTSdrvFE_OFC121_n_243): (44.80, 93.29) --> (71.80, 86.45)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1845.0MB
Summary Report:
Instances move: 397 (out of 2051 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 33.84 um (Instance: postCTSdrvFE_OFC121_n_243) (44.8, 93.29) -> (71.8, 86.45)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1845.0MB
*** Finished refinePlace (0:04:33 mem=1845.0M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[NR-eGR] Read 2242 nets ( ignored 180 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2058
[NR-eGR] Rule id: 1  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[NR-eGR] Layer group 2: route 2058 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.057309e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        20( 0.19%)   ( 0.19%) 
[NR-eGR]  Metal4 ( 4)        28( 0.27%)   ( 0.27%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        48( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8474 
[NR-eGR]  Metal2   (2V)         12841  11699 
[NR-eGR]  Metal3   (3H)         21173   2476 
[NR-eGR]  Metal4   (4V)         11289   1182 
[NR-eGR]  Metal5   (5H)          4059    272 
[NR-eGR]  Metal6   (6V)           713      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50075  24103 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43175um
[NR-eGR] Total length: 50075um, number of vias: 24103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1456um, number of vias: 1341
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.43 sec, Curr Mem: 1806.00 MB )
Extraction called for design 'mcs4' of instances=2234 and nets=2292 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1805.996M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:04:33.7/0:13:24.6 (0.3), mem = 1825.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:04:33.7/0:13:24.6 (0.3), mem = 1825.1M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1815.07)
Total number of fetched objects 2269
Total number of fetched objects 2269
End delay calculation. (MEM=1851.51 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1851.51 CPU=0:00:01.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:04:35.2/0:13:26.3 (0.3), mem = 1851.5M
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     9|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.57%|          |         |
|     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       1|       0|       0| 27.58%| 0:00:00.0|  1920.9M|
|     1|     6|    -0.97|     4|     8|    -0.00|     0|     0|     0|     0|   699.58|     0.00|       0|       0|       0| 27.58%| 0:00:00.0|  1920.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        184 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1920.9M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:04:36.1/0:13:27.6 (0.3), mem = 1835.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:36 mem=1835.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 46.480%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1835.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (g24838__5122): (66.60, 112.10) --> (66.40, 112.10)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1835.9MB
Summary Report:
Instances move: 2 (out of 2052 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: g24838__5122) (66.6, 112.1) -> (66.4, 112.1)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1835.9MB
*** Finished refinePlace (0:04:36 mem=1835.9M) ***
Register exp ratio and priority group on 0 nets on 2266 nets : 

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mcs4' of instances=2235 and nets=2293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1802.004M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1810.29)
Total number of fetched objects 2270
Total number of fetched objects 2270
End delay calculation. (MEM=1851.25 CPU=0:00:01.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1851.25 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:04:38 mem=1851.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:25, real = 0:00:39, mem = 1559.3M, totSessionCpu=0:04:38 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.580 | 899.313 | 699.580 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:52, mem = 1560.0M, totSessionCpu=0:04:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:28.1/0:00:52.5 (0.5), totSession cpu/real = 0:04:41.3/0:13:44.3 (0.3), mem = 1822.7M
# timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
*** timeDesign #7 [begin] : totSession cpu/real = 0:04:41.3/0:13:44.4 (0.3), mem = 1822.7M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1726.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2237  Num Prerouted Wires = 29822
[NR-eGR] Read 2243 nets ( ignored 2237 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.265400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)        10( 0.10%)         1( 0.01%)   ( 0.11%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        10( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8476 
[NR-eGR]  Metal2   (2V)         12842  11706 
[NR-eGR]  Metal3   (3H)         21177   2475 
[NR-eGR]  Metal4   (4V)         11288   1179 
[NR-eGR]  Metal5   (5H)          4055    272 
[NR-eGR]  Metal6   (6V)           713      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        50076  24108 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43177um
[NR-eGR] Total length: 50076um, number of vias: 24108
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.32 sec, Curr Mem: 1708.67 MB )
Extraction called for design 'mcs4' of instances=2235 and nets=2293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1690.672M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1700.97)
Total number of fetched objects 2270
Total number of fetched objects 2270
End delay calculation. (MEM=1757.93 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1757.93 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:43 mem=1757.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.581 | 899.307 | 699.581 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.97 sec
Total Real time: 5.0 sec
Total Memory Usage: 1725.34375 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:04.0/0:00:05.8 (0.7), totSession cpu/real = 0:04:45.3/0:13:50.1 (0.3), mem = 1725.3M
# timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
*** timeDesign #8 [begin] : totSession cpu/real = 0:04:45.3/0:13:50.2 (0.3), mem = 1725.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1691.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1701.63)
Total number of fetched objects 2270
Total number of fetched objects 2270
End delay calculation. (MEM=1758.59 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1758.59 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:47 mem=1758.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.034  |
|           TNS (ns):|-35807.9 |-35807.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 27.578%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.68 sec
Total Real time: 4.0 sec
Total Memory Usage: 1678.578125 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:03.7/0:00:03.9 (0.9), totSession cpu/real = 0:04:49.0/0:13:54.1 (0.3), mem = 1678.6M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> saveDesign mcs4_before_hold_fix
#% Begin save design ... (date=05/14 04:20:08, mem=1401.6M)
% Begin Save ccopt configuration ... (date=05/14 04:20:08, mem=1401.6M)
% End Save ccopt configuration ... (date=05/14 04:20:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1402.5M, current mem=1402.5M)
% Begin Save netlist data ... (date=05/14 04:20:08, mem=1402.5M)
Writing Binary DB to mcs4_before_hold_fix.dat/mcs4.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/14 04:20:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.6M, current mem=1402.6M)
Saving symbol-table file ...
Saving congestion map file mcs4_before_hold_fix.dat/mcs4.route.congmap.gz ...
% Begin Save AAE data ... (date=05/14 04:20:09, mem=1402.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/14 04:20:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
Saving preference file mcs4_before_hold_fix.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/14 04:20:10, mem=1403.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/14 04:20:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.6M, current mem=1403.6M)
Saving PG file mcs4_before_hold_fix.dat/mcs4.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed May 14 04:20:10 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1679.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/14 04:20:10, mem=1403.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/14 04:20:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.7M, current mem=1403.7M)
% Begin Save routing data ... (date=05/14 04:20:10, mem=1403.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1679.2M) ***
% End Save routing data ... (date=05/14 04:20:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1403.9M, current mem=1403.9M)
Saving property file mcs4_before_hold_fix.dat/mcs4.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1682.2M) ***
#Saving pin access data to file mcs4_before_hold_fix.dat/mcs4.apa ...
#
Saving preRoute extracted patterns in file 'mcs4_before_hold_fix.dat/mcs4.techData.gz' ...
Saving preRoute extraction data in directory 'mcs4_before_hold_fix.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/14 04:20:12, mem=1407.1M)
% End Save power constraints data ... (date=05/14 04:20:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
Generated self-contained design mcs4_before_hold_fix.dat
#% End save design ... (date=05/14 04:20:13, total cpu=0:00:01.5, real=0:00:05.0, peak res=1410.1M, current mem=1410.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ctd_win -side none -id ctd_window
# puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
# optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1416.3M, totSessionCpu=0:05:07 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTShold
setOptMode -autoSetupViews                          { AnalysisView_BC AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_BC AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:05:07.6/0:15:33.3 (0.3), mem = 1767.9M
*** InitOpt #4 [begin] : totSession cpu/real = 0:05:07.6/0:15:33.3 (0.3), mem = 1767.9M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1450.9M, totSessionCpu=0:05:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1768.9M)
Compute RC Scale Done ...
*** InitOpt #4 [finish] : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:05:09.9/0:15:35.7 (0.3), mem = 1993.3M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:11 mem=1883.3M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:05:10.9/0:15:36.8 (0.3), mem = 1883.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1883.34)
Total number of fetched objects 2270
Total number of fetched objects 2270
End delay calculation. (MEM=1919.03 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1919.03 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:13 mem=1919.0M)

Active hold views:
 AnalysisView_BC
  Dominating endpoints: 1795
  Dominating TNS: -35807.928

Done building cte hold timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:05:13 mem=1950.3M ***
Done building hold timer [6887 node(s), 8754 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:05:13 mem=1950.3M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1930.29)
Total number of fetched objects 2270
Total number of fetched objects 2270
End delay calculation. (MEM=1930.08 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1930.08 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:15 mem=1930.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:05:15 mem=1930.1M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AnalysisView_WC AnalysisView_BC

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 699.581 | 899.307 | 699.581 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.021 | -20.021 | 45.034  |
|           TNS (ns):|-35807.9 |-35807.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.578%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1604.6M, totSessionCpu=0:05:16 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:05.5/0:00:06.4 (0.9), totSession cpu/real = 0:05:16.4/0:15:43.2 (0.3), mem = 1910.2M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:05:16.4/0:15:43.2 (0.3), mem = 1910.2M
*info: Run optDesign holdfix with 1 thread.
Info: 180 nets with fixed/cover wires excluded.
Info: 184 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.6 real=0:00:07.0 totSessionCpu=0:05:17 mem=1967.4M density=27.578% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
|   1| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0| -20.021|-35807.93|    1795|          0|       0(     0)|   27.58%|   0:00:00.0|  1993.4M|
|   1| -20.013|-35630.81|    1795|        708|       0(     0)|   51.94%|   0:00:09.0|  2047.7M|
|   2| -20.013|-35466.73|    1795|        643|       0(     0)|   73.67%|   0:00:09.0|  2050.8M|
|   3| -20.013|-35391.07|    1795|        357|       0(     0)|   82.53%|   0:00:09.0|  2052.3M|
|   4| -20.013|-35348.46|    1795|        422|       0(     0)|   88.16%|   0:00:09.0|  2052.3M|
|   5| -20.013|-35316.96|    1795|        323|       0(     0)|   91.47%|   0:00:08.0|  2054.8M|
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   6| -20.013|-35291.63|    1795|        593|       0(     0)|   95.01%|   0:00:08.0|  2057.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 3046 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4643 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because it is multi driver net.
*info:     9 net(s): Could not be fixed because of no legal loc.
*info:     4 net(s): Could not be fixed because of DRV degradation.
*info:     7 net(s): Could not be fixed because of hold slack degradation.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:51.1 real=0:01:00.0 totSessionCpu=0:06:02 mem=2065.3M density=95.005% ***

*info:
*info: Added a total of 3046 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          797 cells of type 'CLKBUFX2' used
*info:            8 cells of type 'CLKBUFX4' used
*info:          499 cells of type 'DLY1X1' used
*info:          144 cells of type 'DLY2X1' used
*info:           13 cells of type 'DLY2X4' used
*info:           93 cells of type 'DLY3X1' used
*info:         1492 cells of type 'DLY4X1' used

*** Starting refinePlace (0:06:02 mem=2054.3M) ***
Total net bbox length = 2.247e+05 (1.212e+05 1.035e+05) (ext = 2.033e+02)
Move report: Detail placement moves 34 insts, mean move: 4.32 um, max move: 30.81 um 
	Max move on inst (postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0): (36.40, 139.46) --> (48.40, 120.65)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2058.4MB
Summary Report:
Instances move: 34 (out of 5098 movable)
Instances flipped: 0
Mean displacement: 4.32 um
Max displacement: 30.81 um (Instance: postCTSholdFE_PHC800_ram_0_ram2_ram_array_7_0) (36.4, 139.46) -> (48.4, 120.65)
	Length: 29 sites, height: 1 rows, site name: CoreSite, cell type: DLY4X1
Total net bbox length = 2.248e+05 (1.212e+05 1.035e+05) (ext = 2.033e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2058.4MB
*** Finished refinePlace (0:06:03 mem=2058.4M) ***
*** maximum move = 30.81 um ***
*** Finished re-routing un-routed nets (2055.4M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2055.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:52.1 real=0:01:02 totSessionCpu=0:06:03 mem=2065.4M density=95.005%) ***
**INFO: total 4622 insts, 4643 nets marked don't touch
**INFO: total 4622 insts, 4643 nets marked don't touch DB property
**INFO: total 4622 insts, 4643 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:46.7/0:00:55.1 (0.8), totSession cpu/real = 0:06:03.0/0:16:38.4 (0.4), mem = 1967.3M
*** Steiner Routed Nets: 72.585%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 1 => 1, max_cap 14 => 14 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02085
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 902 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 902
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 180  Num Prerouted Wires = 2186
[NR-eGR] Read 5289 nets ( ignored 180 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5105
[NR-eGR] Rule id: 1  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.368000e+03um
[NR-eGR] Layer group 2: route 5105 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.123598e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        43( 0.42%)         1( 0.01%)   ( 0.43%) 
[NR-eGR]  Metal4 ( 4)        63( 0.61%)         2( 0.02%)   ( 0.62%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       106( 0.10%)         3( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.81 sec, Curr Mem: 2003.46 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:57, real = 0:01:08, mem = 1568.5M, totSessionCpu=0:06:04 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1920.77)
Total number of fetched objects 5316
End delay calculation. (MEM=1960.98 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1960.98 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:06:06 mem=1961.0M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1899.98)
Total number of fetched objects 5316
Total number of fetched objects 5316
End delay calculation. (MEM=1962.68 CPU=0:00:01.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1962.68 CPU=0:00:02.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:05.0 totSessionCpu=0:06:12 mem=1962.7M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.042 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.013 | -20.013 | 179.990 |
|           TNS (ns):|-35283.9 |-35283.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:40, mem = 1627.6M, totSessionCpu=0:06:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:01:08.3/0:01:39.6 (0.7), totSession cpu/real = 0:06:15.8/0:17:12.9 (0.4), mem = 1940.1M
# timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #9 [begin] : totSession cpu/real = 0:06:15.8/0:17:12.9 (0.4), mem = 1940.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1850.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 698.989 | 898.042 | 698.989 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.44 sec
Total Real time: 7.0 sec
Total Memory Usage: 1850.25 Mbytes
*** timeDesign #9 [finish] : cpu/real = 0:00:03.4/0:00:06.3 (0.5), totSession cpu/real = 0:06:19.3/0:17:19.2 (0.4), mem = 1850.2M
# timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #10 [begin] : totSession cpu/real = 0:06:19.3/0:17:19.2 (0.4), mem = 1850.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1815.2M)

Optimization is working on the following views:
  Setup views:  AnalysisView_BC AnalysisView_WC
  Hold  views: AnalysisView_BC 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1825.54)
Total number of fetched objects 5316
End delay calculation. (MEM=1882.5 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1882.5 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:21 mem=1882.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -20.013 | -20.013 | 179.990 |
|           TNS (ns):|-35283.9 |-35283.9 |  0.000  |
|    Violating Paths:|  1795   |  1795   |    0    |
|          All Paths:|  1815   |  1795   |   683   |
+--------------------+---------+---------+---------+

Density: 95.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
Reported timing to dir ./timingReports
Total CPU time: 3.64 sec
Total Real time: 3.0 sec
Total Memory Usage: 1799.484375 Mbytes
*** timeDesign #10 [finish] : cpu/real = 0:00:03.6/0:00:03.9 (0.9), totSession cpu/real = 0:06:22.9/0:17:23.1 (0.4), mem = 1799.5M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> zoomBox 118.20500 60.62050 176.59500 16.05250
<CMD> zoomBox 155.36900 22.02050 165.18900 11.89850
<CMD> zoomBox 160.84900 14.72500 162.84650 12.07600
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC975_n_3566
<CMD> fit
<CMD> zoomBox 47.12200 137.62750 207.62300 12.66800
<CMD> zoomBox 75.36000 80.54600 191.01250 6.42100
<CMD> zoomBox 124.73300 29.86850 175.45250 -20.55150
<CMD> zoomBox 150.71950 -4.77700 162.21850 -17.97150
<CMD> zoomBox 154.70350 -7.63200 160.06650 -12.01100
<CMD> zoomBox 154.02000 -12.50900 160.32950 -6.92600
<CMD> fit
<CMD> zoomBox 101.84450 22.25850 172.92800 -29.07950
<CMD> zoomBox 139.73100 8.82000 160.97350 -7.08900
<CMD> deselectAll
<CMD> selectWire 153.7250 5.0350 153.8050 24.0750 2 FE_PHN984_i4004_ip_board_dram_temp_8
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
<CMD> deselectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
<CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
<CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
<CMD> selectObject Net {i4004_ip_board_dram_temp[8]}
<CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
<CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
<CMD> selectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
<CMD> deselectObject Net FE_PHN984_i4004_ip_board_dram_temp_8
<CMD> selectInst postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8
<CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> deselectInst postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8
<CMD> deselectObject Pin postCTSholdFE_PHC268_i4004_ip_board_dram_temp_8/Y
<CMD> selectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
<CMD> deselectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
<CMD> selectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
<CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> deselectInst postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8
<CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> deselectObject Pin postCTSholdFE_PHC1840_i4004_ip_board_dram_temp_8/Y
<CMD> selectObject Net FE_PHN1840_i4004_ip_board_dram_temp_8
<CMD> deselectObject Net FE_PHN1840_i4004_ip_board_dram_temp_8
<CMD> selectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
<CMD> deselectInst postCTSholdFE_PHC984_i4004_ip_board_dram_temp_8
<CMD> selectInst {i4004_ip_board_dram_temp_reg[8]}
<CMD> zoomBox 82.26250 -78.01850 231.60750 54.13150
<CMD> zoomBox 70.63650 -92.27000 246.33650 63.20050
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 54.45600 122.11350 74.48350 77.54550
<CMD> zoomBox 45.08500 104.71650 55.83600 93.70450
<CMD> zoomBox 46.20200 99.38750 52.59350 95.76500
<CMD> selectInst {ram_0_ram3_ram_array_reg[18][1]}

*** Memory Usage v#1 (Current mem = 1799.578M, initial mem = 319.355M) ***
*** Message Summary: 197 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:07:04, real=0:23:58, mem=1799.6M) ---
