// Seed: 3955069838
module module_0 (
    input wand module_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5
    , id_34,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    input wand id_9,
    output supply0 id_10,
    output wor id_11,
    output wor id_12,
    output wire id_13,
    output tri1 id_14,
    output tri1 id_15,
    input tri id_16,
    output tri0 id_17,
    input wor id_18,
    output wor id_19,
    input tri0 id_20,
    input supply0 id_21,
    output tri id_22,
    output tri0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input supply0 id_26,
    output supply0 id_27,
    input wand id_28,
    output uwire id_29,
    input supply0 id_30,
    output tri id_31,
    input tri id_32
);
  assign id_22 = 1;
endmodule
module module_1 (
    inout uwire id_0,
    input uwire id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8;
  assign id_3 = id_5;
  module_0(
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign id_4 = id_4;
endmodule
