

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 16:15:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     9819|     9819|  0.102 ms|  0.102 ms|  9820|  9820|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_360                                       |convolution1_fix                                       |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394  |master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2  |     1022|     1022|  10.629 us|  10.629 us|  1022|  1022|       no|
        |grp_convolution2_fix_fu_400                                       |convolution2_fix                                       |      730|      730|   7.592 us|   7.592 us|   730|   730|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472  |master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2  |      684|      684|   7.114 us|   7.114 us|   684|   684|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478  |master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3  |      230|      230|   2.392 us|   2.392 us|   230|   230|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489                   |master_fix_Pipeline_VITIS_LOOP_335_1                   |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501                   |master_fix_Pipeline_VITIS_LOOP_346_3                   |       84|       84|   0.874 us|   0.874 us|    84|    84|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1   |     3744|     3744|       234|          -|          -|    16|        no|
        |- VITIS_LOOP_322_1   |      328|      328|        82|          -|          -|     4|        no|
        | + VITIS_LOOP_325_2  |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_341_2   |      108|      108|        27|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        6|  185|   30790|  26824|    -|
|Memory           |       50|    -|      91|     15|    0|
|Multiplexer      |        -|    -|       -|    614|    -|
|Register         |        -|    -|     749|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       56|  185|   31630|  27723|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|   84|      29|     52|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_360                                       |convolution1_fix                                       |        0|   24|   5543|   4968|    0|
    |grp_convolution2_fix_fu_400                                       |convolution2_fix                                       |        0|  128|  20039|  14422|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U342                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U343                              |dexp_64ns_64ns_64_18_full_dsp_1                        |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394  |master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2  |        0|    0|    705|    727|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472  |master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2  |        0|    0|    401|    446|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478  |master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3  |        6|    0|    275|    350|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489                   |master_fix_Pipeline_VITIS_LOOP_335_1                   |        0|    0|    853|   1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501                   |master_fix_Pipeline_VITIS_LOOP_346_3                   |        0|    0|    421|    110|    0|
    |mul_19s_35ns_54_2_1_U345                                          |mul_19s_35ns_54_2_1                                    |        0|    2|    187|     69|    0|
    |mul_21s_35ns_55_2_1_U347                                          |mul_21s_35ns_55_2_1                                    |        0|    2|    187|     69|    0|
    |mux_42_36_1_1_x_U344                                              |mux_42_36_1_1_x                                        |        0|    0|      0|     20|    0|
    |mux_42_64_1_1_U346                                                |mux_42_64_1_1                                          |        0|    0|      0|     20|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |        6|  185|  30790|  26824|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U            |conv1            |       16|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U          |conv2_0          |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_V_0_U         |den1_V_0         |        0|  70|   9|    0|    16|   35|     1|          560|
    |max1_V_0_U         |max1_V_0         |       30|   0|   0|    0|   336|   35|     1|        11760|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   35|     1|         7840|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       50|  91|  15|    0|  4400|  215|     7|       152752|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1171_fu_696_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln304_fu_546_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln322_fu_641_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln325_fu_712_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln341_fu_848_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln415_fu_821_p2   |         +|   0|  0|  43|          36|          36|
    |ret_V_fu_769_p2       |         +|   0|  0|  62|          55|          55|
    |sub_ln309_fu_589_p2   |         -|   0|  0|  13|          10|          10|
    |and_ln412_fu_811_p2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln304_fu_540_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln322_fu_635_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln325_fu_706_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln341_fu_842_p2  |      icmp|   0|  0|   9|           3|           4|
    |r_fu_800_p2           |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_fu_805_p2    |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0           |    select|   0|  0|  35|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 270|         160|         135|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  213|         49|    1|         49|
    |conv1_address0      |   14|          3|   12|         36|
    |conv1_ce0           |   14|          3|    1|          3|
    |conv1_ce1           |    9|          2|    1|          2|
    |conv1_ce2           |    9|          2|    1|          2|
    |conv1_we0           |    9|          2|    1|          2|
    |conv2_0_address0    |   14|          3|   10|         30|
    |conv2_0_ce0         |   14|          3|    1|          3|
    |conv2_0_we0         |    9|          2|    1|          2|
    |d_1_fu_266          |    9|          2|    3|          6|
    |d_fu_222            |    9|          2|    5|         10|
    |den1_V_0_address0   |   14|          3|    4|         12|
    |den2_V_0_0_reg_350  |    9|          2|   36|         72|
    |grp_fu_1114_ce      |    9|          2|    1|          2|
    |grp_fu_516_ce       |    9|          2|    1|          2|
    |grp_fu_516_p1       |   14|          3|   64|        192|
    |i_4_reg_339         |    9|          2|    5|         10|
    |i_fu_290            |    9|          2|    3|          6|
    |max1_V_0_address0   |   14|          3|    9|         27|
    |max1_V_0_ce0        |   14|          3|    1|          3|
    |max1_V_0_ce1        |    9|          2|    1|          2|
    |max1_V_0_ce10       |    9|          2|    1|          2|
    |max1_V_0_ce11       |    9|          2|    1|          2|
    |max1_V_0_ce12       |    9|          2|    1|          2|
    |max1_V_0_ce13       |    9|          2|    1|          2|
    |max1_V_0_ce14       |    9|          2|    1|          2|
    |max1_V_0_ce15       |    9|          2|    1|          2|
    |max1_V_0_ce2        |    9|          2|    1|          2|
    |max1_V_0_ce3        |    9|          2|    1|          2|
    |max1_V_0_ce4        |    9|          2|    1|          2|
    |max1_V_0_ce5        |    9|          2|    1|          2|
    |max1_V_0_ce6        |    9|          2|    1|          2|
    |max1_V_0_ce7        |    9|          2|    1|          2|
    |max1_V_0_ce8        |    9|          2|    1|          2|
    |max1_V_0_ce9        |    9|          2|    1|          2|
    |max1_V_0_we0        |    9|          2|    1|          2|
    |max2_V_0_address0   |   14|          3|    8|         24|
    |max2_V_0_ce0        |   14|          3|    1|          3|
    |max2_V_0_we0        |    9|          2|    1|          2|
    |sum_fu_286          |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  614|        137|  251|        660|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln322_reg_986                                                              |   3|   0|    3|          0|
    |add_ln325_reg_1038                                                             |   5|   0|    5|          0|
    |ap_CS_fsm                                                                      |  48|   0|   48|          0|
    |d_1_fu_266                                                                     |   3|   0|    3|          0|
    |d_2_reg_914                                                                    |   5|   0|    5|          0|
    |d_fu_222                                                                       |   5|   0|    5|          0|
    |den2_V_0_0_reg_350                                                             |  36|   0|   36|          0|
    |den2_V_0_3_1_fu_274                                                            |  36|   0|   36|          0|
    |den2_V_0_3_2_fu_278                                                            |  36|   0|   36|          0|
    |den2_V_0_3_3_fu_282                                                            |  36|   0|   36|          0|
    |den2_V_0_3_fu_270                                                              |  36|   0|   36|          0|
    |grp_convolution1_fix_fu_360_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_400_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_394_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_472_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_fu_478_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_489_ap_start_reg                   |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_501_ap_start_reg                   |   1|   0|    1|          0|
    |i_4_reg_339                                                                    |   5|   0|    5|          0|
    |i_fu_290                                                                       |   3|   0|    3|          0|
    |num_V_reg_969                                                                  |  21|   0|   21|          0|
    |r_V_3_reg_1068                                                                 |  54|   0|   54|          0|
    |r_V_reg_1048                                                                   |  35|   0|   35|          0|
    |reg_526                                                                        |  64|   0|   64|          0|
    |secondDense_f_V_load_reg_1053                                                  |  19|   0|   19|          0|
    |sub_ln309_reg_964                                                              |   9|   0|   10|          1|
    |sum_1_reg_1109                                                                 |  64|   0|   64|          0|
    |sum_fu_286                                                                     |  64|   0|   64|          0|
    |tmp_16_cast_reg_978                                                            |   2|   0|    6|          4|
    |tmp_1_reg_1104                                                                 |  64|   0|   64|          0|
    |tmp_5_reg_1099                                                                 |  64|   0|   64|          0|
    |trunc_ln1171_reg_974                                                           |   2|   0|    2|          0|
    |trunc_ln727_reg_1074                                                           |  18|   0|   18|          0|
    |zext_ln304_reg_923                                                             |   5|   0|   64|         59|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 749|   0|  813|         64|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

