{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753417743167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753417743167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 23:29:03 2025 " "Processing started: Thu Jul 24 23:29:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753417743167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417743167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jaspi -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jaspi -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417743167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753417743393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753417743393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master.v(36) " "Verilog HDL information at master.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1753417753011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/listen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/listen.v" { { "Info" "ISGN_ENTITY_NAME" "1 listen " "Found entity 1: listen" {  } { { "../listen.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/listen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcddin_mod " "Found entity 1: lcddin_mod" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 beg_com " "Found entity 1: beg_com" {  } { { "../beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_led " "Found entity 1: alarm_led" {  } { { "../alarm_led.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753417753074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beg_com beg_com:beg_com " "Elaborating entity \"beg_com\" for hierarchy \"beg_com:beg_com\"" {  } { { "../top.v" "beg_com" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 beg_com.v(16) " "Verilog HDL assignment warning at beg_com.v(16): truncated value with size 32 to match size of target (26)" {  } { { "../beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753076 "|top|beg_com:beg_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master " "Elaborating entity \"master\" for hierarchy \"master:master\"" {  } { { "../top.v" "master" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(53) " "Verilog HDL assignment warning at master.v(53): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(57) " "Verilog HDL assignment warning at master.v(57): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(64) " "Verilog HDL assignment warning at master.v(64): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(71) " "Verilog HDL assignment warning at master.v(71): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(75) " "Verilog HDL assignment warning at master.v(75): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(79) " "Verilog HDL assignment warning at master.v(79): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(86) " "Verilog HDL assignment warning at master.v(86): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(93) " "Verilog HDL assignment warning at master.v(93): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(98) " "Verilog HDL assignment warning at master.v(98): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(102) " "Verilog HDL assignment warning at master.v(102): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(105) " "Verilog HDL assignment warning at master.v(105): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(108) " "Verilog HDL assignment warning at master.v(108): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(111) " "Verilog HDL assignment warning at master.v(111): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(114) " "Verilog HDL assignment warning at master.v(114): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(117) " "Verilog HDL assignment warning at master.v(117): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(121) " "Verilog HDL assignment warning at master.v(121): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753080 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(126) " "Verilog HDL assignment warning at master.v(126): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(133) " "Verilog HDL assignment warning at master.v(133): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(138) " "Verilog HDL assignment warning at master.v(138): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(143) " "Verilog HDL assignment warning at master.v(143): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(147) " "Verilog HDL assignment warning at master.v(147): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(150) " "Verilog HDL assignment warning at master.v(150): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(153) " "Verilog HDL assignment warning at master.v(153): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(156) " "Verilog HDL assignment warning at master.v(156): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(159) " "Verilog HDL assignment warning at master.v(159): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(162) " "Verilog HDL assignment warning at master.v(162): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(166) " "Verilog HDL assignment warning at master.v(166): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(171) " "Verilog HDL assignment warning at master.v(171): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(178) " "Verilog HDL assignment warning at master.v(178): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(187) " "Verilog HDL assignment warning at master.v(187): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(195) " "Verilog HDL assignment warning at master.v(195): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(203) " "Verilog HDL assignment warning at master.v(203): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(209) " "Verilog HDL assignment warning at master.v(209): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(214) " "Verilog HDL assignment warning at master.v(214): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(219) " "Verilog HDL assignment warning at master.v(219): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(226) " "Verilog HDL assignment warning at master.v(226): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(232) " "Verilog HDL assignment warning at master.v(232): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(237) " "Verilog HDL assignment warning at master.v(237): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(241) " "Verilog HDL assignment warning at master.v(241): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(245) " "Verilog HDL assignment warning at master.v(245): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(252) " "Verilog HDL assignment warning at master.v(252): truncated value with size 32 to match size of target (4)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(254) " "Verilog HDL assignment warning at master.v(254): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(259) " "Verilog HDL assignment warning at master.v(259): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(264) " "Verilog HDL assignment warning at master.v(264): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(268) " "Verilog HDL assignment warning at master.v(268): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(272) " "Verilog HDL assignment warning at master.v(272): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(279) " "Verilog HDL assignment warning at master.v(279): truncated value with size 32 to match size of target (4)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(281) " "Verilog HDL assignment warning at master.v(281): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(285) " "Verilog HDL assignment warning at master.v(285): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master.v(289) " "Verilog HDL assignment warning at master.v(289): truncated value with size 32 to match size of target (4)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753081 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(290) " "Verilog HDL assignment warning at master.v(290): truncated value with size 32 to match size of target (14)" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753082 "|top|master:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "listen listen:listen " "Elaborating entity \"listen\" for hierarchy \"listen:listen\"" {  } { { "../top.v" "listen" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 listen.v(39) " "Verilog HDL assignment warning at listen.v(39): truncated value with size 32 to match size of target (7)" {  } { { "../listen.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/listen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753084 "|top|listen:listen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddin_mod lcddin_mod:lcd_display " "Elaborating entity \"lcddin_mod\" for hierarchy \"lcddin_mod:lcd_display\"" {  } { { "../top.v" "lcd_display" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_counter lcddin_mod.v(97) " "Verilog HDL or VHDL warning at lcddin_mod.v(97): object \"input_counter\" assigned a value but never read" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753417753087 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_sw_data lcddin_mod.v(103) " "Verilog HDL or VHDL warning at lcddin_mod.v(103): object \"last_sw_data\" assigned a value but never read" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753417753088 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 lcddin_mod.v(111) " "Verilog HDL assignment warning at lcddin_mod.v(111): truncated value with size 32 to match size of target (15)" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753091 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcddin_mod.v(180) " "Verilog HDL assignment warning at lcddin_mod.v(180): truncated value with size 32 to match size of target (3)" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753094 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcddin_mod.v(187) " "Verilog HDL assignment warning at lcddin_mod.v(187): truncated value with size 32 to match size of target (5)" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753094 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcddin_mod.v(201) " "Verilog HDL assignment warning at lcddin_mod.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753095 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.data_a 0 lcddin_mod.v(101) " "Net \"config_mem.data_a\" at lcddin_mod.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753417753098 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.waddr_a 0 lcddin_mod.v(101) " "Net \"config_mem.waddr_a\" at lcddin_mod.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753417753098 "|top|lcddin_mod:lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_mem.we_a 0 lcddin_mod.v(101) " "Net \"config_mem.we_a\" at lcddin_mod.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753417753098 "|top|lcddin_mod:lcd_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_led alarm_led:alarm_led " "Elaborating entity \"alarm_led\" for hierarchy \"alarm_led:alarm_led\"" {  } { { "../top.v" "alarm_led" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alarm_led.v(59) " "Verilog HDL assignment warning at alarm_led.v(59): truncated value with size 32 to match size of target (3)" {  } { { "../alarm_led.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753417753134 "|top|alarm_led:alarm_led"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcddin_mod:lcd_display\|config_mem " "RAM logic \"lcddin_mod:lcd_display\|config_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lcddin_mod.v" "config_mem" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 101 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753417753581 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753417753581 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod1\"" {  } { { "../master.v" "Mod1" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753417753823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod0\"" {  } { { "../master.v" "Mod0" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753417753823 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alarm_led:alarm_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alarm_led:alarm_led\|Mod0\"" {  } { { "../alarm_led.v" "Mod0" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753417753823 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753417753823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod1\"" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417753875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod1 " "Instantiated megafunction \"master:master\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417753876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417753876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417753876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417753876 ""}  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753417753876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/lpm_divide_8bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417753979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417753979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod0\"" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417754031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod0 " "Instantiated megafunction \"master:master\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754031 ""}  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753417754031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/lpm_divide_7bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_led:alarm_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alarm_led:alarm_led\|lpm_divide:Mod0\"" {  } { { "../alarm_led.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417754101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_led:alarm_led\|lpm_divide:Mod0 " "Instantiated megafunction \"alarm_led:alarm_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753417754101 ""}  } { { "../alarm_led.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/alarm_led.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753417754101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/lpm_divide_o9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753417754153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417754153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753417754545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753417754890 "|top|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcc VCC " "Pin \"vcc\" is stuck at VCC" {  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753417754890 "|top|vcc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753417754890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753417755042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753417756741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/output_files/top.map.smsg " "Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417756779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753417756914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753417756914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753417757005 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753417757005 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1753417757005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "777 " "Implemented 777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753417757005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753417757005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753417757018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 23:29:17 2025 " "Processing ended: Thu Jul 24 23:29:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753417757018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753417757018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753417757018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753417757018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1753417758547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753417758548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 23:29:18 2025 " "Processing started: Thu Jul 24 23:29:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753417758548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1753417758548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Jaspi -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Jaspi -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1753417758548 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1753417758598 ""}
{ "Info" "0" "" "Project  = Jaspi" {  } {  } 0 0 "Project  = Jaspi" 0 0 "Fitter" 0 0 1753417758599 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1753417758599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1753417758690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1753417758690 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1753417758701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1753417758807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1753417758807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1753417758957 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1753417758962 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1753417759025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1753417759025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1753417759025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1753417759025 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1753417759029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1753417759029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1753417759029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/samuel/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1753417759029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1753417759029 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1753417759031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1753417759816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1753417759816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1753417759825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1753417759826 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1753417759826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1753417759946 ""}  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1753417759946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:master\|scl  " "Automatically promoted node master:master\|scl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1753417759946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector12~1 " "Destination node master:master\|Selector12~1" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector12~9 " "Destination node master:master\|Selector12~9" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector12~16 " "Destination node master:master\|Selector12~16" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scl~output " "Destination node scl~output" {  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1753417759946 ""}  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1753417759946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "beg_com:beg_com\|beg  " "Automatically promoted node beg_com:beg_com\|beg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector12~2 " "Destination node master:master\|Selector12~2" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector6~4 " "Destination node master:master\|Selector6~4" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|counter\[10\]~55 " "Destination node master:master\|counter\[10\]~55" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector0~0 " "Destination node master:master\|Selector0~0" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beg_com:beg_com\|beg~0 " "Destination node beg_com:beg_com\|beg~0" {  } { { "../beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|counter\[10\]~56 " "Destination node master:master\|counter\[10\]~56" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:master\|Selector6~9 " "Destination node master:master\|Selector6~9" {  } { { "../master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/master.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1753417759947 ""}  } { { "../beg_com.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/beg_com.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1753417759947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcddin_mod:lcd_display\|clk_16ms  " "Automatically promoted node lcddin_mod:lcd_display\|clk_16ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcddin_mod:lcd_display\|clk_16ms~0 " "Destination node lcddin_mod:lcd_display\|clk_16ms~0" {  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable~output " "Destination node enable~output" {  } { { "../top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 1519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1753417759947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1753417759947 ""}  } { { "../lcddin_mod.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/lcddin_mod.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1753417759947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1753417760213 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1753417760214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1753417760214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753417760216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753417760218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1753417760220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1753417760220 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1753417760220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1753417760260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1753417760262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1753417760262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753417760303 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1753417760307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1753417760918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753417761154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1753417761170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1753417762900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753417762900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1753417763239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1753417764146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1753417764146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1753417765359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1753417765359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753417765361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1753417765505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753417765518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753417765783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753417765784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753417766093 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753417766644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/output_files/top.fit.smsg " "Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1753417767190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753417767579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 23:29:27 2025 " "Processing ended: Thu Jul 24 23:29:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753417767579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753417767579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753417767579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1753417767579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1753417769086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753417769087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 23:29:28 2025 " "Processing started: Thu Jul 24 23:29:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753417769087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1753417769087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Jaspi -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Jaspi -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1753417769087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1753417769340 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1753417769702 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1753417769722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753417769801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 23:29:29 2025 " "Processing ended: Thu Jul 24 23:29:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753417769801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753417769801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753417769801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1753417769801 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1753417770555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1753417771317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753417771317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 23:29:31 2025 " "Processing started: Thu Jul 24 23:29:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753417771317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1753417771317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Jaspi -c top " "Command: quartus_sta Jaspi -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1753417771318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1753417771367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1753417771465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1753417771465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1753417771850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753417771855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcddin_mod:lcd_display\|clk_16ms lcddin_mod:lcd_display\|clk_16ms " "create_clock -period 1.000 -name lcddin_mod:lcd_display\|clk_16ms lcddin_mod:lcd_display\|clk_16ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753417771855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name beg_com:beg_com\|beg beg_com:beg_com\|beg " "create_clock -period 1.000 -name beg_com:beg_com\|beg beg_com:beg_com\|beg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753417771855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master:master\|scl master:master\|scl " "create_clock -period 1.000 -name master:master\|scl master:master\|scl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753417771855 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753417771855 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1753417771858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753417771859 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1753417771860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1753417771865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753417771912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753417771912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.190 " "Worst-case setup slack is -27.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.190            -975.588 clk  " "  -27.190            -975.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -39.360 lcddin_mod:lcd_display\|clk_16ms  " "   -3.188             -39.360 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.941             -75.606 master:master\|scl  " "   -2.941             -75.606 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620             -23.905 beg_com:beg_com\|beg  " "   -1.620             -23.905 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 lcddin_mod:lcd_display\|clk_16ms  " "    0.454               0.000 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 master:master\|scl  " "    0.525               0.000 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 beg_com:beg_com\|beg  " "    1.184               0.000 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417771920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417771921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -168.057 clk  " "   -3.000            -168.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 master:master\|scl  " "   -1.487             -46.097 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 beg_com:beg_com\|beg  " "   -1.487             -35.688 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 lcddin_mod:lcd_display\|clk_16ms  " "   -1.487             -32.714 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417771922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417771922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753417772006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1753417772037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1753417772422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753417772558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753417772568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753417772568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.855 " "Worst-case setup slack is -24.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.855            -886.300 clk  " "  -24.855            -886.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -35.631 lcddin_mod:lcd_display\|clk_16ms  " "   -2.961             -35.631 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.671             -68.021 master:master\|scl  " "   -2.671             -68.021 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -23.472 beg_com:beg_com\|beg  " "   -1.597             -23.472 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk  " "    0.382               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lcddin_mod:lcd_display\|clk_16ms  " "    0.402               0.000 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 master:master\|scl  " "    0.486               0.000 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 beg_com:beg_com\|beg  " "    1.248               0.000 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417772580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417772582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -168.057 clk  " "   -3.000            -168.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 master:master\|scl  " "   -1.487             -46.097 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 beg_com:beg_com\|beg  " "   -1.487             -35.688 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 lcddin_mod:lcd_display\|clk_16ms  " "   -1.487             -32.714 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772585 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753417772681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753417772818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1753417772821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753417772821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.086 " "Worst-case setup slack is -11.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.086            -373.887 clk  " "  -11.086            -373.887 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -6.007 lcddin_mod:lcd_display\|clk_16ms  " "   -0.874              -6.007 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697             -14.659 master:master\|scl  " "   -0.697             -14.659 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -0.864 beg_com:beg_com\|beg  " "   -0.276              -0.864 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 lcddin_mod:lcd_display\|clk_16ms  " "    0.187               0.000 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 master:master\|scl  " "    0.213               0.000 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 beg_com:beg_com\|beg  " "    0.598               0.000 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417772837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1753417772841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.475 clk  " "   -3.000            -121.475 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 master:master\|scl  " "   -1.000             -31.000 master:master\|scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 beg_com:beg_com\|beg  " "   -1.000             -24.000 beg_com:beg_com\|beg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 lcddin_mod:lcd_display\|clk_16ms  " "   -1.000             -22.000 lcddin_mod:lcd_display\|clk_16ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753417772846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753417772846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753417773374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753417773374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753417773445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 23:29:33 2025 " "Processing ended: Thu Jul 24 23:29:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753417773445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753417773445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753417773445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1753417773445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1753417774990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753417774991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 23:29:34 2025 " "Processing started: Thu Jul 24 23:29:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753417774991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1753417774991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Jaspi -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Jaspi -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1753417774991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1753417775317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/simulation/questa/ simulation " "Generated file top.vo in folder \"/home/samuel/Documentos/Sem_6/Digital/Proyecto 2/JASPI-Proyecto-Digital/Arquitectura_Digital/Quartus3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1753417775493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753417775513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 23:29:35 2025 " "Processing ended: Thu Jul 24 23:29:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753417775513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753417775513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753417775513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1753417775513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1753417776187 ""}
