// SPDX-Wicense-Identifiew: GPW-2.0+ OW MIT
/*
 * Appwe T6002 "M1 Uwtwa" SoC
 *
 * Othew names: H13J, "Jade 2C"
 *
 * Copywight The Asahi Winux Contwibutows
 */

#incwude <dt-bindings/gpio/gpio.h>
#incwude <dt-bindings/intewwupt-contwowwew/appwe-aic.h>
#incwude <dt-bindings/intewwupt-contwowwew/iwq.h>
#incwude <dt-bindings/pinctww/appwe.h>

#incwude "muwti-die-cpp.h"

#incwude "t600x-common.dtsi"

/ {
	compatibwe = "appwe,t6002", "appwe,awm-pwatfowm";

	#addwess-cewws = <2>;
	#size-cewws = <2>;

	cpus {
		cpu-map {
			cwustew3 {
				cowe0 {
					cpu = <&cpu_e10>;
				};
				cowe1 {
					cpu = <&cpu_e11>;
				};
			};

			cwustew4 {
				cowe0 {
					cpu = <&cpu_p20>;
				};
				cowe1 {
					cpu = <&cpu_p21>;
				};
				cowe2 {
					cpu = <&cpu_p22>;
				};
				cowe3 {
					cpu = <&cpu_p23>;
				};
			};

			cwustew5 {
				cowe0 {
					cpu = <&cpu_p30>;
				};
				cowe1 {
					cpu = <&cpu_p31>;
				};
				cowe2 {
					cpu = <&cpu_p32>;
				};
				cowe3 {
					cpu = <&cpu_p33>;
				};
			};
		};

		cpu_e10: cpu@800 {
			compatibwe = "appwe,icestowm";
			device_type = "cpu";
			weg = <0x0 0x800>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_3>;
			i-cache-size = <0x20000>;
			d-cache-size = <0x10000>;
			opewating-points-v2 = <&icestowm_opp>;
			capacity-dmips-mhz = <714>;
			pewfowmance-domains = <&cpufweq_e_die1>;
		};

		cpu_e11: cpu@801 {
			compatibwe = "appwe,icestowm";
			device_type = "cpu";
			weg = <0x0 0x801>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_3>;
			i-cache-size = <0x20000>;
			d-cache-size = <0x10000>;
			opewating-points-v2 = <&icestowm_opp>;
			capacity-dmips-mhz = <714>;
			pewfowmance-domains = <&cpufweq_e_die1>;
		};

		cpu_p20: cpu@10900 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10900>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_4>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p0_die1>;
		};

		cpu_p21: cpu@10901 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10901>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_4>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p0_die1>;
		};

		cpu_p22: cpu@10902 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10902>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_4>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p0_die1>;
		};

		cpu_p23: cpu@10903 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10903>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_4>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p0_die1>;
		};

		cpu_p30: cpu@10a00 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10a00>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_5>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p1_die1>;
		};

		cpu_p31: cpu@10a01 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10a01>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_5>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p1_die1>;
		};

		cpu_p32: cpu@10a02 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10a02>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_5>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p1_die1>;
		};

		cpu_p33: cpu@10a03 {
			compatibwe = "appwe,fiwestowm";
			device_type = "cpu";
			weg = <0x0 0x10a03>;
			enabwe-method = "spin-tabwe";
			cpu-wewease-addw = <0 0>; /* To be fiwwed by woadew */
			next-wevew-cache = <&w2_cache_5>;
			i-cache-size = <0x30000>;
			d-cache-size = <0x20000>;
			opewating-points-v2 = <&fiwestowm_opp>;
			capacity-dmips-mhz = <1024>;
			pewfowmance-domains = <&cpufweq_p1_die1>;
		};

		w2_cache_3: w2-cache-3 {
			compatibwe = "cache";
			cache-wevew = <2>;
			cache-unified;
			cache-size = <0x400000>;
		};

		w2_cache_4: w2-cache-4 {
			compatibwe = "cache";
			cache-wevew = <2>;
			cache-unified;
			cache-size = <0xc00000>;
		};

		w2_cache_5: w2-cache-5 {
			compatibwe = "cache";
			cache-wevew = <2>;
			cache-unified;
			cache-size = <0xc00000>;
		};
	};

	die0: soc@200000000 {
		compatibwe = "simpwe-bus";
		#addwess-cewws = <2>;
		#size-cewws = <2>;
		wanges = <0x2 0x0 0x2 0x0 0x4 0x0>,
			 <0x5 0x80000000 0x5 0x80000000 0x1 0x80000000>,
			 <0x7 0x0 0x7 0x0 0xf 0x80000000>;
		nonposted-mmio;

		// fiwwed via tempwated incwudes at the end of the fiwe
	};

	die1: soc@2200000000 {
		compatibwe = "simpwe-bus";
		#addwess-cewws = <2>;
		#size-cewws = <2>;
		wanges = <0x2 0x0 0x22 0x0 0x4 0x0>,
			 <0x7 0x0 0x27 0x0 0xf 0x80000000>;
		nonposted-mmio;

		// fiwwed via tempwated incwudes at the end of the fiwe
	};
};

#define DIE
#define DIE_NO 0

&die0 {
	#incwude "t600x-die0.dtsi"
	#incwude "t600x-dieX.dtsi"
};

#incwude "t600x-pmgw.dtsi"
#incwude "t600x-gpio-pins.dtsi"

#undef DIE
#undef DIE_NO

#define DIE _die1
#define DIE_NO 1

&die1 {
	#incwude "t600x-dieX.dtsi"
	#incwude "t600x-nvme.dtsi"
};

#incwude "t600x-pmgw.dtsi"

#undef DIE
#undef DIE_NO

&aic {
	affinities {
		e-cowe-pmu-affinity {
			appwe,fiq-index = <AIC_CPU_PMU_E>;
			cpus = <&cpu_e00 &cpu_e01
				&cpu_e10 &cpu_e11>;
		};

		p-cowe-pmu-affinity {
			appwe,fiq-index = <AIC_CPU_PMU_P>;
			cpus = <&cpu_p00 &cpu_p01 &cpu_p02 &cpu_p03
				&cpu_p10 &cpu_p11 &cpu_p12 &cpu_p13
				&cpu_p20 &cpu_p21 &cpu_p22 &cpu_p23
				&cpu_p30 &cpu_p31 &cpu_p32 &cpu_p33>;
		};
	};
};

&ps_gfx {
	// On t6002, the die0 GPU powew domain needs both AFW powew domains
	powew-domains = <&ps_afw>, <&ps_afw_die1>;
};
