$date
	Sun Oct 23 10:00:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#174173
b1 !
1"
#174174
b1 &
b1 %
1$
#174175
0"
#174178
1#
#174182
b0 &
0#
b0 %
0$
#1138274
b111 &
b111 %
1$
b111 !
1"
#1138275
0"
#1138278
b10110 &
b10110 %
#1138282
b1011 &
b1011 %
#1138286
b100010 &
b100010 %
#1138290
b10001 &
b10001 %
#1138294
b110100 &
b110100 %
#1138298
b11010 &
b11010 %
#1138302
b1101 &
b1101 %
#1138306
b101000 &
b101000 %
#1138310
b10100 &
b10100 %
#1138314
b1010 &
b1010 %
#1138318
b101 &
b101 %
#1138322
b10000 &
b10000 %
#1138326
b1000 &
b1000 %
#1138330
b100 &
b100 %
#1138334
b10 &
b10 %
#1138338
b1 &
b1 %
1#
#1138342
b0 &
0#
b0 %
0$
#2089924
b10111 !
1"
#2089926
b10111 &
b10111 %
1$
#2089927
0"
#2089930
b1000110 &
b1000110 %
#2089934
b100011 &
b100011 %
#2089938
b1101010 &
b1101010 %
#2089942
b110101 &
b110101 %
#2089946
b10100000 &
b10100000 %
#2089950
b1010000 &
b1010000 %
#2089954
b101000 &
b101000 %
#2089958
b10100 &
b10100 %
#2089962
b1010 &
b1010 %
#2089966
b101 &
b101 %
#2089970
b10000 &
b10000 %
#2089974
b1000 &
b1000 %
#2089978
b100 &
b100 %
#2089982
b10 &
b10 %
#2089986
b1 &
b1 %
1#
#2089990
b0 &
0#
b0 %
0$
#4500012
