// Seed: 883245496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  supply1 id_13 = 1'h0 * id_7;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output wire  id_2,
    input  logic id_3,
    input  tri0  id_4
);
  always @((id_4)) begin
    if (id_4#(.id_0(1))) id_1 <= #id_4 1;
    else begin
      id_1 <= id_3;
      id_1 <= id_0;
      id_1 = id_3;
    end
  end
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  always_latch @(posedge 1'b0 or posedge 1);
endmodule
