// Seed: 1432815393
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = 1;
  module_2();
  wire id_4;
  wire id_5;
  id_6();
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output uwire id_4,
    input wor id_5,
    input tri id_6,
    input wire id_7,
    input tri id_8
);
  assign id_1 = 1;
  module_0(
      id_3, id_8
  );
endmodule
module module_2 ();
  wire id_1;
endmodule
