Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sun Apr 10 18:26:02 2016
| Host             : Study running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : linebuffer_test_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.175 |
| Dynamic (W)              | 2.031 |
| Device Static (W)        | 0.144 |
| Total Off-Chip Power (W) | 0.008 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.0  |
| Junction Temperature (C) | 50.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |       18 |       --- |             --- |
| Slice Logic              |     0.008 |    16695 |       --- |             --- |
|   LUT as Logic           |     0.007 |     5928 |     17600 |           33.68 |
|   CARRY4                 |    <0.001 |      166 |      4400 |            3.77 |
|   Register               |    <0.001 |     7739 |     35200 |           21.99 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       15 |     17600 |            0.09 |
|   LUT as Distributed RAM |    <0.001 |      116 |      6000 |            1.93 |
|   LUT as Shift Register  |    <0.001 |      338 |      6000 |            5.63 |
|   Others                 |     0.000 |      649 |       --- |             --- |
| Signals                  |     0.009 |    12140 |       --- |             --- |
| Block RAM                |     0.023 |       16 |        60 |           26.67 |
| MMCM                     |     0.086 |        1 |         2 |           50.00 |
| PLL                      |     0.120 |        1 |         2 |           50.00 |
| I/O                      |     0.185 |       27 |       100 |           27.00 |
| PS7                      |     1.565 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     2.166 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.088 |       0.079 |      0.009 |
| Vccaux    |       1.800 |     0.119 |       0.107 |      0.012 |
| Vcco33    |       3.300 |     0.059 |       0.058 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.712 |      0.036 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                     | Constraint (ns) |
+----------------------------------------+----------------------------------------------------------------------------+-----------------+
| clk                                    | clk                                                                        |             8.0 |
| clk_fpga_0                             | linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]         |            10.0 |
| clk_out1_linebuffer_test_clk_wiz_0_0   | linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0 |            41.7 |
| clk_out1_linebuffer_test_clk_wiz_0_0_1 | linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0 |            41.7 |
| clk_out1_linebuffer_test_clk_wiz_0_1   | linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1    |            16.7 |
| clk_out1_linebuffer_test_clk_wiz_0_1_1 | linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1    |            16.7 |
| clk_out2_linebuffer_test_clk_wiz_0_1   | linebuffer_test_i/dvi_clk_gen/inst/clk_out2                                |             3.3 |
| clk_out2_linebuffer_test_clk_wiz_0_1   | linebuffer_test_i/dvi_clk_gen/inst/clk_out2_linebuffer_test_clk_wiz_0_1    |             3.3 |
| clk_out2_linebuffer_test_clk_wiz_0_1_1 | linebuffer_test_i/dvi_clk_gen/inst/clk_out2                                |             3.3 |
| clk_out2_linebuffer_test_clk_wiz_0_1_1 | linebuffer_test_i/dvi_clk_gen/inst/clk_out2_linebuffer_test_clk_wiz_0_1    |             3.3 |
| clk_out3_linebuffer_test_clk_wiz_0_1   | linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1    |             5.0 |
| clk_out3_linebuffer_test_clk_wiz_0_1_1 | linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1    |             5.0 |
| clkfbout_linebuffer_test_clk_wiz_0_0   | linebuffer_test_i/ov7670_clk_gen/inst/clkfbout_linebuffer_test_clk_wiz_0_0 |            40.0 |
| clkfbout_linebuffer_test_clk_wiz_0_0_1 | linebuffer_test_i/ov7670_clk_gen/inst/clkfbout_linebuffer_test_clk_wiz_0_0 |            40.0 |
| clkfbout_linebuffer_test_clk_wiz_0_1   | linebuffer_test_i/dvi_clk_gen/inst/clkfbout_linebuffer_test_clk_wiz_0_1    |            40.0 |
| clkfbout_linebuffer_test_clk_wiz_0_1_1 | linebuffer_test_i/dvi_clk_gen/inst/clkfbout_linebuffer_test_clk_wiz_0_1    |            40.0 |
| sys_clk_pin                            | clk                                                                        |             8.0 |
+----------------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| linebuffer_test_wrapper                                              |     2.022 |
|   ddc_scl_iobuf                                                      |     0.000 |
|   ddc_sda_iobuf                                                      |     0.000 |
|   linebuffer_test_i                                                  |     2.019 |
|     GND                                                              |     0.000 |
|     VDD                                                              |     0.000 |
|     axi_mem_intercon                                                 |     0.007 |
|       m00_couplers                                                   |     0.002 |
|         auto_ds                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.002 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 cmd_queue                                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_12_17                   |    <0.001 |
|                                 RAM_reg_0_31_18_23                   |    <0.001 |
|                                 RAM_reg_0_31_24_25                   |    <0.001 |
|                                 RAM_reg_0_31_6_11                    |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_READ.read_data_inst                                |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_6_8                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 cmd_queue                                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_12_17                   |    <0.001 |
|                                 RAM_reg_0_31_18_23                   |    <0.001 |
|                                 RAM_reg_0_31_24_25                   |    <0.001 |
|                                 RAM_reg_0_31_6_11                    |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|       m01_couplers                                                   |     0.001 |
|         auto_pc                                                      |     0.001 |
|           inst                                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|       s00_couplers                                                   |     0.002 |
|         auto_us                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       xbar                                                           |     0.002 |
|         inst                                                         |     0.002 |
|           gen_samd.crossbar_samd                                     |     0.002 |
|             addr_arbiter_ar                                          |    <0.001 |
|             addr_arbiter_aw                                          |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|             splitter_aw_mi                                           |    <0.001 |
|     axi_mem_intercon_1                                               |     0.007 |
|       m00_couplers                                                   |     0.002 |
|         auto_ds                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.002 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 cmd_queue                                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_12_17                   |    <0.001 |
|                                 RAM_reg_0_31_18_23                   |    <0.001 |
|                                 RAM_reg_0_31_24_25                   |    <0.001 |
|                                 RAM_reg_0_31_6_11                    |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_READ.read_data_inst                                |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_6_8                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 cmd_queue                                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                     |    <0.001 |
|                                 RAM_reg_0_31_12_17                   |    <0.001 |
|                                 RAM_reg_0_31_18_23                   |    <0.001 |
|                                 RAM_reg_0_31_24_25                   |    <0.001 |
|                                 RAM_reg_0_31_6_11                    |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|       m01_couplers                                                   |     0.001 |
|         auto_pc                                                      |     0.001 |
|           inst                                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 USE_BURSTS.cmd_queue                                 |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                   inst                                               |    <0.001 |
|                     fifo_gen_inst                                    |    <0.001 |
|                       inst_fifo_gen                                  |    <0.001 |
|                         gconvfifo.rf                                 |    <0.001 |
|                           grf.rf                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                               gr1.rfwft                              |    <0.001 |
|                               grss.rsts                              |    <0.001 |
|                               rpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                               gwss.wsts                              |    <0.001 |
|                               wpntr                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                    |    <0.001 |
|                               gdm.dm                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                     |    <0.001 |
|                             rstblk                                   |    <0.001 |
|               USE_WRITE.write_data_inst                              |    <0.001 |
|       s00_couplers                                                   |     0.002 |
|         auto_us                                                      |     0.002 |
|           inst                                                       |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|       xbar                                                           |     0.002 |
|         inst                                                         |     0.002 |
|           gen_samd.crossbar_samd                                     |     0.002 |
|             addr_arbiter_ar                                          |    <0.001 |
|             addr_arbiter_aw                                          |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|               b_pipe                                                 |    <0.001 |
|               r_pipe                                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|               wrouter_aw_fifo                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|             splitter_aw_mi                                           |    <0.001 |
|     bram_we_concat                                                   |     0.000 |
|     dvi_clk_gen                                                      |     0.086 |
|       inst                                                           |     0.086 |
|     dvi_concat                                                       |     0.000 |
|     i_axi_bram_ctrl                                                  |     0.002 |
|       U0                                                             |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|             GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|             I_RD_CHNL                                                |     0.001 |
|               I_WRAP_BRST                                            |    <0.001 |
|             I_WR_CHNL                                                |    <0.001 |
|               I_WRAP_BRST                                            |    <0.001 |
|     i_axi_cdma                                                       |     0.005 |
|       U0                                                             |     0.005 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.005 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.004 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.002 |
|               I_ADDR_CNTL                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_CMD_STATUS                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                 I_CMD_FIFO                                           |    <0.001 |
|               I_MSTR_PCC                                             |     0.001 |
|               I_RD_DATA_CNTL                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_RD_STATUS_CNTLR                                      |    <0.001 |
|               I_RESET                                                |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.002 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.001 |
|               I_ADDR_CNTL                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_CMD_STATUS                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                 I_CMD_FIFO                                           |    <0.001 |
|               I_RESET                                                |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|               I_WR_DATA_CNTL                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_WR_STATUS_CNTLR                                      |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|           I_SIMPLE_REG_MODULE                                        |    <0.001 |
|             I_AXI_LITE                                               |    <0.001 |
|             I_REGISTER_BLOCK                                         |    <0.001 |
|           I_SIMPLE_RST_MODULE                                        |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|     i_buf_controller                                                 |    <0.001 |
|       inst                                                           |    <0.001 |
|     i_linebuffer                                                     |     0.008 |
|       U0                                                             |     0.008 |
|         inst_blk_mem_gen                                             |     0.008 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.008 |
|             valid.cstr                                               |     0.008 |
|               ramloop[0].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[1].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[2].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[3].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[4].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[5].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[6].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|               ramloop[7].ram.r                                       |    <0.001 |
|                 prim_noinit.ram                                      |    <0.001 |
|     inverter                                                         |     0.000 |
|     irq_concat                                                       |     0.000 |
|     o_axi_bram_ctrl                                                  |     0.002 |
|       U0                                                             |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|             GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|             I_RD_CHNL                                                |     0.001 |
|               I_WRAP_BRST                                            |    <0.001 |
|             I_WR_CHNL                                                |    <0.001 |
|               I_WRAP_BRST                                            |    <0.001 |
|     o_axi_cdma                                                       |     0.005 |
|       U0                                                             |     0.005 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.005 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.004 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.002 |
|               I_ADDR_CNTL                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_CMD_STATUS                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                 I_CMD_FIFO                                           |    <0.001 |
|               I_MSTR_PCC                                             |     0.001 |
|               I_RD_DATA_CNTL                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_RD_STATUS_CNTLR                                      |    <0.001 |
|               I_RESET                                                |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.002 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.001 |
|               I_ADDR_CNTL                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_CMD_STATUS                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                 I_CMD_FIFO                                           |    <0.001 |
|               I_RESET                                                |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|               I_WR_DATA_CNTL                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|               I_WR_STATUS_CNTLR                                      |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                       DYNSHREG_F_I                                   |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|           I_SIMPLE_REG_MODULE                                        |    <0.001 |
|             I_AXI_LITE                                               |    <0.001 |
|             I_REGISTER_BLOCK                                         |    <0.001 |
|           I_SIMPLE_RST_MODULE                                        |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|     o_buf_controller                                                 |    <0.001 |
|       inst                                                           |    <0.001 |
|     o_linebuffer                                                     |     0.016 |
|       U0                                                             |     0.016 |
|         inst_blk_mem_gen                                             |     0.016 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.016 |
|             valid.cstr                                               |     0.016 |
|               ramloop[0].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[1].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[2].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[3].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[4].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[5].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[6].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|               ramloop[7].ram.r                                       |     0.002 |
|                 prim_noinit.ram                                      |     0.002 |
|     ov7670_capture                                                   |    <0.001 |
|       inst                                                           |    <0.001 |
|     ov7670_clk_gen                                                   |     0.120 |
|       inst                                                           |     0.120 |
|     ov7670_controller                                                |    <0.001 |
|       inst                                                           |    <0.001 |
|         i2c_sender                                                   |    <0.001 |
|         ov7670_init                                                  |    <0.001 |
|     processing_system7_0                                             |     1.566 |
|       inst                                                           |     1.566 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                              |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                              |     0.000 |
|     processing_system7_0_axi_periph                                  |     0.004 |
|       s00_couplers                                                   |     0.003 |
|         auto_pc                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.003 |
|               RD.ar_channel_0                                        |    <0.001 |
|                 ar_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               RD.r_channel_0                                         |    <0.001 |
|                 rd_data_fifo_0                                       |    <0.001 |
|                 transaction_fifo_0                                   |    <0.001 |
|               SI_REG                                                 |     0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|                 b_pipe                                               |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               WR.aw_channel_0                                        |    <0.001 |
|                 aw_cmd_fsm_0                                         |    <0.001 |
|                 cmd_translator_0                                     |    <0.001 |
|                   incr_cmd_0                                         |    <0.001 |
|                   wrap_cmd_0                                         |    <0.001 |
|               WR.b_channel_0                                         |    <0.001 |
|                 bid_fifo_0                                           |    <0.001 |
|                 bresp_fifo_0                                         |    <0.001 |
|       xbar                                                           |    <0.001 |
|         inst                                                         |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                   |    <0.001 |
|             addr_arbiter_inst                                        |    <0.001 |
|             gen_decerr.decerr_slave_inst                             |    <0.001 |
|             reg_slice_r                                              |    <0.001 |
|             splitter_ar                                              |    <0.001 |
|             splitter_aw                                              |    <0.001 |
|     rgb2dvi_0                                                        |     0.190 |
|       U0                                                             |     0.190 |
|         ClockSerializer                                              |     0.045 |
|         DataEncoders[0].DataEncoder                                  |     0.002 |
|         DataEncoders[0].DataSerializer                               |     0.046 |
|         DataEncoders[1].DataEncoder                                  |     0.002 |
|         DataEncoders[1].DataSerializer                               |     0.047 |
|         DataEncoders[2].DataEncoder                                  |     0.002 |
|         DataEncoders[2].DataSerializer                               |     0.046 |
|         GenerateDDC.DDC_EEPROM                                       |     0.002 |
|           I2C_SlaveController                                        |     0.002 |
|             GlitchF_SCL                                              |    <0.001 |
|             GlitchF_SDA                                              |    <0.001 |
|             SyncSCL                                                  |    <0.001 |
|             SyncSDA                                                  |    <0.001 |
|         LockLostReset                                                |    <0.001 |
|           SyncAsyncx                                                 |    <0.001 |
|     rst_processing_system7_0_100M                                    |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
+----------------------------------------------------------------------+-----------+


