/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright (c) 2023 Rockchip Electronics Co., Ltd.
 */

#ifndef __RK3576_H
#define __RK3576_H
#ifdef __cplusplus
  extern "C" {
#endif
/****************************************************************************************/
/*                                                                                      */
/*                               Module Structure Section                               */
/*                                                                                      */
/****************************************************************************************/
#ifndef __ASSEMBLY__
/* DCACHE Register Structure Define */
struct DCACHE_REG {
    __IO uint32_t CACHE_CTRL;                         /* Address Offset: 0x0000 */
    __IO uint32_t CACHE_MAINTAIN[2];                  /* Address Offset: 0x0004 */
    __IO uint32_t STB_TIMEOUT_CTRL;                   /* Address Offset: 0x000C */
    __IO uint32_t RAM_DEBUG;                          /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[3];                    /* Address Offset: 0x0014 */
    __IO uint32_t CACHE_INT_EN;                       /* Address Offset: 0x0020 */
    __IO uint32_t CACHE_INT_ST;                       /* Address Offset: 0x0024 */
    __I  uint32_t CACHE_ERR_HADDR;                    /* Address Offset: 0x0028 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __I  uint32_t CACHE_STATUS;                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __I  uint32_t PMU_RD_NUM_CNT;                     /* Address Offset: 0x0040 */
    __I  uint32_t PMU_WR_NUM_CNT;                     /* Address Offset: 0x0044 */
    __I  uint32_t PMU_SRAM_RD_HIT_CNT;                /* Address Offset: 0x0048 */
    __I  uint32_t PMU_HB_RD_HIT_CNT;                  /* Address Offset: 0x004C */
    __I  uint32_t PMU_STB_RD_HIT_CNT;                 /* Address Offset: 0x0050 */
    __I  uint32_t PMU_RD_HIT_CNT;                     /* Address Offset: 0x0054 */
    __I  uint32_t PMU_WR_HIT_CNT;                     /* Address Offset: 0x0058 */
    __I  uint32_t PMU_RD_MISS_PENALTY_CNT;            /* Address Offset: 0x005C */
    __I  uint32_t PMU_WR_MISS_PENALTY_CNT;            /* Address Offset: 0x0060 */
    __I  uint32_t PMU_RD_LAT_CNT;                     /* Address Offset: 0x0064 */
    __I  uint32_t PMU_WR_LAT_CNT;                     /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[33];                   /* Address Offset: 0x006C */
    __I  uint32_t REVISION;                           /* Address Offset: 0x00F0 */
};
/* ICACHE Register Structure Define */
struct ICACHE_REG {
    __IO uint32_t CACHE_CTRL;                         /* Address Offset: 0x0000 */
    __IO uint32_t CACHE_MAINTAIN[2];                  /* Address Offset: 0x0004 */
    __IO uint32_t STB_TIMEOUT_CTRL;                   /* Address Offset: 0x000C */
    __IO uint32_t RAM_DEBUG;                          /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[3];                    /* Address Offset: 0x0014 */
    __IO uint32_t CACHE_INT_EN;                       /* Address Offset: 0x0020 */
    __IO uint32_t CACHE_INT_ST;                       /* Address Offset: 0x0024 */
    __I  uint32_t CACHE_ERR_HADDR;                    /* Address Offset: 0x0028 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __I  uint32_t CACHE_STATUS;                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __I  uint32_t PMU_RD_NUM_CNT;                     /* Address Offset: 0x0040 */
    __I  uint32_t PMU_WR_NUM_CNT;                     /* Address Offset: 0x0044 */
    __I  uint32_t PMU_SRAM_RD_HIT_CNT;                /* Address Offset: 0x0048 */
    __I  uint32_t PMU_HB_RD_HIT_CNT;                  /* Address Offset: 0x004C */
    __I  uint32_t PMU_STB_RD_HIT_CNT;                 /* Address Offset: 0x0050 */
    __I  uint32_t PMU_RD_HIT_CNT;                     /* Address Offset: 0x0054 */
    __I  uint32_t PMU_WR_HIT_CNT;                     /* Address Offset: 0x0058 */
    __I  uint32_t PMU_RD_MISS_PENALTY_CNT;            /* Address Offset: 0x005C */
    __I  uint32_t PMU_WR_MISS_PENALTY_CNT;            /* Address Offset: 0x0060 */
    __I  uint32_t PMU_RD_LAT_CNT;                     /* Address Offset: 0x0064 */
    __I  uint32_t PMU_WR_LAT_CNT;                     /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[33];                   /* Address Offset: 0x006C */
    __I  uint32_t REVISION;                           /* Address Offset: 0x00F0 */
};
/* GPIO0_IOC Register Structure Define */
struct GPIO0_IOC_REG {
    __IO uint32_t GPIO0A_IOMUX_SEL_L;                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO0A_IOMUX_SEL_H;                 /* Address Offset: 0x0004 */
    __IO uint32_t GPIO0B_IOMUX_SEL_L;                 /* Address Offset: 0x0008 */
         uint32_t RESERVED000C;                       /* Address Offset: 0x000C */
    __IO uint32_t GPIO0A_DS_L;                        /* Address Offset: 0x0010 */
    __IO uint32_t GPIO0A_DS_H;                        /* Address Offset: 0x0014 */
    __IO uint32_t GPIO0B_DS_L;                        /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t GPIO0A_PULL;                        /* Address Offset: 0x0020 */
    __IO uint32_t GPIO0B_PULL_L;                      /* Address Offset: 0x0024 */
    __IO uint32_t GPIO0A_IE;                          /* Address Offset: 0x0028 */
    __IO uint32_t GPIO0B_IE_L;                        /* Address Offset: 0x002C */
    __IO uint32_t GPIO0A_SMT;                         /* Address Offset: 0x0030 */
    __IO uint32_t GPIO0B_SMT_L;                       /* Address Offset: 0x0034 */
         uint32_t RESERVED0038[2034];                 /* Address Offset: 0x0038 */
    __IO uint32_t GPIO0B_IOMUX_SEL_H;                 /* Address Offset: 0x2000 */
    __IO uint32_t GPIO0C_IOMUX_SEL_L;                 /* Address Offset: 0x2004 */
    __IO uint32_t GPIO0C_IOMUX_SEL_H;                 /* Address Offset: 0x2008 */
    __IO uint32_t GPIO0D_IOMUX_SEL_L;                 /* Address Offset: 0x200C */
    __IO uint32_t GPIO0D_IOMUX_SEL_H;                 /* Address Offset: 0x2010 */
    __IO uint32_t GPIO0B_DS_H;                        /* Address Offset: 0x2014 */
    __IO uint32_t GPIO0C_DS_L;                        /* Address Offset: 0x2018 */
    __IO uint32_t GPIO0C_DS_H;                        /* Address Offset: 0x201C */
    __IO uint32_t GPIO0D_DS_L;                        /* Address Offset: 0x2020 */
    __IO uint32_t GPIO0D_DS_H;                        /* Address Offset: 0x2024 */
    __IO uint32_t GPIO0B_PULL_H;                      /* Address Offset: 0x2028 */
    __IO uint32_t GPIO0C_PULL;                        /* Address Offset: 0x202C */
    __IO uint32_t GPIO0D_PULL;                        /* Address Offset: 0x2030 */
    __IO uint32_t GPIO0B_IE_H;                        /* Address Offset: 0x2034 */
    __IO uint32_t GPIO0C_IE;                          /* Address Offset: 0x2038 */
    __IO uint32_t GPIO0D_IE;                          /* Address Offset: 0x203C */
    __IO uint32_t GPIO0B_SMT_H;                       /* Address Offset: 0x2040 */
    __IO uint32_t GPIO0C_SMT;                         /* Address Offset: 0x2044 */
    __IO uint32_t GPIO0D_SMT;                         /* Address Offset: 0x2048 */
};
/* GPIO1_IOC Register Structure Define */
struct GPIO1_IOC_REG {
         uint32_t RESERVED0000[4104];                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO1A_IOMUX_SEL_L;                 /* Address Offset: 0x4020 */
    __IO uint32_t GPIO1A_IOMUX_SEL_H;                 /* Address Offset: 0x4024 */
    __IO uint32_t GPIO1B_IOMUX_SEL_L;                 /* Address Offset: 0x4028 */
    __IO uint32_t GPIO1B_IOMUX_SEL_H;                 /* Address Offset: 0x402C */
    __IO uint32_t GPIO1C_IOMUX_SEL_L;                 /* Address Offset: 0x4030 */
    __IO uint32_t GPIO1C_IOMUX_SEL_H;                 /* Address Offset: 0x4034 */
    __IO uint32_t GPIO1D_IOMUX_SEL_L;                 /* Address Offset: 0x4038 */
    __IO uint32_t GPIO1D_IOMUX_SEL_H;                 /* Address Offset: 0x403C */
         uint32_t RESERVED4040[2040];                 /* Address Offset: 0x4040 */
    __IO uint32_t GPIO1A_DS_L;                        /* Address Offset: 0x6020 */
    __IO uint32_t GPIO1A_DS_H;                        /* Address Offset: 0x6024 */
    __IO uint32_t GPIO1B_DS_L;                        /* Address Offset: 0x6028 */
    __IO uint32_t GPIO1B_DS_H;                        /* Address Offset: 0x602C */
    __IO uint32_t GPIO1C_DS_L;                        /* Address Offset: 0x6030 */
    __IO uint32_t GPIO1C_DS_H;                        /* Address Offset: 0x6034 */
    __IO uint32_t GPIO1D_DS_L;                        /* Address Offset: 0x6038 */
    __IO uint32_t GPIO1D_DS_H;                        /* Address Offset: 0x603C */
         uint32_t RESERVED6040[52];                   /* Address Offset: 0x6040 */
    __IO uint32_t GPIO1A_PULL;                        /* Address Offset: 0x6110 */
    __IO uint32_t GPIO1B_PULL;                        /* Address Offset: 0x6114 */
    __IO uint32_t GPIO1C_PULL;                        /* Address Offset: 0x6118 */
    __IO uint32_t GPIO1D_PULL;                        /* Address Offset: 0x611C */
         uint32_t RESERVED6120[24];                   /* Address Offset: 0x6120 */
    __IO uint32_t GPIO1A_IE;                          /* Address Offset: 0x6180 */
    __IO uint32_t GPIO1B_IE;                          /* Address Offset: 0x6184 */
    __IO uint32_t GPIO1C_IE;                          /* Address Offset: 0x6188 */
    __IO uint32_t GPIO1D_IE;                          /* Address Offset: 0x618C */
         uint32_t RESERVED6190[32];                   /* Address Offset: 0x6190 */
    __IO uint32_t GPIO1A_SMT;                         /* Address Offset: 0x6210 */
    __IO uint32_t GPIO1B_SMT;                         /* Address Offset: 0x6214 */
    __IO uint32_t GPIO1C_SMT;                         /* Address Offset: 0x6218 */
    __IO uint32_t GPIO1D_SMT;                         /* Address Offset: 0x621C */
};
/* GPIO2_IOC Register Structure Define */
struct GPIO2_IOC_REG {
         uint32_t RESERVED0000[4112];                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO2A_IOMUX_SEL_L;                 /* Address Offset: 0x4040 */
    __IO uint32_t GPIO2A_IOMUX_SEL_H;                 /* Address Offset: 0x4044 */
    __IO uint32_t GPIO2B_IOMUX_SEL_L;                 /* Address Offset: 0x4048 */
    __IO uint32_t GPIO2B_IOMUX_SEL_H;                 /* Address Offset: 0x404C */
    __IO uint32_t GPIO2C_IOMUX_SEL_L;                 /* Address Offset: 0x4050 */
    __IO uint32_t GPIO2C_IOMUX_SEL_H;                 /* Address Offset: 0x4054 */
    __IO uint32_t GPIO2D_IOMUX_SEL_L;                 /* Address Offset: 0x4058 */
    __IO uint32_t GPIO2D_IOMUX_SEL_H;                 /* Address Offset: 0x405C */
         uint32_t RESERVED4060[2040];                 /* Address Offset: 0x4060 */
    __IO uint32_t GPIO2A_DS_L;                        /* Address Offset: 0x6040 */
    __IO uint32_t GPIO2A_DS_H;                        /* Address Offset: 0x6044 */
    __IO uint32_t GPIO2B_DS_L;                        /* Address Offset: 0x6048 */
    __IO uint32_t GPIO2B_DS_H;                        /* Address Offset: 0x604C */
    __IO uint32_t GPIO2C_DS_L;                        /* Address Offset: 0x6050 */
    __IO uint32_t GPIO2C_DS_H;                        /* Address Offset: 0x6054 */
    __IO uint32_t GPIO2D_DS_L;                        /* Address Offset: 0x6058 */
    __IO uint32_t GPIO2D_DS_H;                        /* Address Offset: 0x605C */
         uint32_t RESERVED6060[48];                   /* Address Offset: 0x6060 */
    __IO uint32_t GPIO2A_PULL;                        /* Address Offset: 0x6120 */
    __IO uint32_t GPIO2B_PULL;                        /* Address Offset: 0x6124 */
    __IO uint32_t GPIO2C_PULL;                        /* Address Offset: 0x6128 */
    __IO uint32_t GPIO2D_PULL;                        /* Address Offset: 0x612C */
         uint32_t RESERVED6130[24];                   /* Address Offset: 0x6130 */
    __IO uint32_t GPIO2A_IE;                          /* Address Offset: 0x6190 */
    __IO uint32_t GPIO2B_IE;                          /* Address Offset: 0x6194 */
    __IO uint32_t GPIO2C_IE;                          /* Address Offset: 0x6198 */
    __IO uint32_t GPIO2D_IE;                          /* Address Offset: 0x619C */
         uint32_t RESERVED61A0[32];                   /* Address Offset: 0x61A0 */
    __IO uint32_t GPIO2A_SMT;                         /* Address Offset: 0x6220 */
    __IO uint32_t GPIO2B_SMT;                         /* Address Offset: 0x6224 */
    __IO uint32_t GPIO2C_SMT;                         /* Address Offset: 0x6228 */
    __IO uint32_t GPIO2D_SMT;                         /* Address Offset: 0x622C */
};
/* GPIO3_IOC Register Structure Define */
struct GPIO3_IOC_REG {
         uint32_t RESERVED0000[4120];                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO3A_IOMUX_SEL_L;                 /* Address Offset: 0x4060 */
    __IO uint32_t GPIO3A_IOMUX_SEL_H;                 /* Address Offset: 0x4064 */
    __IO uint32_t GPIO3B_IOMUX_SEL_L;                 /* Address Offset: 0x4068 */
    __IO uint32_t GPIO3B_IOMUX_SEL_H;                 /* Address Offset: 0x406C */
    __IO uint32_t GPIO3C_IOMUX_SEL_L;                 /* Address Offset: 0x4070 */
    __IO uint32_t GPIO3C_IOMUX_SEL_H;                 /* Address Offset: 0x4074 */
    __IO uint32_t GPIO3D_IOMUX_SEL_L;                 /* Address Offset: 0x4078 */
    __IO uint32_t GPIO3D_IOMUX_SEL_H;                 /* Address Offset: 0x407C */
         uint32_t RESERVED4080[2040];                 /* Address Offset: 0x4080 */
    __IO uint32_t GPIO3A_DS_L;                        /* Address Offset: 0x6060 */
    __IO uint32_t GPIO3A_DS_H;                        /* Address Offset: 0x6064 */
    __IO uint32_t GPIO3B_DS_L;                        /* Address Offset: 0x6068 */
    __IO uint32_t GPIO3B_DS_H;                        /* Address Offset: 0x606C */
    __IO uint32_t GPIO3C_DS_L;                        /* Address Offset: 0x6070 */
    __IO uint32_t GPIO3C_DS_H;                        /* Address Offset: 0x6074 */
    __IO uint32_t GPIO3D_DS_L;                        /* Address Offset: 0x6078 */
    __IO uint32_t GPIO3D_DS_H;                        /* Address Offset: 0x607C */
         uint32_t RESERVED6080[44];                   /* Address Offset: 0x6080 */
    __IO uint32_t GPIO3A_PULL;                        /* Address Offset: 0x6130 */
    __IO uint32_t GPIO3B_PULL;                        /* Address Offset: 0x6134 */
    __IO uint32_t GPIO3C_PULL;                        /* Address Offset: 0x6138 */
    __IO uint32_t GPIO3D_PULL;                        /* Address Offset: 0x613C */
         uint32_t RESERVED6140[24];                   /* Address Offset: 0x6140 */
    __IO uint32_t GPIO3A_IE;                          /* Address Offset: 0x61A0 */
    __IO uint32_t GPIO3B_IE;                          /* Address Offset: 0x61A4 */
    __IO uint32_t GPIO3C_IE;                          /* Address Offset: 0x61A8 */
    __IO uint32_t GPIO3D_IE;                          /* Address Offset: 0x61AC */
         uint32_t RESERVED61B0[32];                   /* Address Offset: 0x61B0 */
    __IO uint32_t GPIO3A_SMT;                         /* Address Offset: 0x6230 */
    __IO uint32_t GPIO3B_SMT;                         /* Address Offset: 0x6234 */
    __IO uint32_t GPIO3C_SMT;                         /* Address Offset: 0x6238 */
    __IO uint32_t GPIO3D_SMT;                         /* Address Offset: 0x623C */
};
/* GPIO4_IOC Register Structure Define */
struct GPIO4_IOC_REG {
         uint32_t RESERVED0000[4128];                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO4A_IOMUX_SEL_L;                 /* Address Offset: 0x4080 */
    __IO uint32_t GPIO4A_IOMUX_SEL_H;                 /* Address Offset: 0x4084 */
    __IO uint32_t GPIO4B_IOMUX_SEL_L;                 /* Address Offset: 0x4088 */
    __IO uint32_t GPIO4B_IOMUX_SEL_H;                 /* Address Offset: 0x408C */
         uint32_t RESERVED4090[2044];                 /* Address Offset: 0x4090 */
    __IO uint32_t GPIO4A_DS_L;                        /* Address Offset: 0x6080 */
    __IO uint32_t GPIO4A_DS_H;                        /* Address Offset: 0x6084 */
    __IO uint32_t GPIO4B_DS_L;                        /* Address Offset: 0x6088 */
    __IO uint32_t GPIO4B_DS_H;                        /* Address Offset: 0x608C */
         uint32_t RESERVED6090[44];                   /* Address Offset: 0x6090 */
    __IO uint32_t GPIO4A_PULL;                        /* Address Offset: 0x6140 */
    __IO uint32_t GPIO4B_PULL;                        /* Address Offset: 0x6144 */
         uint32_t RESERVED6148[26];                   /* Address Offset: 0x6148 */
    __IO uint32_t GPIO4A_IE;                          /* Address Offset: 0x61B0 */
    __IO uint32_t GPIO4B_IE;                          /* Address Offset: 0x61B4 */
         uint32_t RESERVED61B8[34];                   /* Address Offset: 0x61B8 */
    __IO uint32_t GPIO4A_SMT;                         /* Address Offset: 0x6240 */
    __IO uint32_t GPIO4B_SMT;                         /* Address Offset: 0x6244 */
         uint32_t RESERVED6248[3986];                 /* Address Offset: 0x6248 */
    __IO uint32_t GPIO4C_DS_L;                        /* Address Offset: 0xA090 */
    __IO uint32_t GPIO4C_DS_H;                        /* Address Offset: 0xA094 */
         uint32_t RESERVEDA098[44];                   /* Address Offset: 0xA098 */
    __IO uint32_t GPIO4C_PULL;                        /* Address Offset: 0xA148 */
         uint32_t RESERVEDA14C[27];                   /* Address Offset: 0xA14C */
    __IO uint32_t GPIO4C_IE;                          /* Address Offset: 0xA1B8 */
         uint32_t RESERVEDA1BC[35];                   /* Address Offset: 0xA1BC */
    __IO uint32_t GPIO4C_SMT;                         /* Address Offset: 0xA248 */
         uint32_t RESERVEDA24C[81];                   /* Address Offset: 0xA24C */
    __IO uint32_t GPIO4C_IOMUX_SEL_L;                 /* Address Offset: 0xA390 */
    __IO uint32_t GPIO4C_IOMUX_SEL_H;                 /* Address Offset: 0xA394 */
         uint32_t RESERVEDA398[832];                  /* Address Offset: 0xA398 */
    __IO uint32_t GPIO4D_DS_L;                        /* Address Offset: 0xB098 */
         uint32_t RESERVEDB09C[44];                   /* Address Offset: 0xB09C */
    __IO uint32_t GPIO4D_PULL;                        /* Address Offset: 0xB14C */
         uint32_t RESERVEDB150[27];                   /* Address Offset: 0xB150 */
    __IO uint32_t GPIO4D_IE;                          /* Address Offset: 0xB1BC */
         uint32_t RESERVEDB1C0[35];                   /* Address Offset: 0xB1C0 */
    __IO uint32_t GPIO4D_SMT;                         /* Address Offset: 0xB24C */
         uint32_t RESERVEDB250[82];                   /* Address Offset: 0xB250 */
    __IO uint32_t GPIO4D_IOMUX_SEL_L;                 /* Address Offset: 0xB398 */
};
/* CRU Register Structure Define */
struct CRU_REG {
    __IO uint32_t BPLL_CON[7];                        /* Address Offset: 0x0000 */
         uint32_t RESERVED001C[81];                   /* Address Offset: 0x001C */
    __IO uint32_t VPLL_CON[7];                        /* Address Offset: 0x0160 */
         uint32_t RESERVED017C;                       /* Address Offset: 0x017C */
    __IO uint32_t AUPLL_CON[7];                       /* Address Offset: 0x0180 */
         uint32_t RESERVED019C;                       /* Address Offset: 0x019C */
    __IO uint32_t CPLL_CON[7];                        /* Address Offset: 0x01A0 */
         uint32_t RESERVED01BC;                       /* Address Offset: 0x01BC */
    __IO uint32_t GPLL_CON[7];                        /* Address Offset: 0x01C0 */
         uint32_t RESERVED01DC[41];                   /* Address Offset: 0x01DC */
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[181];                    /* Address Offset: 0x0300 */
         uint32_t RESERVED05D4[139];                  /* Address Offset: 0x05D4 */
    __IO uint32_t GATE_CON[80];                       /* Address Offset: 0x0800 */
         uint32_t RESERVED0940[176];                  /* Address Offset: 0x0940 */
    __IO uint32_t GLB_CNT_TH;                         /* Address Offset: 0x0C00 */
    __IO uint32_t GLBRST_ST;                          /* Address Offset: 0x0C04 */
    __IO uint32_t GLB_SRST_FST_VALUE;                 /* Address Offset: 0x0C08 */
    __IO uint32_t GLB_SRST_SND_VALUE;                 /* Address Offset: 0x0C0C */
    __IO uint32_t GLB_RST_CON;                        /* Address Offset: 0x0C10 */
    __IO uint32_t GLBRST_ST_NCLR;                     /* Address Offset: 0x0C14 */
         uint32_t RESERVED0C18[12];                   /* Address Offset: 0x0C18 */
    __IO uint32_t CRU_NON_SECURE_GATING_CON00;        /* Address Offset: 0x0C48 */
         uint32_t RESERVED0C4C[22];                   /* Address Offset: 0x0C4C */
    __IO uint32_t QCHANNEL_CON01;                     /* Address Offset: 0x0CA4 */
         uint32_t RESERVED0CA8[6];                    /* Address Offset: 0x0CA8 */
    __IO uint32_t SMOTH_DIVFREE_CON00;                /* Address Offset: 0x0CC0 */
    __IO uint32_t SMOTH_DIVFREE_CON01;                /* Address Offset: 0x0CC4 */
    __IO uint32_t SMOTH_DIVFREE_CON02;                /* Address Offset: 0x0CC8 */
         uint32_t RESERVED0CCC[2];                    /* Address Offset: 0x0CCC */
    __IO uint32_t FRACDIV_HIGH16BIT_CON00;            /* Address Offset: 0x0CD4 */
    __IO uint32_t FRACDIV_HIGH16BIT_CON01;            /* Address Offset: 0x0CD8 */
    __IO uint32_t FRACDIV_HIGH16BIT_CON02;            /* Address Offset: 0x0CDC */
    __IO uint32_t FRACDIV_HIGH16BIT_CON03;            /* Address Offset: 0x0CE0 */
         uint32_t RESERVED0CE4[11];                   /* Address Offset: 0x0CE4 */
    __IO uint32_t AUTOCS_HCLK_TOP_BIU_CON0;           /* Address Offset: 0x0D10 */
    __IO uint32_t AUTOCS_HCLK_TOP_BIU_CON1;           /* Address Offset: 0x0D14 */
         uint32_t RESERVED0D18[2];                    /* Address Offset: 0x0D18 */
    __IO uint32_t AUTOCS_ACLK_BUS_ROOT_CON0;          /* Address Offset: 0x0D20 */
    __IO uint32_t AUTOCS_ACLK_BUS_ROOT_CON1;          /* Address Offset: 0x0D24 */
    __IO uint32_t AUTOCS_PCLK_BUS_ROOT_CON0;          /* Address Offset: 0x0D28 */
    __IO uint32_t AUTOCS_PCLK_BUS_ROOT_CON1;          /* Address Offset: 0x0D2C */
         uint32_t RESERVED0D30[2];                    /* Address Offset: 0x0D30 */
    __IO uint32_t AUTOCS_HCLK_RKNN_ROOT_CON0;         /* Address Offset: 0x0D38 */
    __IO uint32_t AUTOCS_HCLK_RKNN_ROOT_CON1;         /* Address Offset: 0x0D3C */
    __IO uint32_t AUTOCS_ACLK_NVM_ROOT_CON0;          /* Address Offset: 0x0D40 */
    __IO uint32_t AUTOCS_ACLK_NVM_ROOT_CON1;          /* Address Offset: 0x0D44 */
    __IO uint32_t AUTOCS_ACLK_PHP_ROOT_CON0;          /* Address Offset: 0x0D48 */
    __IO uint32_t AUTOCS_ACLK_PHP_ROOT_CON1;          /* Address Offset: 0x0D4C */
    __IO uint32_t AUTOCS_ACLK_RKVDEC_ROOT_CON0;       /* Address Offset: 0x0D50 */
    __IO uint32_t AUTOCS_ACLK_RKVDEC_ROOT_CON1;       /* Address Offset: 0x0D54 */
         uint32_t RESERVED0D58[4];                    /* Address Offset: 0x0D58 */
    __IO uint32_t AUTOCS_ACLK_USB_ROOT_CON0;          /* Address Offset: 0x0D68 */
    __IO uint32_t AUTOCS_ACLK_USB_ROOT_CON1;          /* Address Offset: 0x0D6C */
    __IO uint32_t AUTOCS_ACLK_VPU_ROOT_CON0;          /* Address Offset: 0x0D70 */
    __IO uint32_t AUTOCS_ACLK_VPU_ROOT_CON1;          /* Address Offset: 0x0D74 */
    __IO uint32_t AUTOCS_ACLK_VPU_LOW_ROOT_CON0;      /* Address Offset: 0x0D78 */
    __IO uint32_t AUTOCS_ACLK_VPU_LOW_ROOT_CON1;      /* Address Offset: 0x0D7C */
    __IO uint32_t AUTOCS_ACLK_JPEG_ROOT_CON0;         /* Address Offset: 0x0D80 */
    __IO uint32_t AUTOCS_ACLK_JPEG_ROOT_CON1;         /* Address Offset: 0x0D84 */
    __IO uint32_t AUTOCS_ACLK_VEPU0_ROOT_CON0;        /* Address Offset: 0x0D88 */
    __IO uint32_t AUTOCS_ACLK_VEPU0_ROOT_CON1;        /* Address Offset: 0x0D8C */
         uint32_t RESERVED0D90[2];                    /* Address Offset: 0x0D90 */
    __IO uint32_t AUTOCS_ACLK_VI_ROOT_CON0;           /* Address Offset: 0x0D98 */
    __IO uint32_t AUTOCS_ACLK_VI_ROOT_CON1;           /* Address Offset: 0x0D9C */
    __IO uint32_t AUTOCS_ACLK_VOP_ROOT_CON0;          /* Address Offset: 0x0DA0 */
    __IO uint32_t AUTOCS_ACLK_VOP_ROOT_CON1;          /* Address Offset: 0x0DA4 */
         uint32_t RESERVED0DA8[2];                    /* Address Offset: 0x0DA8 */
    __IO uint32_t AUTOCS_ACLK_VPU_MID_ROOT_CON0;      /* Address Offset: 0x0DB0 */
    __IO uint32_t AUTOCS_ACLK_VPU_MID_ROOT_CON1;      /* Address Offset: 0x0DB4 */
    __IO uint32_t AUTOCS_ACLK_TOP_BIU_CON0;           /* Address Offset: 0x0DB8 */
    __IO uint32_t AUTOCS_ACLK_TOP_BIU_CON1;           /* Address Offset: 0x0DBC */
         uint32_t RESERVED0DC0[10];                   /* Address Offset: 0x0DC0 */
    __IO uint32_t AUTOCS_ACLK_CENTER_ROOT_CON0;       /* Address Offset: 0x0DE8 */
    __IO uint32_t AUTOCS_ACLK_CENTER_ROOT_CON1;       /* Address Offset: 0x0DEC */
    __IO uint32_t AUTOCS_ACLK_CENTER_LOW_ROOT_CON0;   /* Address Offset: 0x0DF0 */
    __IO uint32_t AUTOCS_ACLK_CENTER_LOW_ROOT_CON1;   /* Address Offset: 0x0DF4 */
         uint32_t RESERVED0DF8[8];                    /* Address Offset: 0x0DF8 */
    __IO uint32_t AUTOCS_HCLK_BUS_CM0_ROOT_CON0;      /* Address Offset: 0x0E18 */
    __IO uint32_t AUTOCS_HCLK_BUS_CM0_ROOT_CON1;      /* Address Offset: 0x0E1C */
    __IO uint32_t AUTOCS_PCLK_NPUTOP_ROOT_CON0;       /* Address Offset: 0x0E20 */
    __IO uint32_t AUTOCS_PCLK_NPUTOP_ROOT_CON1;       /* Address Offset: 0x0E24 */
    __IO uint32_t AUTOCS_HCLK_NPU_CM0_ROOT_CON0;      /* Address Offset: 0x0E28 */
    __IO uint32_t AUTOCS_HCLK_NPU_CM0_ROOT_CON1;      /* Address Offset: 0x0E2C */
    __IO uint32_t AUTOCS_HCLK_NVM_ROOT_CON0;          /* Address Offset: 0x0E30 */
    __IO uint32_t AUTOCS_HCLK_NVM_ROOT_CON1;          /* Address Offset: 0x0E34 */
    __IO uint32_t AUTOCS_PCLK_PHP_ROOT_CON0;          /* Address Offset: 0x0E38 */
    __IO uint32_t AUTOCS_PCLK_PHP_ROOT_CON1;          /* Address Offset: 0x0E3C */
         uint32_t RESERVED0E40[2];                    /* Address Offset: 0x0E40 */
    __IO uint32_t AUTOCS_HCLK_RKVDEC_ROOT_CON0;       /* Address Offset: 0x0E48 */
    __IO uint32_t AUTOCS_HCLK_RKVDEC_ROOT_CON1;       /* Address Offset: 0x0E4C */
         uint32_t RESERVED0E50[2];                    /* Address Offset: 0x0E50 */
    __IO uint32_t AUTOCS_PCLK_TOP_ROOT_CON0;          /* Address Offset: 0x0E58 */
    __IO uint32_t AUTOCS_PCLK_TOP_ROOT_CON1;          /* Address Offset: 0x0E5C */
         uint32_t RESERVED0E60[4];                    /* Address Offset: 0x0E60 */
    __IO uint32_t AUTOCS_PCLK_USB_ROOT_CON0;          /* Address Offset: 0x0E70 */
    __IO uint32_t AUTOCS_PCLK_USB_ROOT_CON1;          /* Address Offset: 0x0E74 */
    __IO uint32_t AUTOCS_HCLK_VPU_ROOT_CON0;          /* Address Offset: 0x0E78 */
    __IO uint32_t AUTOCS_HCLK_VPU_ROOT_CON1;          /* Address Offset: 0x0E7C */
    __IO uint32_t AUTOCS_HCLK_VEPU0_ROOT_CON0;        /* Address Offset: 0x0E80 */
    __IO uint32_t AUTOCS_HCLK_VEPU0_ROOT_CON1;        /* Address Offset: 0x0E84 */
         uint32_t RESERVED0E88[2];                    /* Address Offset: 0x0E88 */
    __IO uint32_t AUTOCS_HCLK_VI_ROOT_CON0;           /* Address Offset: 0x0E90 */
    __IO uint32_t AUTOCS_HCLK_VI_ROOT_CON1;           /* Address Offset: 0x0E94 */
    __IO uint32_t AUTOCS_PCLK_VI_ROOT_CON0;           /* Address Offset: 0x0E98 */
    __IO uint32_t AUTOCS_PCLK_VI_ROOT_CON1;           /* Address Offset: 0x0E9C */
         uint32_t RESERVED0EA0[2];                    /* Address Offset: 0x0EA0 */
    __IO uint32_t AUTOCS_HCLK_VOP_ROOT_CON0;          /* Address Offset: 0x0EA8 */
    __IO uint32_t AUTOCS_HCLK_VOP_ROOT_CON1;          /* Address Offset: 0x0EAC */
    __IO uint32_t AUTOCS_PCLK_VOP_ROOT_CON0;          /* Address Offset: 0x0EB0 */
    __IO uint32_t AUTOCS_PCLK_VOP_ROOT_CON1;          /* Address Offset: 0x0EB4 */
    __IO uint32_t AUTOCS_HCLK_VO0_ROOT_CON0;          /* Address Offset: 0x0EB8 */
    __IO uint32_t AUTOCS_HCLK_VO0_ROOT_CON1;          /* Address Offset: 0x0EBC */
         uint32_t RESERVED0EC0[8];                    /* Address Offset: 0x0EC0 */
    __IO uint32_t AUTOCS_ACLK_TOP_MID_BIU_CON0;       /* Address Offset: 0x0EE0 */
    __IO uint32_t AUTOCS_ACLK_TOP_MID_BIU_CON1;       /* Address Offset: 0x0EE4 */
    __IO uint32_t AUTOCS_PCLK_VO1_ROOT_CON0;          /* Address Offset: 0x0EE8 */
    __IO uint32_t AUTOCS_PCLK_VO1_ROOT_CON1;          /* Address Offset: 0x0EEC */
    __IO uint32_t AUTOCS_HCLK_VO1_ROOT_CON0;          /* Address Offset: 0x0EF0 */
    __IO uint32_t AUTOCS_HCLK_VO1_ROOT_CON1;          /* Address Offset: 0x0EF4 */
         uint32_t RESERVED0EF8[2];                    /* Address Offset: 0x0EF8 */
    __IO uint32_t AUTOCS_HCLK_DDR_ROOT_CON0;          /* Address Offset: 0x0F00 */
    __IO uint32_t AUTOCS_HCLK_DDR_ROOT_CON1;          /* Address Offset: 0x0F04 */
    __IO uint32_t AUTOCS_PCLK_CENTER_ROOT_CON0;       /* Address Offset: 0x0F08 */
    __IO uint32_t AUTOCS_PCLK_CENTER_ROOT_CON1;       /* Address Offset: 0x0F0C */
    __IO uint32_t AUTOCS_ACLK_DDR_ROOT_CON0;          /* Address Offset: 0x0F10 */
    __IO uint32_t AUTOCS_ACLK_DDR_ROOT_CON1;          /* Address Offset: 0x0F14 */
    __IO uint32_t AUTOCS_ACLK_VO1_ROOT_CON0;          /* Address Offset: 0x0F18 */
    __IO uint32_t AUTOCS_ACLK_VO1_ROOT_CON1;          /* Address Offset: 0x0F1C */
    __IO uint32_t AUTOCS_HCLK_CENTER_ROOT_CON0;       /* Address Offset: 0x0F20 */
    __IO uint32_t AUTOCS_HCLK_CENTER_ROOT_CON1;       /* Address Offset: 0x0F24 */
         uint32_t RESERVED0F28[2];                    /* Address Offset: 0x0F28 */
    __IO uint32_t AUTOCS_CLK_GPU_INNER_CON0;          /* Address Offset: 0x0F30 */
    __IO uint32_t AUTOCS_CLK_GPU_INNER_CON1;          /* Address Offset: 0x0F34 */
         uint32_t RESERVED0F38[2];                    /* Address Offset: 0x0F38 */
    __IO uint32_t AUTOCS_HCLK_AUDIO_ROOT_CON0;        /* Address Offset: 0x0F40 */
    __IO uint32_t AUTOCS_HCLK_AUDIO_ROOT_CON1;        /* Address Offset: 0x0F44 */
         uint32_t RESERVED0F48[2];                    /* Address Offset: 0x0F48 */
    __IO uint32_t AUTOCS_PCLK_DDR_ROOT_CON0;          /* Address Offset: 0x0F50 */
    __IO uint32_t AUTOCS_PCLK_DDR_ROOT_CON1;          /* Address Offset: 0x0F54 */
    __IO uint32_t AUTOCS_CLK_ISP0_CORE_ROOT_CON0;     /* Address Offset: 0x0F58 */
    __IO uint32_t AUTOCS_CLK_ISP0_CORE_ROOT_CON1;     /* Address Offset: 0x0F5C */
    __IO uint32_t AUTOCS_CLK_VEPU0_CORE_ROOT_CON0;    /* Address Offset: 0x0F60 */
    __IO uint32_t AUTOCS_CLK_VEPU0_CORE_ROOT_CON1;    /* Address Offset: 0x0F64 */
    __IO uint32_t AUTOCS_ACLK_VEPU1_ROOT_CON0;        /* Address Offset: 0x0F68 */
    __IO uint32_t AUTOCS_ACLK_VEPU1_ROOT_CON1;        /* Address Offset: 0x0F6C */
    __IO uint32_t AUTOCS_HCLK_VEPU1_ROOT_CON0;        /* Address Offset: 0x0F70 */
    __IO uint32_t AUTOCS_HCLK_VEPU1_ROOT_CON1;        /* Address Offset: 0x0F74 */
    __IO uint32_t AUTOCS_CLK_VEPU1_CORE_ROOT_CON0;    /* Address Offset: 0x0F78 */
    __IO uint32_t AUTOCS_CLK_VEPU1_CORE_ROOT_CON1;    /* Address Offset: 0x0F7C */
};
/* PHPTOPCRU Register Structure Define */
struct PHPTOPCRU_REG {
         uint32_t RESERVED0000[128];                  /* Address Offset: 0x0000 */
    __IO uint32_t PPLL_CON[7];                        /* Address Offset: 0x0200 */
         uint32_t RESERVED021C[57];                   /* Address Offset: 0x021C */
    __IO uint32_t CLKSEL_CON[2];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0308[318];                  /* Address Offset: 0x0308 */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0808[126];                  /* Address Offset: 0x0808 */
    __IO uint32_t SOFTRST_CON[2];                     /* Address Offset: 0x0A00 */
};
/* SECURECRU Register Structure Define */
struct SECURECRU_REG {
         uint32_t RESERVED0000[192];                  /* Address Offset: 0x0000 */
    __IO uint32_t CLKSEL_CON00;                       /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON00;                         /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON00;                      /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A04[193];                  /* Address Offset: 0x0A04 */
    __IO uint32_t AUTOCS_HCLK_SECURE_NS_ROOT_CON0;    /* Address Offset: 0x0D08 */
    __IO uint32_t AUTOCS_HCLK_SECURE_NS_ROOT_CON1;    /* Address Offset: 0x0D0C */
         uint32_t RESERVED0D10[52];                   /* Address Offset: 0x0D10 */
    __IO uint32_t AUTOCS_PCLK_SECURE_NS_ROOT_CON0;    /* Address Offset: 0x0DE0 */
    __IO uint32_t AUTOCS_PCLK_SECURE_NS_ROOT_CON1;    /* Address Offset: 0x0DE4 */
         uint32_t RESERVED0DE8[3206];                 /* Address Offset: 0x0DE8 */
    __IO uint32_t CLKSEL_CON10;                       /* Address Offset: 0x4000 */
    __IO uint32_t CLKSEL_CON11;                       /* Address Offset: 0x4004 */
         uint32_t RESERVED4008[2];                    /* Address Offset: 0x4008 */
    __IO uint32_t CLKSEL_CON14;                       /* Address Offset: 0x4010 */
         uint32_t RESERVED4014;                       /* Address Offset: 0x4014 */
    __IO uint32_t CLKSEL_CON16;                       /* Address Offset: 0x4018 */
         uint32_t RESERVED401C[3];                    /* Address Offset: 0x401C */
    __IO uint32_t GATE_CON10;                         /* Address Offset: 0x4028 */
    __IO uint32_t GATE_CON11;                         /* Address Offset: 0x402C */
    __IO uint32_t GATE_CON12;                         /* Address Offset: 0x4030 */
    __IO uint32_t GATE_CON13;                         /* Address Offset: 0x4034 */
    __IO uint32_t GATE_CON14;                         /* Address Offset: 0x4038 */
    __IO uint32_t GATE_CON15;                         /* Address Offset: 0x403C */
         uint32_t RESERVED4040[4];                    /* Address Offset: 0x4040 */
    __IO uint32_t SOFTRST_CON10;                      /* Address Offset: 0x4050 */
    __IO uint32_t SOFTRST_CON11;                      /* Address Offset: 0x4054 */
    __IO uint32_t SOFTRST_CON12;                      /* Address Offset: 0x4058 */
    __IO uint32_t SOFTRST_CON13;                      /* Address Offset: 0x405C */
    __IO uint32_t SOFTRST_CON14;                      /* Address Offset: 0x4060 */
    __IO uint32_t SOFTRST_CON15;                      /* Address Offset: 0x4064 */
         uint32_t RESERVED4068[110];                  /* Address Offset: 0x4068 */
    __IO uint32_t SPLL_CON0;                          /* Address Offset: 0x4220 */
    __IO uint32_t SPLL_CON1;                          /* Address Offset: 0x4224 */
         uint32_t RESERVED4228[2];                    /* Address Offset: 0x4228 */
    __IO uint32_t SPLL_CON4;                          /* Address Offset: 0x4230 */
    __IO uint32_t SPLL_CON5;                          /* Address Offset: 0x4234 */
    __IO uint32_t SPLL_CON6;                          /* Address Offset: 0x4238 */
         uint32_t RESERVED423C[17];                   /* Address Offset: 0x423C */
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x4280 */
         uint32_t RESERVED4284[675];                  /* Address Offset: 0x4284 */
    __IO uint32_t AUTOCS_ACLK_SECURE_S_ROOT_CON0;     /* Address Offset: 0x4D10 */
    __IO uint32_t AUTOCS_ACLK_SECURE_S_ROOT_CON1;     /* Address Offset: 0x4D14 */
    __IO uint32_t AUTOCS_HCLK_SECURE_S_ROOT_CON0;     /* Address Offset: 0x4D18 */
    __IO uint32_t AUTOCS_HCLK_SECURE_S_ROOT_CON1;     /* Address Offset: 0x4D1C */
    __IO uint32_t AUTOCS_PCLK_SECURE_S_ROOT_CON0;     /* Address Offset: 0x4D20 */
    __IO uint32_t AUTOCS_PCLK_SECURE_S_ROOT_CON1;     /* Address Offset: 0x4D24 */
};
/* PMU1CRU Register Structure Define */
struct PMU1CRU_REG {
         uint32_t RESERVED0000[192];                  /* Address Offset: 0x0000 */
    __IO uint32_t CLKSEL_CON00;                       /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[2];                    /* Address Offset: 0x0304 */
    __IO uint32_t CLKSEL_CON03;                       /* Address Offset: 0x030C */
    __IO uint32_t CLKSEL_CON04;                       /* Address Offset: 0x0310 */
    __IO uint32_t CLKSEL_CON05;                       /* Address Offset: 0x0314 */
    __IO uint32_t CLKSEL_CON06;                       /* Address Offset: 0x0318 */
         uint32_t RESERVED031C;                       /* Address Offset: 0x031C */
    __IO uint32_t CLKSEL_CON08;                       /* Address Offset: 0x0320 */
         uint32_t RESERVED0324[2];                    /* Address Offset: 0x0324 */
    __IO uint32_t CLKSEL_CON11;                       /* Address Offset: 0x032C */
         uint32_t RESERVED0330[8];                    /* Address Offset: 0x0330 */
    __IO uint32_t CLKSEL_CON20;                       /* Address Offset: 0x0350 */
    __IO uint32_t CLKSEL_CON21;                       /* Address Offset: 0x0354 */
         uint32_t RESERVED0358[298];                  /* Address Offset: 0x0358 */
    __IO uint32_t GATE_CON00;                         /* Address Offset: 0x0800 */
    __IO uint32_t GATE_CON01;                         /* Address Offset: 0x0804 */
    __IO uint32_t GATE_CON02;                         /* Address Offset: 0x0808 */
    __IO uint32_t GATE_CON03;                         /* Address Offset: 0x080C */
    __IO uint32_t GATE_CON04;                         /* Address Offset: 0x0810 */
    __IO uint32_t GATE_CON05;                         /* Address Offset: 0x0814 */
    __IO uint32_t GATE_CON06;                         /* Address Offset: 0x0818 */
    __IO uint32_t GATE_CON07;                         /* Address Offset: 0x081C */
         uint32_t RESERVED0820[120];                  /* Address Offset: 0x0820 */
    __IO uint32_t SOFTRST_CON00;                      /* Address Offset: 0x0A00 */
    __IO uint32_t SOFTRST_CON01;                      /* Address Offset: 0x0A04 */
    __IO uint32_t SOFTRST_CON02;                      /* Address Offset: 0x0A08 */
    __IO uint32_t SOFTRST_CON03;                      /* Address Offset: 0x0A0C */
    __IO uint32_t SOFTRST_CON04;                      /* Address Offset: 0x0A10 */
    __IO uint32_t SOFTRST_CON05;                      /* Address Offset: 0x0A14 */
    __IO uint32_t SOFTRST_CON06;                      /* Address Offset: 0x0A18 */
    __IO uint32_t SOFTRST_CON07;                      /* Address Offset: 0x0A1C */
         uint32_t RESERVED0A20[56];                   /* Address Offset: 0x0A20 */
    __IO uint32_t AUTOCS_PCLK_PMU0_ROOT_SRC_CON0;     /* Address Offset: 0x0B00 */
    __IO uint32_t AUTOCS_PCLK_PMU0_ROOT_SRC_CON1;     /* Address Offset: 0x0B04 */
    __IO uint32_t AUTOCS_HCLK_PMU1_ROOT_SRC_CON0;     /* Address Offset: 0x0B08 */
    __IO uint32_t AUTOCS_HCLK_PMU1_ROOT_SRC_CON1;     /* Address Offset: 0x0B0C */
    __IO uint32_t AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0;  /* Address Offset: 0x0B10 */
    __IO uint32_t AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1;  /* Address Offset: 0x0B14 */
         uint32_t RESERVED0B18[10];                   /* Address Offset: 0x0B18 */
    __IO uint32_t DEEPSLOW_DETECT_CON;                /* Address Offset: 0x0B40 */
    __IO uint32_t DEEPSLOW_DETECT_ST;                 /* Address Offset: 0x0B44 */
         uint32_t RESERVED0B48[3374];                 /* Address Offset: 0x0B48 */
    __IO uint32_t CLKSEL_CON30;                       /* Address Offset: 0x4000 */
         uint32_t RESERVED4004;                       /* Address Offset: 0x4004 */
    __IO uint32_t CLKSEL_CON32;                       /* Address Offset: 0x4008 */
         uint32_t RESERVED400C[7];                    /* Address Offset: 0x400C */
    __IO uint32_t GATE_CON10;                         /* Address Offset: 0x4028 */
         uint32_t RESERVED402C;                       /* Address Offset: 0x402C */
    __IO uint32_t GATE_CON12;                         /* Address Offset: 0x4030 */
         uint32_t RESERVED4034[7];                    /* Address Offset: 0x4034 */
    __IO uint32_t SOFTRST_CON10;                      /* Address Offset: 0x4050 */
         uint32_t RESERVED4054;                       /* Address Offset: 0x4054 */
    __IO uint32_t SOFTRST_CON12;                      /* Address Offset: 0x4058 */
};
/* DDR0CRU Register Structure Define */
struct DDR0CRU_REG {
    __IO uint32_t D0APLL_CON0;                        /* Address Offset: 0x0000 */
    __IO uint32_t D0APLL_CON1;                        /* Address Offset: 0x0004 */
    __IO uint32_t D0APLL_CON2;                        /* Address Offset: 0x0008 */
    __IO uint32_t D0APLL_CON3;                        /* Address Offset: 0x000C */
    __IO uint32_t D0APLL_CON4;                        /* Address Offset: 0x0010 */
    __IO uint32_t D0APLL_CON5;                        /* Address Offset: 0x0014 */
    __IO uint32_t D0APLL_CON6;                        /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D0BPLL_CON0;                        /* Address Offset: 0x0020 */
    __IO uint32_t D0BPLL_CON1;                        /* Address Offset: 0x0024 */
    __IO uint32_t D0BPLL_CON2;                        /* Address Offset: 0x0028 */
    __IO uint32_t D0BPLL_CON3;                        /* Address Offset: 0x002C */
    __IO uint32_t D0BPLL_CON4;                        /* Address Offset: 0x0030 */
    __IO uint32_t D0BPLL_CON5;                        /* Address Offset: 0x0034 */
    __IO uint32_t D0BPLL_CON6;                        /* Address Offset: 0x0038 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON00;                       /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON00;                         /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON00;                      /* Address Offset: 0x0A00 */
};
/* DDR1CRU Register Structure Define */
struct DDR1CRU_REG {
    __IO uint32_t D1APLL_CON0;                        /* Address Offset: 0x0000 */
    __IO uint32_t D1APLL_CON1;                        /* Address Offset: 0x0004 */
    __IO uint32_t D1APLL_CON2;                        /* Address Offset: 0x0008 */
    __IO uint32_t D1APLL_CON3;                        /* Address Offset: 0x000C */
    __IO uint32_t D1APLL_CON4;                        /* Address Offset: 0x0010 */
    __IO uint32_t D1APLL_CON5;                        /* Address Offset: 0x0014 */
    __IO uint32_t D1APLL_CON6;                        /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D1BPLL_CON0;                        /* Address Offset: 0x0020 */
    __IO uint32_t D1BPLL_CON1;                        /* Address Offset: 0x0024 */
    __IO uint32_t D1BPLL_CON2;                        /* Address Offset: 0x0028 */
    __IO uint32_t D1BPLL_CON3;                        /* Address Offset: 0x002C */
    __IO uint32_t D1BPLL_CON4;                        /* Address Offset: 0x0030 */
    __IO uint32_t D1BPLL_CON5;                        /* Address Offset: 0x0034 */
    __IO uint32_t D1BPLL_CON6;                        /* Address Offset: 0x0038 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON00;                       /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON00;                         /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON00;                      /* Address Offset: 0x0A00 */
};
/* BIGCORECRU Register Structure Define */
struct BIGCORECRU_REG {
         uint32_t RESERVED0000[160];                  /* Address Offset: 0x0000 */
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[4];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0310[316];                  /* Address Offset: 0x0310 */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0808[126];                  /* Address Offset: 0x0808 */
    __IO uint32_t SOFTRST_CON[4];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A10[172];                  /* Address Offset: 0x0A10 */
    __IO uint32_t SMOTH_DIVFREE_CON00;                /* Address Offset: 0x0CC0 */
         uint32_t RESERVED0CC4[153];                  /* Address Offset: 0x0CC4 */
    __IO uint32_t AUTOCS_CLK_BIGCORE_SRC_CON0;        /* Address Offset: 0x0F28 */
    __IO uint32_t AUTOCS_CLK_BIGCORE_SRC_CON1;        /* Address Offset: 0x0F2C */
};
/* LITCORECRU Register Structure Define */
struct LITCORECRU_REG {
         uint32_t RESERVED0000[160];                  /* Address Offset: 0x0000 */
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[4];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0310[316];                  /* Address Offset: 0x0310 */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0806[126];                  /* Address Offset: 0x0806 */
    __IO uint32_t SOFTRST_CON[4];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A10[172];                  /* Address Offset: 0x0A10 */
    __IO uint32_t SMOTH_DIVFREE_CON00;                /* Address Offset: 0x0CC0 */
         uint32_t RESERVED0CC4[157];                  /* Address Offset: 0x0CC4 */
    __IO uint32_t AUTOCS_CLK_LITCORE_SRC_CON0;        /* Address Offset: 0x0F38 */
    __IO uint32_t AUTOCS_CLK_LITCORE_SRC_CON1;        /* Address Offset: 0x0F3C */
};
/* CCICRU Register Structure Define */
struct CCICRU_REG {
         uint32_t RESERVED0000[16];                   /* Address Offset: 0x0000 */
    __IO uint32_t LPLL_CON[7];                        /* Address Offset: 0x0040 */
         uint32_t RESERVED005C[765];                  /* Address Offset: 0x005C */
    __IO uint32_t AUTOCS_CTRL_BIGCORE_EXTRA_CCI;      /* Address Offset: 0x0C50 */
    __IO uint32_t AUTOCS_CTRL_LITCORE_EXTRA_CCI;      /* Address Offset: 0x0C54 */
    __IO uint32_t AUTOCS_CTRL_CCI2CORE;               /* Address Offset: 0x0C58 */
         uint32_t RESERVED0C5C[41];                   /* Address Offset: 0x0C5C */
    __IO uint32_t AUTOCS_ACLK_CCI_ROOT_CON0;          /* Address Offset: 0x0D00 */
    __IO uint32_t AUTOCS_ACLK_CCI_ROOT_CON1;          /* Address Offset: 0x0D04 */
};
/* UART Register Structure Define */
struct UART_REG {
    union {
        __I  uint32_t RBR;                                /* Address Offset: 0x0000 */
        __IO uint32_t DLL;                                /* Address Offset: 0x0000 */
        __O  uint32_t THR;                                /* Address Offset: 0x0000 */
    };
    union {
        __IO uint32_t DLH;                                /* Address Offset: 0x0004 */
        __IO uint32_t IER;                                /* Address Offset: 0x0004 */
    };
    union {
        __O  uint32_t FCR;                                /* Address Offset: 0x0008 */
        __I  uint32_t IIR;                                /* Address Offset: 0x0008 */
    };
    __IO uint32_t LCR;                                /* Address Offset: 0x000C */
    __IO uint32_t MCR;                                /* Address Offset: 0x0010 */
    __I  uint32_t LSR;                                /* Address Offset: 0x0014 */
    __I  uint32_t MSR;                                /* Address Offset: 0x0018 */
    __IO uint32_t SCR;                                /* Address Offset: 0x001C */
         uint32_t RESERVED0020[4];                    /* Address Offset: 0x0020 */
    union {
        __I  uint32_t SRBR;                               /* Address Offset: 0x0030 */
        __O  uint32_t STHR;                               /* Address Offset: 0x0030 */
    };
         uint32_t RESERVED0034[15];                   /* Address Offset: 0x0034 */
    __IO uint32_t FAR;                                /* Address Offset: 0x0070 */
    __I  uint32_t TFR;                                /* Address Offset: 0x0074 */
    __O  uint32_t RFW;                                /* Address Offset: 0x0078 */
    __I  uint32_t USR;                                /* Address Offset: 0x007C */
    __I  uint32_t TFL;                                /* Address Offset: 0x0080 */
    __I  uint32_t RFL;                                /* Address Offset: 0x0084 */
    __O  uint32_t SRR;                                /* Address Offset: 0x0088 */
    __IO uint32_t SRTS;                               /* Address Offset: 0x008C */
    __IO uint32_t SBCR;                               /* Address Offset: 0x0090 */
    __IO uint32_t SDMAM;                              /* Address Offset: 0x0094 */
    __IO uint32_t SFE;                                /* Address Offset: 0x0098 */
    __IO uint32_t SRT;                                /* Address Offset: 0x009C */
    __IO uint32_t STET;                               /* Address Offset: 0x00A0 */
    __IO uint32_t HTX;                                /* Address Offset: 0x00A4 */
    __O  uint32_t DMASA;                              /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC[18];                   /* Address Offset: 0x00AC */
    __I  uint32_t CPR;                                /* Address Offset: 0x00F4 */
    __I  uint32_t UCV;                                /* Address Offset: 0x00F8 */
    __I  uint32_t CTR;                                /* Address Offset: 0x00FC */
};
/* GPIO Register Structure Define */
struct GPIO_REG {
    __IO uint32_t SWPORT_DR_L;                        /* Address Offset: 0x0000 */
    __IO uint32_t SWPORT_DR_H;                        /* Address Offset: 0x0004 */
    __IO uint32_t SWPORT_DDR_L;                       /* Address Offset: 0x0008 */
    __IO uint32_t SWPORT_DDR_H;                       /* Address Offset: 0x000C */
    __IO uint32_t INT_EN_L;                           /* Address Offset: 0x0010 */
    __IO uint32_t INT_EN_H;                           /* Address Offset: 0x0014 */
    __IO uint32_t INT_MASK_L;                         /* Address Offset: 0x0018 */
    __IO uint32_t INT_MASK_H;                         /* Address Offset: 0x001C */
    __IO uint32_t INT_TYPE_L;                         /* Address Offset: 0x0020 */
    __IO uint32_t INT_TYPE_H;                         /* Address Offset: 0x0024 */
    __IO uint32_t INT_POLARITY_L;                     /* Address Offset: 0x0028 */
    __IO uint32_t INT_POLARITY_H;                     /* Address Offset: 0x002C */
    __IO uint32_t INT_BOTHEDGE_L;                     /* Address Offset: 0x0030 */
    __IO uint32_t INT_BOTHEDGE_H;                     /* Address Offset: 0x0034 */
    __IO uint32_t DEBOUNCE_L;                         /* Address Offset: 0x0038 */
    __IO uint32_t DEBOUNCE_H;                         /* Address Offset: 0x003C */
    __IO uint32_t DBCLK_DIV_EN_L;                     /* Address Offset: 0x0040 */
    __IO uint32_t DBCLK_DIV_EN_H;                     /* Address Offset: 0x0044 */
    __IO uint32_t DBCLK_DIV_CON;                      /* Address Offset: 0x0048 */
         uint32_t RESERVED004C;                       /* Address Offset: 0x004C */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0050 */
         uint32_t RESERVED0054;                       /* Address Offset: 0x0054 */
    __I  uint32_t INT_RAWSTATUS;                      /* Address Offset: 0x0058 */
         uint32_t RESERVED005C;                       /* Address Offset: 0x005C */
    __IO uint32_t PORT_EOI_L;                         /* Address Offset: 0x0060 */
    __IO uint32_t PORT_EOI_H;                         /* Address Offset: 0x0064 */
         uint32_t RESERVED0068[2];                    /* Address Offset: 0x0068 */
    __I  uint32_t EXT_PORT;                           /* Address Offset: 0x0070 */
         uint32_t RESERVED0074;                       /* Address Offset: 0x0074 */
    __I  uint32_t VER_ID;                             /* Address Offset: 0x0078 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t STORE_ST_L;                         /* Address Offset: 0x0080 */
    __IO uint32_t STORE_ST_H;                         /* Address Offset: 0x0084 */
         uint32_t RESERVED0088[30];                   /* Address Offset: 0x0088 */
    __IO uint32_t GPIO_REG_GROUP_L;                   /* Address Offset: 0x0100 */
    __IO uint32_t GPIO_REG_GROUP_H;                   /* Address Offset: 0x0104 */
    __IO uint32_t GPIO_VIRTUAL_EN;                    /* Address Offset: 0x0108 */
         uint32_t RESERVED010C;                       /* Address Offset: 0x010C */
    __IO uint32_t GPIO_REG_GROUP1_L;                  /* Address Offset: 0x0110 */
    __IO uint32_t GPIO_REG_GROUP1_H;                  /* Address Offset: 0x0114 */
    __IO uint32_t GPIO_REG_GROUP2_L;                  /* Address Offset: 0x0118 */
    __IO uint32_t GPIO_REG_GROUP2_H;                  /* Address Offset: 0x011C */
    __IO uint32_t GPIO_REG_GROUP3_L;                  /* Address Offset: 0x0120 */
    __IO uint32_t GPIO_REG_GROUP3_H;                  /* Address Offset: 0x0124 */
};
/* PWM Register Structure Define */
struct PWM_REG {
    __I  uint32_t VERSION_ID;                         /* Address Offset: 0x0000 */
    __IO uint32_t ENABLE;                             /* Address Offset: 0x0004 */
    __IO uint32_t CLK_CTRL;                           /* Address Offset: 0x0008 */
    __IO uint32_t CTRL;                               /* Address Offset: 0x000C */
    __IO uint32_t PERIOD;                             /* Address Offset: 0x0010 */
    __IO uint32_t DUTY;                               /* Address Offset: 0x0014 */
    __IO uint32_t OFFSET;                             /* Address Offset: 0x0018 */
    __IO uint32_t RPT;                                /* Address Offset: 0x001C */
    __IO uint32_t FILTER_CTRL;                        /* Address Offset: 0x0020 */
    __I  uint32_t CNT;                                /* Address Offset: 0x0024 */
    __IO uint32_t ENABLE_DELAY;                       /* Address Offset: 0x0028 */
    __IO uint32_t HPC;                                /* Address Offset: 0x002C */
    __IO uint32_t LPC;                                /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __IO uint32_t BIPHASIC_COUNTER_CTRL0;             /* Address Offset: 0x0040 */
    __IO uint32_t BIPHASIC_COUNTER_CTRL1;             /* Address Offset: 0x0044 */
    __IO uint32_t BIPHASIC_COUNTER_TIMER_VALUE;       /* Address Offset: 0x0048 */
    __I  uint32_t BIPHASIC_COUNTER_RESULT_VALUE;      /* Address Offset: 0x004C */
    __I  uint32_t BIPHASIC_COUNTER_RESULT_VALUE_SYNC; /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[7];                    /* Address Offset: 0x0054 */
    __IO uint32_t INTSTS;                             /* Address Offset: 0x0070 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x0074 */
    __IO uint32_t INT_MASK;                           /* Address Offset: 0x0078 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t WAVE_MEM_ARBITER;                   /* Address Offset: 0x0080 */
    __I  uint32_t WAVE_MEM_STATUS;                    /* Address Offset: 0x0084 */
    __IO uint32_t WAVE_CTRL;                          /* Address Offset: 0x0088 */
    __IO uint32_t WAVE_MAX;                           /* Address Offset: 0x008C */
    __IO uint32_t WAVE_MIN;                           /* Address Offset: 0x0090 */
    __IO uint32_t WAVE_OFFSET;                        /* Address Offset: 0x0094 */
    __IO uint32_t WAVE_MIDDLE;                        /* Address Offset: 0x0098 */
    __IO uint32_t WAVE_HOLD;                          /* Address Offset: 0x009C */
         uint32_t RESERVED00A0[8];                    /* Address Offset: 0x00A0 */
    __IO uint32_t GLOBAL_ARBITER;                     /* Address Offset: 0x00C0 */
    __IO uint32_t GLOBAL_CTRL;                        /* Address Offset: 0x00C4 */
         uint32_t RESERVED00C8[14];                   /* Address Offset: 0x00C8 */
    __IO uint32_t PWRMATCH_ARBITER;                   /* Address Offset: 0x0100 */
    __IO uint32_t PWRMATCH_CTRL;                      /* Address Offset: 0x0104 */
    __IO uint32_t PWRMATCH_LPRE;                      /* Address Offset: 0x0108 */
    __IO uint32_t PWRMATCH_HPRE;                      /* Address Offset: 0x010C */
    __IO uint32_t PWRMATCH_LD;                        /* Address Offset: 0x0110 */
    __IO uint32_t PWRMATCH_HD_ZERO;                   /* Address Offset: 0x0114 */
    __IO uint32_t PWRMATCH_HD_ONE;                    /* Address Offset: 0x0118 */
    __IO uint32_t PWRMATCH_VALUE[16];                 /* Address Offset: 0x011C */
    __I  uint32_t PWRCAPTURE_VALUE;                   /* Address Offset: 0x015C */
         uint32_t RESERVED0160[8];                    /* Address Offset: 0x0160 */
    __IO uint32_t IR_TRANS_ARBITER;                   /* Address Offset: 0x0180 */
    __IO uint32_t IR_TRANS_CTRL0;                     /* Address Offset: 0x0184 */
    __IO uint32_t IR_TRANS_CTRL1;                     /* Address Offset: 0x0188 */
    __IO uint32_t IR_TRANS_PRE;                       /* Address Offset: 0x018C */
    __IO uint32_t IR_TRANS_SPRE;                      /* Address Offset: 0x0190 */
    __IO uint32_t IR_TRANS_LD;                        /* Address Offset: 0x0194 */
    __IO uint32_t IR_TRANS_HD;                        /* Address Offset: 0x0198 */
    __IO uint32_t IR_TRANS_BURST_FRAME;               /* Address Offset: 0x019C */
    __IO uint32_t IR_TRANS_DATA_VALUE;                /* Address Offset: 0x01A0 */
    __I  uint32_t IR_TRANS_STATUS;                    /* Address Offset: 0x01A4 */
         uint32_t RESERVED01A8[6];                    /* Address Offset: 0x01A8 */
    __IO uint32_t FREQ_ARBITER;                       /* Address Offset: 0x01C0 */
    __IO uint32_t FREQ_CTRL;                          /* Address Offset: 0x01C4 */
    __IO uint32_t FREQ_TIMER_VALUE;                   /* Address Offset: 0x01C8 */
    __IO uint32_t FREQ_RESULT_VALUE;                  /* Address Offset: 0x01CC */
         uint32_t RESERVED01D0[12];                   /* Address Offset: 0x01D0 */
    __IO uint32_t COUNTER_ARBITER;                    /* Address Offset: 0x0200 */
    __IO uint32_t COUNTER_CTRL;                       /* Address Offset: 0x0204 */
    __I  uint32_t COUNTER_LOW;                        /* Address Offset: 0x0208 */
    __I  uint32_t COUNTER_HIGH;                       /* Address Offset: 0x020C */
         uint32_t RESERVED0210[124];                  /* Address Offset: 0x0210 */
    __IO uint32_t WAVE_MEM;                           /* Address Offset: 0x0400 */
};
/* PDM Register Structure Define */
struct PDM_REG {
    __IO uint32_t SYSCONFIG;                          /* Address Offset: 0x0000 */
    __IO uint32_t CTRL;                               /* Address Offset: 0x0004 */
    __IO uint32_t FILTER_CTRL;                        /* Address Offset: 0x0008 */
    __IO uint32_t FIFO_CTRL;                          /* Address Offset: 0x000C */
    __I  uint32_t DATA_VALID;                         /* Address Offset: 0x0010 */
    __I  uint32_t RXFIFO_DATA_REG;                    /* Address Offset: 0x0014 */
    __I  uint32_t DATA0R;                             /* Address Offset: 0x0018 */
    __I  uint32_t DATA0L;                             /* Address Offset: 0x001C */
    __I  uint32_t DATA1R;                             /* Address Offset: 0x0020 */
    __I  uint32_t DATA1L;                             /* Address Offset: 0x0024 */
    __I  uint32_t DATA2R;                             /* Address Offset: 0x0028 */
    __I  uint32_t DATA2L;                             /* Address Offset: 0x002C */
    __I  uint32_t DATA3R;                             /* Address Offset: 0x0030 */
    __I  uint32_t DATA3L;                             /* Address Offset: 0x0034 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0038 */
         uint32_t RESERVED003C[241];                  /* Address Offset: 0x003C */
    __I  uint32_t INCR_RXDR;                          /* Address Offset: 0x0400 */
};
/* VDMA Register Structure Define */
struct VDMA_REG {
    __IO uint32_t CONTROL;                            /* Address Offset: 0x0000 */
    __IO uint32_t VS_ADDR;                            /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[17];                   /* Address Offset: 0x0008 */
    __IO uint32_t TIMEOUT;                            /* Address Offset: 0x004C */
    __IO uint32_t RAM_START_ADDR;                     /* Address Offset: 0x0050 */
    __IO uint32_t RAM_END_ADDR;                       /* Address Offset: 0x0054 */
    __IO uint32_t RAM_CUR_ADDR;                       /* Address Offset: 0x0058 */
         uint32_t RESERVED005C[6];                    /* Address Offset: 0x005C */
    __IO uint32_t INT;                                /* Address Offset: 0x0074 */
    __IO uint32_t AUX_CON0;                           /* Address Offset: 0x0078 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t RAM_START_ADDR_BUS;                 /* Address Offset: 0x0080 */
    __IO uint32_t RAM_END_ADDR_BUS;                   /* Address Offset: 0x0084 */
    __IO uint32_t RAM_CUR_ADDR_BUS;                   /* Address Offset: 0x0088 */
    __IO uint32_t AUX_CON1;                           /* Address Offset: 0x008C */
};
/* FSPI Register Structure Define */
struct FSPI_REG {
    __IO uint32_t CTRL0;                              /* Address Offset: 0x0000 */
    __IO uint32_t IMR;                                /* Address Offset: 0x0004 */
    __IO uint32_t ICLR;                               /* Address Offset: 0x0008 */
    __IO uint32_t FTLR;                               /* Address Offset: 0x000C */
    __IO uint32_t RCVR;                               /* Address Offset: 0x0010 */
    __IO uint32_t AX0;                                /* Address Offset: 0x0014 */
    __IO uint32_t ABIT0;                              /* Address Offset: 0x0018 */
    __IO uint32_t ISR;                                /* Address Offset: 0x001C */
    __IO uint32_t FSR;                                /* Address Offset: 0x0020 */
    __I  uint32_t SR;                                 /* Address Offset: 0x0024 */
    __IO uint32_t RISR;                               /* Address Offset: 0x0028 */
    __I  uint32_t VER;                                /* Address Offset: 0x002C */
    __IO uint32_t QOP;                                /* Address Offset: 0x0030 */
    __IO uint32_t EXT_CTRL;                           /* Address Offset: 0x0034 */
         uint32_t RESERVED0038;                       /* Address Offset: 0x0038 */
    __IO uint32_t DLL_CTRL0;                          /* Address Offset: 0x003C */
         uint32_t RESERVED0040;                       /* Address Offset: 0x0040 */
    __IO uint32_t EXT_AX;                             /* Address Offset: 0x0044 */
    __IO uint32_t SCLK_INATM_CNT;                     /* Address Offset: 0x0048 */
         uint32_t RESERVED004C;                       /* Address Offset: 0x004C */
    __IO uint32_t XMMC_WCMD0;                         /* Address Offset: 0x0050 */
    __IO uint32_t XMMC_RCMD0;                         /* Address Offset: 0x0054 */
    __IO uint32_t XMMC_CTRL;                          /* Address Offset: 0x0058 */
    __IO uint32_t MODE;                               /* Address Offset: 0x005C */
    __IO uint32_t DEVRGN;                             /* Address Offset: 0x0060 */
    __IO uint32_t DEVSIZE0;                           /* Address Offset: 0x0064 */
    __IO uint32_t TME0;                               /* Address Offset: 0x0068 */
         uint32_t RESERVED006C;                       /* Address Offset: 0x006C */
    __IO uint32_t RX_FULL_WTMRK;                      /* Address Offset: 0x0070 */
    __IO uint32_t DUMM_CTRL;                          /* Address Offset: 0x0074 */
    __IO uint32_t CMD_EXT;                            /* Address Offset: 0x0078 */
    __IO uint32_t TRC_CTRL;                           /* Address Offset: 0x007C */
    __IO uint32_t DMATR;                              /* Address Offset: 0x0080 */
    __IO uint32_t DMAADDR;                            /* Address Offset: 0x0084 */
    __IO uint32_t LEN_CTRL;                           /* Address Offset: 0x0088 */
    __IO uint32_t LEN_EXT;                            /* Address Offset: 0x008C */
         uint32_t RESERVED0090;                       /* Address Offset: 0x0090 */
    __IO uint32_t XMMCSR;                             /* Address Offset: 0x0094 */
    __IO uint32_t HYPER_RSVD_ADDR;                    /* Address Offset: 0x0098 */
    __IO uint32_t VDMC0;                              /* Address Offset: 0x009C */
         uint32_t RESERVED00A0[24];                   /* Address Offset: 0x00A0 */
    __O  uint32_t CMD;                                /* Address Offset: 0x0100 */
    __O  uint32_t ADDR;                               /* Address Offset: 0x0104 */
    __IO uint32_t DATA;                               /* Address Offset: 0x0108 */
         uint32_t RESERVED010C[61];                   /* Address Offset: 0x010C */
    __IO uint32_t CTRL1;                              /* Address Offset: 0x0200 */
         uint32_t RESERVED0204[4];                    /* Address Offset: 0x0204 */
    __IO uint32_t AX1;                                /* Address Offset: 0x0214 */
    __IO uint32_t ABIT1;                              /* Address Offset: 0x0218 */
         uint32_t RESERVED021C[4];                    /* Address Offset: 0x021C */
    __IO uint32_t DBG_IO_CTRL;                        /* Address Offset: 0x022C */
         uint32_t RESERVED0230[3];                    /* Address Offset: 0x0230 */
    __IO uint32_t DLL_CTRL1;                          /* Address Offset: 0x023C */
         uint32_t RESERVED0240[4];                    /* Address Offset: 0x0240 */
    __IO uint32_t XMMC_WCMD1;                         /* Address Offset: 0x0250 */
    __IO uint32_t XMMC_RCMD1;                         /* Address Offset: 0x0254 */
         uint32_t RESERVED0258[3];                    /* Address Offset: 0x0258 */
    __IO uint32_t DEVSIZE1;                           /* Address Offset: 0x0264 */
    __IO uint32_t TME1;                               /* Address Offset: 0x0268 */
         uint32_t RESERVED026C[12];                   /* Address Offset: 0x026C */
    __IO uint32_t VDMC1;                              /* Address Offset: 0x029C */
};
/* DMA Register Structure Define */
struct DMA_CHANNEL_STATUS {
    __I  uint32_t CSR;
    __I  uint32_t CPC;
};
struct DMA_CHANNEL_CONFIG {
    __I  uint32_t SAR;
    __I  uint32_t DAR;
    __I  uint32_t CCR;
    __I  uint32_t LC0;
    __I  uint32_t LC1;
    __I  uint32_t PADDING[3];
};
struct DMA_REG {
    __I  uint32_t DSR;                                /* Address Offset: 0x0000 */
    __I  uint32_t DPC;                                /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[6];                    /* Address Offset: 0x0008 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x0020 */
    __I  uint32_t EVENT_RIS;                          /* Address Offset: 0x0024 */
    __I  uint32_t INTMIS;                             /* Address Offset: 0x0028 */
    __O  uint32_t INTCLR;                             /* Address Offset: 0x002C */
    __I  uint32_t FSRD;                               /* Address Offset: 0x0030 */
    __I  uint32_t FSRC;                               /* Address Offset: 0x0034 */
    __IO uint32_t FTRD;                               /* Address Offset: 0x0038 */
         uint32_t RESERVED003C;                       /* Address Offset: 0x003C */
    __I  uint32_t FTR[8];                             /* Address Offset: 0x0040 */
         uint32_t RESERVED0060[40];                   /* Address Offset: 0x0060 */
         struct DMA_CHANNEL_STATUS CHAN_STS[8];       /* Address Offset: 0x0100 */
         uint32_t RESERVED0140[176];                  /* Address Offset: 0x0140 */
         struct DMA_CHANNEL_CONFIG CHAN_CFG[8];       /* Address Offset: 0x0400 */
         uint32_t RESERVED0500[512];                  /* Address Offset: 0x0500 */
    __I  uint32_t DBGSTATUS;                          /* Address Offset: 0x0D00 */
    __O  uint32_t DBGCMD;                             /* Address Offset: 0x0D04 */
    __O  uint32_t DBGINST[2];                         /* Address Offset: 0x0D08 */
         uint32_t RESERVED0D10[60];                   /* Address Offset: 0x0D10 */
    __I  uint32_t CR[5];                              /* Address Offset: 0x0E00 */
    __I  uint32_t CRDN;                               /* Address Offset: 0x0E14 */
         uint32_t RESERVED0E18[26];                   /* Address Offset: 0x0E18 */
    __IO uint32_t WD;                                 /* Address Offset: 0x0E80 */
};
/* CAN Register Structure Define */
struct CAN_REG {
    __IO uint32_t MODE;                               /* Address Offset: 0x0000 */
    __IO uint32_t CMD;                                /* Address Offset: 0x0004 */
    __I  uint32_t STATE;                              /* Address Offset: 0x0008 */
    __IO uint32_t INT;                                /* Address Offset: 0x000C */
    __IO uint32_t INT_MASK;                           /* Address Offset: 0x0010 */
         uint32_t RESERVED0014[59];                   /* Address Offset: 0x0014 */
    __IO uint32_t FD_NOMINAL_BITTIMING;               /* Address Offset: 0x0100 */
    __IO uint32_t FD_DATA_BITTIMING;                  /* Address Offset: 0x0104 */
    __IO uint32_t FD_TDC;                             /* Address Offset: 0x0108 */
    __IO uint32_t FD_BRS_CFG;                         /* Address Offset: 0x010C */
    __I  uint32_t FD_LOOP_CNT;                        /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[2];                    /* Address Offset: 0x0114 */
    __IO uint32_t DMA_CTRL;                           /* Address Offset: 0x011C */
         uint32_t RESERVED0120[56];                   /* Address Offset: 0x0120 */
    __IO uint32_t FD_TXFRAMEINFO;                     /* Address Offset: 0x0200 */
    __IO uint32_t FD_TXID;                            /* Address Offset: 0x0204 */
    __IO uint32_t FD_TXDATA[16];                      /* Address Offset: 0x0208 */
         uint32_t RESERVED0248[46];                   /* Address Offset: 0x0248 */
    __I  uint32_t FD_RXFRAMEINFO;                     /* Address Offset: 0x0300 */
    __I  uint32_t FD_RXID;                            /* Address Offset: 0x0304 */
    __I  uint32_t FD_RXTIMESTAMP;                     /* Address Offset: 0x0308 */
    __IO uint32_t FD_RXDATA[16];                      /* Address Offset: 0x030C */
         uint32_t RESERVED034C[45];                   /* Address Offset: 0x034C */
    __I  uint32_t RX_FIFO_RDATA;                      /* Address Offset: 0x0400 */
         uint32_t RESERVED0404[127];                  /* Address Offset: 0x0404 */
    __IO uint32_t STR_CTL;                            /* Address Offset: 0x0600 */
    __I  uint32_t STR_STATE;                          /* Address Offset: 0x0604 */
    __IO uint32_t STR_TIMEOUT;                        /* Address Offset: 0x0608 */
    __IO uint32_t STR_WTM;                            /* Address Offset: 0x060C */
    __IO uint32_t EXTM_START_ADDR;                    /* Address Offset: 0x0610 */
    __IO uint32_t EXTM_SIZE;                          /* Address Offset: 0x0614 */
    __I  uint32_t EXTM_WADDR;                         /* Address Offset: 0x0618 */
    __IO uint32_t EXTM_RADDR;                         /* Address Offset: 0x061C */
    __IO uint32_t EXTM_AHB_TXTHR;                     /* Address Offset: 0x0620 */
    __I  uint32_t EXTM_LEFT_CNT;                      /* Address Offset: 0x0624 */
         uint32_t RESERVED0628[54];                   /* Address Offset: 0x0628 */
    __IO uint32_t ATF[5];                             /* Address Offset: 0x0700 */
    __IO uint32_t ATFM[5];                            /* Address Offset: 0x0714 */
    __IO uint32_t ATF_DLC;                            /* Address Offset: 0x0728 */
    __IO uint32_t ATF_CTL;                            /* Address Offset: 0x072C */
         uint32_t RESERVED0730[52];                   /* Address Offset: 0x0730 */
    __IO uint32_t SPACE_CTRL;                         /* Address Offset: 0x0800 */
         uint32_t RESERVED0804;                       /* Address Offset: 0x0804 */
    __IO uint32_t AUTO_RETX_CFG;                      /* Address Offset: 0x0808 */
    __I  uint32_t AUTO_RETX_STATE0;                   /* Address Offset: 0x080C */
    __I  uint32_t AUTO_RETX_STATE1;                   /* Address Offset: 0x0810 */
    __IO uint32_t OLF_CFG;                            /* Address Offset: 0x0814 */
    __IO uint32_t RXINT_CTRL;                         /* Address Offset: 0x0818 */
    __IO uint32_t RXINT_TIMEOUT;                      /* Address Offset: 0x081C */
         uint32_t RESERVED0820;                       /* Address Offset: 0x0820 */
    __IO uint32_t WAVE_FILTER_CFG;                    /* Address Offset: 0x0824 */
    __IO uint32_t RBC_CFG;                            /* Address Offset: 0x0828 */
    __IO uint32_t TXCRC_CFG;                          /* Address Offset: 0x082C */
    __IO uint32_t BUSOFF_RCY_CFG;                     /* Address Offset: 0x0830 */
    __IO uint32_t BUSOFF_RCY_THR;                     /* Address Offset: 0x0834 */
         uint32_t RESERVED0838[50];                   /* Address Offset: 0x0838 */
    __IO uint32_t ERROR_CODE;                         /* Address Offset: 0x0900 */
    __IO uint32_t ERROR_MASK;                         /* Address Offset: 0x0904 */
    __I  uint32_t RXCRC_VAL;                          /* Address Offset: 0x0908 */
    __I  uint32_t CRC_CAL;                            /* Address Offset: 0x090C */
    __I  uint32_t RXERRORCNT;                         /* Address Offset: 0x0910 */
    __I  uint32_t TXERRORCNT;                         /* Address Offset: 0x0914 */
    __I  uint32_t ARBIT_FAIL_STATE;                   /* Address Offset: 0x0918 */
         uint32_t RESERVED091C[185];                  /* Address Offset: 0x091C */
    __I  uint32_t RX_RXSRAM_RDATA;                    /* Address Offset: 0x0C00 */
         uint32_t RESERVED0C04[194];                  /* Address Offset: 0x0C04 */
    __I  uint32_t RTL_VERSION;                        /* Address Offset: 0x0F0C */
};
/* TIMER Register Structure Define */
struct TIMER_REG {
    __IO uint32_t LOAD_COUNT[2];                      /* Address Offset: 0x0000 */
    __I  uint32_t CURRENT_VALUE[2];                   /* Address Offset: 0x0008 */
    __IO uint32_t CONTROLREG;                         /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t INTSTATUS;                          /* Address Offset: 0x0018 */
};
/* WDT Register Structure Define */
struct WDT_REG {
    __IO uint32_t CR;                                 /* Address Offset: 0x0000 */
    __IO uint32_t TORR;                               /* Address Offset: 0x0004 */
    __I  uint32_t CCVR;                               /* Address Offset: 0x0008 */
    __O  uint32_t CRR;                                /* Address Offset: 0x000C */
    __I  uint32_t STAT;                               /* Address Offset: 0x0010 */
    __I  uint32_t EOI;                                /* Address Offset: 0x0014 */
};
/* SPI Register Structure Define */
struct SPI_REG {
    __IO uint32_t CTRLR[2];                           /* Address Offset: 0x0000 */
    __IO uint32_t ENR;                                /* Address Offset: 0x0008 */
    __IO uint32_t SER;                                /* Address Offset: 0x000C */
    __IO uint32_t BAUDR;                              /* Address Offset: 0x0010 */
    __IO uint32_t TXFTLR;                             /* Address Offset: 0x0014 */
    __IO uint32_t RXFTLR;                             /* Address Offset: 0x0018 */
    __I  uint32_t TXFLR;                              /* Address Offset: 0x001C */
    __I  uint32_t RXFLR;                              /* Address Offset: 0x0020 */
    __I  uint32_t SR;                                 /* Address Offset: 0x0024 */
    __IO uint32_t IPR;                                /* Address Offset: 0x0028 */
    __IO uint32_t IMR;                                /* Address Offset: 0x002C */
    __IO uint32_t ISR;                                /* Address Offset: 0x0030 */
    __IO uint32_t RISR;                               /* Address Offset: 0x0034 */
    __O  uint32_t ICR;                                /* Address Offset: 0x0038 */
    __IO uint32_t DMACR;                              /* Address Offset: 0x003C */
    __IO uint32_t DMATDLR;                            /* Address Offset: 0x0040 */
    __IO uint32_t DMARDLR;                            /* Address Offset: 0x0044 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0048 */
    __IO uint32_t TIMEOUT;                            /* Address Offset: 0x004C */
    __IO uint32_t BYPASS;                             /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[235];                  /* Address Offset: 0x0054 */
    __O  uint32_t TXDR;                               /* Address Offset: 0x0400 */
         uint32_t RESERVED0404[255];                  /* Address Offset: 0x0404 */
    __I  uint32_t RXDR;                               /* Address Offset: 0x0800 */
};
/* MBOX Register Structure Define */
struct MBOX_REG {
    __IO uint32_t A2B_INTEN;                          /* Address Offset: 0x0000 */
    __IO uint32_t A2B_STATUS;                         /* Address Offset: 0x0004 */
    __IO uint32_t A2B_CMD;                            /* Address Offset: 0x0008 */
    __IO uint32_t A2B_DATA;                           /* Address Offset: 0x000C */
    __IO uint32_t B2A_INTEN;                          /* Address Offset: 0x0010 */
    __IO uint32_t B2A_STATUS;                         /* Address Offset: 0x0014 */
    __IO uint32_t B2A_CMD;                            /* Address Offset: 0x0018 */
    __IO uint32_t B2A_DATA;                           /* Address Offset: 0x001C */
};
/* TSADC Register Structure Define */
struct TSADC_REG {
    __IO uint32_t USER_CON;                           /* Address Offset: 0x0000 */
    __IO uint32_t AUTO_CON;                           /* Address Offset: 0x0004 */
    __IO uint32_t AUTO_STATUS;                        /* Address Offset: 0x0008 */
    __IO uint32_t AUTO_SRC;                           /* Address Offset: 0x000C */
    __IO uint32_t LT_EN;                              /* Address Offset: 0x0010 */
    __IO uint32_t HT_INT_EN;                          /* Address Offset: 0x0014 */
    __IO uint32_t GPIO_EN;                            /* Address Offset: 0x0018 */
    __IO uint32_t CRU_EN;                             /* Address Offset: 0x001C */
    __IO uint32_t LT_INT_EN;                          /* Address Offset: 0x0020 */
    __IO uint32_t HLT_INT_PD;                         /* Address Offset: 0x0024 */
    __IO uint32_t EOC_HSHUT_PD;                       /* Address Offset: 0x0028 */
    __I  uint32_t DATA[6];                            /* Address Offset: 0x002C */
         uint32_t RESERVED0044[10];                   /* Address Offset: 0x0044 */
    __IO uint32_t COMP_INT[6];                        /* Address Offset: 0x006C */
         uint32_t RESERVED0084[34];                   /* Address Offset: 0x0084 */
    __IO uint32_t COMP_SHUT[6];                       /* Address Offset: 0x010C */
         uint32_t RESERVED0124[10];                   /* Address Offset: 0x0124 */
    __IO uint32_t HIGH_INT_DEBOUNCE;                  /* Address Offset: 0x014C */
    __IO uint32_t HIGH_TSHUT_DEBOUNCE;                /* Address Offset: 0x0150 */
    __IO uint32_t AUTO_PERIOD;                        /* Address Offset: 0x0154 */
    __IO uint32_t AUTO_PERIOD_HT;                     /* Address Offset: 0x0158 */
    __IO uint32_t COMP_LOW_INT[6];                    /* Address Offset: 0x015C */
         uint32_t RESERVED0174[10];                   /* Address Offset: 0x0174 */
    __IO uint32_t T_SETUP;                            /* Address Offset: 0x019C */
         uint32_t RESERVED01A0[24];                   /* Address Offset: 0x01A0 */
    __IO uint32_t T_PW_EN;                            /* Address Offset: 0x0200 */
    __IO uint32_t T_EN_CLK;                           /* Address Offset: 0x0204 */
    __IO uint32_t T_NON_OV;                           /* Address Offset: 0x0208 */
    __IO uint32_t T_HOLD;                             /* Address Offset: 0x020C */
    __IO uint32_t Q_MAX;                              /* Address Offset: 0x0210 */
    __IO uint32_t STATIC_CON;                         /* Address Offset: 0x0214 */
         uint32_t RESERVED0218;                       /* Address Offset: 0x0218 */
    __IO uint32_t CLK_CH_PERIOD;                      /* Address Offset: 0x021C */
    __IO uint32_t T_PW_CLK;                           /* Address Offset: 0x0220 */
};
/* INTMUX Register Structure Define */
struct INTMUX_REG {
    __IO uint32_t INT_ENABLE_GROUP[16];               /* Address Offset: 0x0000 */
         uint32_t RESERVED0040[16];                   /* Address Offset: 0x0040 */
    __IO uint32_t INT_FLAG_GROUP[16];                 /* Address Offset: 0x0080 */
};
#endif /*  __ASSEMBLY__  */
/****************************************************************************************/
/*                                                                                      */
/*                                Module Address Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Memory Base */
#ifdef HAL_MCU_CORE
#define MCU_OFFSET                      0x20000000U
#else
#define MCU_OFFSET                      0U
#endif

#define DCACHE_BASE                    (0x23810000U + MCU_OFFSET) /* DCACHE base address */
#define ICACHE_BASE                    (0x23810000U + MCU_OFFSET) /* ICACHE base address */
#define GPIO0_IOC_BASE                 (0x26040000U + MCU_OFFSET) /* GPIO0_IOC base address */
#define GPIO1_IOC_BASE                 (0x26040000U + MCU_OFFSET) /* GPIO1_IOC base address */
#define GPIO2_IOC_BASE                 (0x26040000U + MCU_OFFSET) /* GPIO2_IOC base address */
#define GPIO3_IOC_BASE                 (0x26040000U + MCU_OFFSET) /* GPIO3_IOC base address */
#define GPIO4_IOC_BASE                 (0x26040000U + MCU_OFFSET) /* GPIO4_IOC base address */
#define CRU_BASE                       (0x27200000U + MCU_OFFSET) /* CRU base address */
#define PHPTOPCRU_BASE                 (0x27208000U + MCU_OFFSET) /* PHPTOPCRU base address */
#define SECURECRU_BASE                 (0x27210000U + MCU_OFFSET) /* SECURECRU base address */
#define PMU1CRU_BASE                   (0x27220000U + MCU_OFFSET) /* PMU1CRU base address */
#define DDR0CRU_BASE                   (0x27228000U + MCU_OFFSET) /* DDR0CRU base address */
#define DDR1CRU_BASE                   (0x27230000U + MCU_OFFSET) /* DDR1CRU base address */
#define BIGCORECRU_BASE                (0x27238000U + MCU_OFFSET) /* BIGCORECRU base address */
#define LITCORECRU_BASE                (0x27240000U + MCU_OFFSET) /* LITCORECRU base address */
#define CCICRU_BASE                    (0x27248000U + MCU_OFFSET) /* CCICRU base address */
#define UART1_BASE                     (0x27310000U + MCU_OFFSET) /* UART1 base address */
#define GPIO0_BASE                     (0x27320000U + MCU_OFFSET) /* GPIO0 base address */
#define GPIO0_EXP1_BASE                (0x27321000U + MCU_OFFSET) /* GPIO0_EXP1 base address */
#define GPIO0_EXP2_BASE                (0x27322000U + MCU_OFFSET) /* GPIO0_EXP2 base address */
#define GPIO0_EXP3_BASE                (0x27323000U + MCU_OFFSET) /* GPIO0_EXP3 base address */
#define PWM0_BASE                      (0x27330000U + MCU_OFFSET) /* PWM0 base address */
#define PDM0_BASE                      (0x273B0000U + MCU_OFFSET) /* PDM0 base address */
#define VDMA_BASE                      (0x273C0000U + MCU_OFFSET) /* VDMA base address */
#define FSPI1_BASE                     (0x2A300000U + MCU_OFFSET) /* FSPI1 base address */
#define FSPI0_BASE                     (0x2A340000U + MCU_OFFSET) /* FSPI0 base address */
#define PDM1_BASE                      (0x2A6E0000U + MCU_OFFSET) /* PDM1 base address */
#define DMA0_BASE                      (0x2AB90000U + MCU_OFFSET) /* DMA0 base address */
#define DMA1_BASE                      (0x2ABB0000U + MCU_OFFSET) /* DMA1 base address */
#define DMA2_BASE                      (0x2ABD0000U + MCU_OFFSET) /* DMA2 base address */
#define CAN0_BASE                      (0x2AC00000U + MCU_OFFSET) /* CAN0 base address */
#define CAN1_BASE                      (0x2AC10000U + MCU_OFFSET) /* CAN1 base address */
#define TIMER0_BASE                    (0x2ACC0000U + MCU_OFFSET) /* TIMER0 base address */
#define TIMER1_BASE                    (0x2ACC1000U + MCU_OFFSET) /* TIMER1 base address */
#define TIMER2_BASE                    (0x2ACC2000U + MCU_OFFSET) /* TIMER2 base address */
#define TIMER3_BASE                    (0x2ACC3000U + MCU_OFFSET) /* TIMER3 base address */
#define TIMER4_BASE                    (0x2ACC4000U + MCU_OFFSET) /* TIMER4 base address */
#define TIMER5_BASE                    (0x2ACC5000U + MCU_OFFSET) /* TIMER5 base address */
#define TIMER6_BASE                    (0x2ACD0000U + MCU_OFFSET) /* TIMER6 base address */
#define TIMER7_BASE                    (0x2ACD1000U + MCU_OFFSET) /* TIMER7 base address */
#define TIMER8_BASE                    (0x2ACD2000U + MCU_OFFSET) /* TIMER8 base address */
#define TIMER9_BASE                    (0x2ACD3000U + MCU_OFFSET) /* TIMER9 base address */
#define TIMER10_BASE                   (0x2ACD4000U + MCU_OFFSET) /* TIMER10 base address */
#define TIMER11_BASE                   (0x2ACD5000U + MCU_OFFSET) /* TIMER11 base address */
#define WDT_BASE                       (0x2ACE0000U + MCU_OFFSET) /* WDT base address */
#define SPI0_BASE                      (0x2ACF0000U + MCU_OFFSET) /* SPI0 base address */
#define SPI1_BASE                      (0x2AD00000U + MCU_OFFSET) /* SPI1 base address */
#define SPI2_BASE                      (0x2AD10000U + MCU_OFFSET) /* SPI2 base address */
#define SPI3_BASE                      (0x2AD20000U + MCU_OFFSET) /* SPI3 base address */
#define SPI4_BASE                      (0x2AD30000U + MCU_OFFSET) /* SPI4 base address */
#define UART0_BASE                     (0x2AD40000U + MCU_OFFSET) /* UART0 base address */
#define UART2_BASE                     (0x2AD50000U + MCU_OFFSET) /* UART2 base address */
#define UART3_BASE                     (0x2AD60000U + MCU_OFFSET) /* UART3 base address */
#define UART4_BASE                     (0x2AD70000U + MCU_OFFSET) /* UART4 base address */
#define UART5_BASE                     (0x2AD80000U + MCU_OFFSET) /* UART5 base address */
#define UART6_BASE                     (0x2AD90000U + MCU_OFFSET) /* UART6 base address */
#define UART7_BASE                     (0x2ADA0000U + MCU_OFFSET) /* UART7 base address */
#define UART8_BASE                     (0x2ADB0000U + MCU_OFFSET) /* UART8 base address */
#define UART9_BASE                     (0x2ADC0000U + MCU_OFFSET) /* UART9 base address */
#define PWM1_BASE                      (0x2ADD0000U + MCU_OFFSET) /* PWM1 base address */
#define PWM2_BASE                      (0x2ADE0000U + MCU_OFFSET) /* PWM2 base address */
#define GPIO1_BASE                     (0x2AE10000U + MCU_OFFSET) /* GPIO1 base address */
#define GPIO1_EXP1_BASE                (0x2AE11000U + MCU_OFFSET) /* GPIO1_EXP1 base address */
#define GPIO1_EXP2_BASE                (0x2AE12000U + MCU_OFFSET) /* GPIO1_EXP2 base address */
#define GPIO1_EXP3_BASE                (0x2AE13000U + MCU_OFFSET) /* GPIO1_EXP3 base address */
#define GPIO2_BASE                     (0x2AE20000U + MCU_OFFSET) /* GPIO2 base address */
#define GPIO2_EXP1_BASE                (0x2AE21000U + MCU_OFFSET) /* GPIO2_EXP1 base address */
#define GPIO2_EXP2_BASE                (0x2AE22000U + MCU_OFFSET) /* GPIO2_EXP2 base address */
#define GPIO2_EXP3_BASE                (0x2AE23000U + MCU_OFFSET) /* GPIO2_EXP3 base address */
#define GPIO3_BASE                     (0x2AE30000U + MCU_OFFSET) /* GPIO3 base address */
#define GPIO3_EXP1_BASE                (0x2AE31000U + MCU_OFFSET) /* GPIO3_EXP1 base address */
#define GPIO3_EXP2_BASE                (0x2AE32000U + MCU_OFFSET) /* GPIO3_EXP2 base address */
#define GPIO3_EXP3_BASE                (0x2AE33000U + MCU_OFFSET) /* GPIO3_EXP3 base address */
#define GPIO4_BASE                     (0x2AE40000U + MCU_OFFSET) /* GPIO4 base address */
#define GPIO4_EXP1_BASE                (0x2AE41000U + MCU_OFFSET) /* GPIO4_EXP1 base address */
#define GPIO4_EXP2_BASE                (0x2AE42000U + MCU_OFFSET) /* GPIO4_EXP2 base address */
#define GPIO4_EXP3_BASE                (0x2AE43000U + MCU_OFFSET) /* GPIO4_EXP3 base address */
#define MBOX0_BASE                     (0x2AE50000U + MCU_OFFSET) /* MBOX0 base address */
#define MBOX1_BASE                     (0x2AE51000U + MCU_OFFSET) /* MBOX1 base address */
#define MBOX2_BASE                     (0x2AE52000U + MCU_OFFSET) /* MBOX2 base address */
#define MBOX3_BASE                     (0x2AE53000U + MCU_OFFSET) /* MBOX3 base address */
#define MBOX4_BASE                     (0x2AE54000U + MCU_OFFSET) /* MBOX4 base address */
#define MBOX5_BASE                     (0x2AE55000U + MCU_OFFSET) /* MBOX5 base address */
#define MBOX6_BASE                     (0x2AE56000U + MCU_OFFSET) /* MBOX6 base address */
#define MBOX7_BASE                     (0x2AE57000U + MCU_OFFSET) /* MBOX7 base address */
#define MBOX8_BASE                     (0x2AE58000U + MCU_OFFSET) /* MBOX8 base address */
#define MBOX9_BASE                     (0x2AE59000U + MCU_OFFSET) /* MBOX9 base address */
#define MBOX10_BASE                    (0x2AE5A000U + MCU_OFFSET) /* MBOX10 base address */
#define MBOX11_BASE                    (0x2AE5B000U + MCU_OFFSET) /* MBOX11 base address */
#define MBOX12_BASE                    (0x2AE5C000U + MCU_OFFSET) /* MBOX12 base address */
#define MBOX13_BASE                    (0x2AE5D000U + MCU_OFFSET) /* MBOX13 base address */
#define TSADC_BASE                     (0x2AE70000U + MCU_OFFSET) /* TSADC base address */
#ifdef HAL_PMU_MCU_CORE
#define INTMUX_BASE                    (0x2AE90000U + MCU_OFFSET) /* INTMUX base address */
#else
#define INTMUX_BASE                    (0x2AEC0000U + MCU_OFFSET) /* INTMUX base address */
#endif
#define UART10_BASE                    (0x2AFC0000U + MCU_OFFSET) /* UART10 base address */
#define UART11_BASE                    (0x2AFD0000U + MCU_OFFSET) /* UART11 base address */
/****************************************************************************************/
/*                                                                                      */
/*                               Module Variable Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Module Variable Define */

#define DCACHE              ((struct DCACHE_REG *) DCACHE_BASE)
#define ICACHE              ((struct ICACHE_REG *) ICACHE_BASE)
#define GPIO0_IOC           ((struct GPIO0_IOC_REG *) GPIO0_IOC_BASE)
#define GPIO1_IOC           ((struct GPIO1_IOC_REG *) GPIO1_IOC_BASE)
#define GPIO2_IOC           ((struct GPIO2_IOC_REG *) GPIO2_IOC_BASE)
#define GPIO3_IOC           ((struct GPIO3_IOC_REG *) GPIO3_IOC_BASE)
#define GPIO4_IOC           ((struct GPIO4_IOC_REG *) GPIO4_IOC_BASE)
#define CRU                 ((struct CRU_REG *) CRU_BASE)
#define PHPTOPCRU           ((struct PHPTOPCRU_REG *) PHPTOPCRU_BASE)
#define SECURECRU           ((struct SECURECRU_REG *) SECURECRU_BASE)
#define PMU1CRU             ((struct PMU1CRU_REG *) PMU1CRU_BASE)
#define DDR0CRU             ((struct DDR0CRU_REG *) DDR0CRU_BASE)
#define DDR1CRU             ((struct DDR1CRU_REG *) DDR1CRU_BASE)
#define BIGCORECRU          ((struct BIGCORECRU_REG *) BIGCORECRU_BASE)
#define LITCORECRU          ((struct LITCORECRU_REG *) LITCORECRU_BASE)
#define CCICRU              ((struct CCICRU_REG *) CCICRU_BASE)
#define UART1               ((struct UART_REG *) UART1_BASE)
#define GPIO0               ((struct GPIO_REG *) GPIO0_BASE)
#define GPIO0_EXP1          ((struct GPIO0_EXP_REG *) GPIO0_EXP1_BASE)
#define GPIO0_EXP2          ((struct GPIO0_EXP_REG *) GPIO0_EXP2_BASE)
#define GPIO0_EXP3          ((struct GPIO0_EXP_REG *) GPIO0_EXP3_BASE)
#define PWM0                ((struct PWM_REG *) PWM0_BASE)
#define PDM0                ((struct PDM_REG *) PDM0_BASE)
#define VDMA                ((struct VDMA_REG *) VDMA_BASE)
#define FSPI1               ((struct FSPI_REG *) FSPI1_BASE)
#define FSPI0               ((struct FSPI_REG *) FSPI0_BASE)
#define PDM1                ((struct PDM_REG *) PDM1_BASE)
#define DMA0                ((struct DMA_REG *) DMA0_BASE)
#define DMA1                ((struct DMA_REG *) DMA1_BASE)
#define DMA2                ((struct DMA_REG *) DMA2_BASE)
#define CAN0                ((struct CAN_REG *) CAN0_BASE)
#define CAN1                ((struct CAN_REG *) CAN1_BASE)
#define TIMER0              ((struct TIMER_REG *) TIMER0_BASE)
#define TIMER1              ((struct TIMER_REG *) TIMER1_BASE)
#define TIMER2              ((struct TIMER_REG *) TIMER2_BASE)
#define TIMER3              ((struct TIMER_REG *) TIMER3_BASE)
#define TIMER4              ((struct TIMER_REG *) TIMER4_BASE)
#define TIMER5              ((struct TIMER_REG *) TIMER5_BASE)
#define TIMER6              ((struct TIMER_REG *) TIMER6_BASE)
#define TIMER7              ((struct TIMER_REG *) TIMER7_BASE)
#define TIMER8              ((struct TIMER_REG *) TIMER8_BASE)
#define TIMER9              ((struct TIMER_REG *) TIMER9_BASE)
#define TIMER10             ((struct TIMER_REG *) TIMER10_BASE)
#define TIMER11             ((struct TIMER_REG *) TIMER11_BASE)
#define WDT                 ((struct WDT_REG *) WDT_BASE)
#define SPI0                ((struct SPI_REG *) SPI0_BASE)
#define SPI1                ((struct SPI_REG *) SPI1_BASE)
#define SPI2                ((struct SPI_REG *) SPI2_BASE)
#define SPI3                ((struct SPI_REG *) SPI3_BASE)
#define SPI4                ((struct SPI_REG *) SPI4_BASE)
#define UART0               ((struct UART_REG *) UART0_BASE)
#define UART2               ((struct UART_REG *) UART2_BASE)
#define UART3               ((struct UART_REG *) UART3_BASE)
#define UART4               ((struct UART_REG *) UART4_BASE)
#define UART5               ((struct UART_REG *) UART5_BASE)
#define UART6               ((struct UART_REG *) UART6_BASE)
#define UART7               ((struct UART_REG *) UART7_BASE)
#define UART8               ((struct UART_REG *) UART8_BASE)
#define UART9               ((struct UART_REG *) UART9_BASE)
#define PWM1                ((struct PWM_REG *) PWM1_BASE)
#define PWM2                ((struct PWM_REG *) PWM2_BASE)
#define GPIO1               ((struct GPIO_REG *) GPIO1_BASE)
#define GPIO1_EXP1          ((struct GPIO1_EXP_REG *) GPIO1_EXP1_BASE)
#define GPIO1_EXP2          ((struct GPIO1_EXP_REG *) GPIO1_EXP2_BASE)
#define GPIO1_EXP3          ((struct GPIO1_EXP_REG *) GPIO1_EXP3_BASE)
#define GPIO2               ((struct GPIO_REG *) GPIO2_BASE)
#define GPIO2_EXP1          ((struct GPIO2_EXP_REG *) GPIO2_EXP1_BASE)
#define GPIO2_EXP2          ((struct GPIO2_EXP_REG *) GPIO2_EXP2_BASE)
#define GPIO2_EXP3          ((struct GPIO2_EXP_REG *) GPIO2_EXP3_BASE)
#define GPIO3               ((struct GPIO_REG *) GPIO3_BASE)
#define GPIO3_EXP1          ((struct GPIO3_EXP_REG *) GPIO3_EXP1_BASE)
#define GPIO3_EXP2          ((struct GPIO3_EXP_REG *) GPIO3_EXP2_BASE)
#define GPIO3_EXP3          ((struct GPIO3_EXP_REG *) GPIO3_EXP3_BASE)
#define GPIO4               ((struct GPIO_REG *) GPIO4_BASE)
#define GPIO4_EXP1          ((struct GPIO4_EXP_REG *) GPIO4_EXP1_BASE)
#define GPIO4_EXP2          ((struct GPIO4_EXP_REG *) GPIO4_EXP2_BASE)
#define GPIO4_EXP3          ((struct GPIO4_EXP_REG *) GPIO4_EXP3_BASE)
#define MBOX0               ((struct MBOX_REG *) MBOX0_BASE)
#define MBOX1               ((struct MBOX_REG *) MBOX1_BASE)
#define MBOX2               ((struct MBOX_REG *) MBOX2_BASE)
#define MBOX3               ((struct MBOX_REG *) MBOX3_BASE)
#define MBOX4               ((struct MBOX_REG *) MBOX4_BASE)
#define MBOX5               ((struct MBOX_REG *) MBOX5_BASE)
#define MBOX6               ((struct MBOX_REG *) MBOX6_BASE)
#define MBOX7               ((struct MBOX_REG *) MBOX7_BASE)
#define MBOX8               ((struct MBOX_REG *) MBOX8_BASE)
#define MBOX9               ((struct MBOX_REG *) MBOX9_BASE)
#define MBOX10              ((struct MBOX_REG *) MBOX10_BASE)
#define MBOX11              ((struct MBOX_REG *) MBOX11_BASE)
#define MBOX12              ((struct MBOX_REG *) MBOX12_BASE)
#define MBOX13              ((struct MBOX_REG *) MBOX13_BASE)
#define TSADC               ((struct TSADC_REG *) TSADC_BASE)
#define INTMUX              ((struct INTMUX_REG *) INTMUX_BASE)
#define UART10              ((struct UART_REG *) UART10_BASE)
#define UART11              ((struct UART_REG *) UART11_BASE)

#define IS_DCACHE_INSTANCE(instance) ((instance) == DCACHE)
#define IS_ICACHE_INSTANCE(instance) ((instance) == ICACHE)
#define IS_GPIO0_IOC_INSTANCE(instance) ((instance) == GPIO0_IOC)
#define IS_GPIO1_IOC_INSTANCE(instance) ((instance) == GPIO1_IOC)
#define IS_GPIO2_IOC_INSTANCE(instance) ((instance) == GPIO2_IOC)
#define IS_GPIO3_IOC_INSTANCE(instance) ((instance) == GPIO3_IOC)
#define IS_GPIO4_IOC_INSTANCE(instance) ((instance) == GPIO4_IOC)
#define IS_CRU_INSTANCE(instance) ((instance) == CRU)
#define IS_PHPTOPCRU_INSTANCE(instance) ((instance) == PHPTOPCRU)
#define IS_SECURECRU_INSTANCE(instance) ((instance) == SECURECRU)
#define IS_PMU1CRU_INSTANCE(instance) ((instance) == PMU1CRU)
#define IS_DDR0CRU_INSTANCE(instance) ((instance) == DDR0CRU)
#define IS_DDR1CRU_INSTANCE(instance) ((instance) == DDR1CRU)
#define IS_BIGCORECRU_INSTANCE(instance) ((instance) == BIGCORECRU)
#define IS_LITCORECRU_INSTANCE(instance) ((instance) == LITCORECRU)
#define IS_CCICRU_INSTANCE(instance) ((instance) == CCICRU)
#define IS_VDMA_INSTANCE(instance) ((instance) == VDMA)
#define IS_WDT_INSTANCE(instance) ((instance) == WDT)
#define IS_TSADC_INSTANCE(instance) ((instance) == TSADC)
#define IS_INTMUX_INSTANCE(instance) ((instance) == INTMUX)
#define IS_UART_INSTANCE(instance) (((instance) == UART1) || ((instance) == UART0) || ((instance) == UART2) || ((instance) == UART3) || ((instance) == UART4) || ((instance) == UART5) || ((instance) == UART6) || ((instance) == UART7) || ((instance) == UART8) || ((instance) == UART9) || ((instance) == UART10) || ((instance) == UART11))
#define IS_GPIO_INSTANCE(instance) (((instance) == GPIO0) || ((instance) == GPIO1) || ((instance) == GPIO2) || ((instance) == GPIO3) || ((instance) == GPIO4))
#define IS_GPIO0_EXP_INSTANCE(instance) (((instance) == GPIO0_EXP1) || ((instance) == GPIO0_EXP2) || ((instance) == GPIO0_EXP3))
#define IS_PWM_INSTANCE(instance) (((instance) == PWM0) || ((instance) == PWM1) || ((instance) == PWM2))
#define IS_PDM_INSTANCE(instance) (((instance) == PDM0) || ((instance) == PDM1))
#define IS_FSPI_INSTANCE(instance) (((instance) == FSPI1) || ((instance) == FSPI0))
#define IS_DMA_INSTANCE(instance) (((instance) == DMA0) || ((instance) == DMA1) || ((instance) == DMA2))
#define IS_CAN_INSTANCE(instance) (((instance) == CAN0) || ((instance) == CAN1))
#define IS_TIMER_INSTANCE(instance) (((instance) == TIMER0) || ((instance) == TIMER1) || ((instance) == TIMER2) || ((instance) == TIMER3) || ((instance) == TIMER4) || ((instance) == TIMER5) || ((instance) == TIMER6) || ((instance) == TIMER7) || ((instance) == TIMER8) || ((instance) == TIMER9) || ((instance) == TIMER10) || ((instance) == TIMER11))
#define IS_SPI_INSTANCE(instance) (((instance) == SPI0) || ((instance) == SPI1) || ((instance) == SPI2) || ((instance) == SPI3) || ((instance) == SPI4))
#define IS_GPIO1_EXP_INSTANCE(instance) (((instance) == GPIO1_EXP1) || ((instance) == GPIO1_EXP2) || ((instance) == GPIO1_EXP3))
#define IS_GPIO2_EXP_INSTANCE(instance) (((instance) == GPIO2_EXP1) || ((instance) == GPIO2_EXP2) || ((instance) == GPIO2_EXP3))
#define IS_GPIO3_EXP_INSTANCE(instance) (((instance) == GPIO3_EXP1) || ((instance) == GPIO3_EXP2) || ((instance) == GPIO3_EXP3))
#define IS_GPIO4_EXP_INSTANCE(instance) (((instance) == GPIO4_EXP1) || ((instance) == GPIO4_EXP2) || ((instance) == GPIO4_EXP3))
#define IS_MBOX_INSTANCE(instance) (((instance) == MBOX0) || ((instance) == MBOX1) || ((instance) == MBOX2) || ((instance) == MBOX3) || ((instance) == MBOX4) || ((instance) == MBOX5) || ((instance) == MBOX6) || ((instance) == MBOX7) || ((instance) == MBOX8) || ((instance) == MBOX9) || ((instance) == MBOX10) || ((instance) == MBOX11) || ((instance) == MBOX12) || ((instance) == MBOX13))
/****************************************************************************************/
/*                                                                                      */
/*                               Register Bitmap Section                                */
/*                                                                                      */
/****************************************************************************************/
/*****************************************DCACHE*****************************************/
/* CACHE_CTRL */
#define DCACHE_CACHE_CTRL_OFFSET                           (0x0U)
#define DCACHE_CACHE_CTRL_CACHE_EN_SHIFT                   (0U)
#define DCACHE_CACHE_CTRL_CACHE_EN_MASK                    (0x1U << DCACHE_CACHE_CTRL_CACHE_EN_SHIFT)                   /* 0x00000001 */
#define DCACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT                (1U)
#define DCACHE_CACHE_CTRL_CACHE_WT_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT)                /* 0x00000002 */
#define DCACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT                (2U)
#define DCACHE_CACHE_CTRL_CACHE_HB_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT)                /* 0x00000004 */
#define DCACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT               (3U)
#define DCACHE_CACHE_CTRL_CACHE_STB_EN_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT)               /* 0x00000008 */
#define DCACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT                (4U)
#define DCACHE_CACHE_CTRL_CACHE_FLUSH_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT)                /* 0x00000010 */
#define DCACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT               (5U)
#define DCACHE_CACHE_CTRL_CACHE_PMU_EN_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT)               /* 0x00000020 */
#define DCACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT               (6U)
#define DCACHE_CACHE_CTRL_CACHE_BYPASS_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT)               /* 0x00000040 */
#define DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT             (7U)
#define DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_MASK              (0x1U << DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT)             /* 0x00000080 */
#define DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT         (8U)
#define DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_MASK          (0x7U << DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT)         /* 0x00000700 */
#define DCACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT             (12U)
#define DCACHE_CACHE_CTRL_CACHE_MPU_MODE_MASK              (0x1U << DCACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT)             /* 0x00001000 */
#define DCACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT                (13U)
#define DCACHE_CACHE_CTRL_CACHE_PF_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT)                /* 0x00002000 */
/* CACHE_MAINTAIN0 */
#define DCACHE_CACHE_MAINTAIN0_OFFSET                      (0x4U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT         (0U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_MASK          (0x1U << DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT)         /* 0x00000001 */
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT           (1U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_MASK            (0x3U << DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT)           /* 0x00000006 */
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT          (5U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_MASK           (0x7FFFFFFU << DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT)    /* 0xFFFFFFE0 */
/* CACHE_MAINTAIN1 */
#define DCACHE_CACHE_MAINTAIN1_OFFSET                      (0x8U)
#define DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT        (0U)
#define DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_MASK         (0x7FFFFFFU << DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT)  /* 0x07FFFFFF */
/* STB_TIMEOUT_CTRL */
#define DCACHE_STB_TIMEOUT_CTRL_OFFSET                     (0xCU)
#define DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT    (0U)
#define DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_MASK     (0xFFFFFFFFU << DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT) /* 0xFFFFFFFF */
/* RAM_DEBUG */
#define DCACHE_RAM_DEBUG_OFFSET                            (0x10U)
#define DCACHE_RAM_DEBUG_RAM_DEBUG_EN_SHIFT                (0U)
#define DCACHE_RAM_DEBUG_RAM_DEBUG_EN_MASK                 (0x1U << DCACHE_RAM_DEBUG_RAM_DEBUG_EN_SHIFT)                /* 0x00000001 */
/* CACHE_INT_EN */
#define DCACHE_CACHE_INT_EN_OFFSET                         (0x20U)
#define DCACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT            (0U)
#define DCACHE_CACHE_INT_EN_ERR_RECORD_EN_MASK             (0x1U << DCACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT)            /* 0x00000001 */
/* CACHE_INT_ST */
#define DCACHE_CACHE_INT_ST_OFFSET                         (0x24U)
#define DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT         (0U)
#define DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_MASK          (0x1U << DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT)         /* 0x00000001 */
/* CACHE_ERR_HADDR */
#define DCACHE_CACHE_ERR_HADDR_OFFSET                      (0x28U)
#define DCACHE_CACHE_ERR_HADDR                             (0x0U)
#define DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT          (0U)
#define DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_MASK           (0x1U << DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT)          /* 0x00000001 */
/* CACHE_STATUS */
#define DCACHE_CACHE_STATUS_OFFSET                         (0x30U)
#define DCACHE_CACHE_STATUS                                (0x0U)
#define DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT        (0U)
#define DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_MASK         (0x1U << DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT)        /* 0x00000001 */
#define DCACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT             (1U)
#define DCACHE_CACHE_STATUS_CACHE_M_BUSY_MASK              (0x1U << DCACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT)             /* 0x00000002 */
#define DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT         (2U)
#define DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_MASK          (0x1U << DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT)         /* 0x00000004 */
/* PMU_RD_NUM_CNT */
#define DCACHE_PMU_RD_NUM_CNT_OFFSET                       (0x40U)
#define DCACHE_PMU_RD_NUM_CNT                              (0x0U)
#define DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_NUM_CNT */
#define DCACHE_PMU_WR_NUM_CNT_OFFSET                       (0x44U)
#define DCACHE_PMU_WR_NUM_CNT                              (0x0U)
#define DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_SRAM_RD_HIT_CNT */
#define DCACHE_PMU_SRAM_RD_HIT_CNT_OFFSET                  (0x48U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT                         (0x0U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_SHIFT (0U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_HB_RD_HIT_CNT */
#define DCACHE_PMU_HB_RD_HIT_CNT_OFFSET                    (0x4CU)
#define DCACHE_PMU_HB_RD_HIT_CNT                           (0x0U)
#define DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT   (0U)
#define DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_MASK    (0xFFFFFFFFU << DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_STB_RD_HIT_CNT */
#define DCACHE_PMU_STB_RD_HIT_CNT_OFFSET                   (0x50U)
#define DCACHE_PMU_STB_RD_HIT_CNT                          (0x0U)
#define DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT (0U)
#define DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_MASK  (0xFFFFFFFFU << DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_HIT_CNT */
#define DCACHE_PMU_RD_HIT_CNT_OFFSET                       (0x54U)
#define DCACHE_PMU_RD_HIT_CNT                              (0x0U)
#define DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_HIT_CNT */
#define DCACHE_PMU_WR_HIT_CNT_OFFSET                       (0x58U)
#define DCACHE_PMU_WR_HIT_CNT                              (0x0U)
#define DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_RD_MISS_PENALTY_CNT */
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_OFFSET              (0x5CU)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT                     (0x0U)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT (0U)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_WR_MISS_PENALTY_CNT */
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_OFFSET              (0x60U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT                     (0x0U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT (0U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_LAT_CNT */
#define DCACHE_PMU_RD_LAT_CNT_OFFSET                       (0x64U)
#define DCACHE_PMU_RD_LAT_CNT                              (0x0U)
#define DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_LAT_CNT */
#define DCACHE_PMU_WR_LAT_CNT_OFFSET                       (0x68U)
#define DCACHE_PMU_WR_LAT_CNT                              (0x0U)
#define DCACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* REVISION */
#define DCACHE_REVISION_OFFSET                             (0xF0U)
#define DCACHE_REVISION                                    (0x100U)
#define DCACHE_REVISION_REVISION_SHIFT                     (0U)
#define DCACHE_REVISION_REVISION_MASK                      (0xFFFFFFFFU << DCACHE_REVISION_REVISION_SHIFT)              /* 0xFFFFFFFF */
/*****************************************ICACHE*****************************************/
/* CACHE_CTRL */
#define ICACHE_CACHE_CTRL_OFFSET                           (0x0U)
#define ICACHE_CACHE_CTRL_CACHE_EN_SHIFT                   (0U)
#define ICACHE_CACHE_CTRL_CACHE_EN_MASK                    (0x1U << ICACHE_CACHE_CTRL_CACHE_EN_SHIFT)                   /* 0x00000001 */
#define ICACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT                (1U)
#define ICACHE_CACHE_CTRL_CACHE_WT_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT)                /* 0x00000002 */
#define ICACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT                (2U)
#define ICACHE_CACHE_CTRL_CACHE_HB_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT)                /* 0x00000004 */
#define ICACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT               (3U)
#define ICACHE_CACHE_CTRL_CACHE_STB_EN_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT)               /* 0x00000008 */
#define ICACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT                (4U)
#define ICACHE_CACHE_CTRL_CACHE_FLUSH_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT)                /* 0x00000010 */
#define ICACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT               (5U)
#define ICACHE_CACHE_CTRL_CACHE_PMU_EN_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT)               /* 0x00000020 */
#define ICACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT               (6U)
#define ICACHE_CACHE_CTRL_CACHE_BYPASS_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT)               /* 0x00000040 */
#define ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT             (7U)
#define ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_MASK              (0x1U << ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT)             /* 0x00000080 */
#define ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT         (8U)
#define ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_MASK          (0x7U << ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT)         /* 0x00000700 */
#define ICACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT             (12U)
#define ICACHE_CACHE_CTRL_CACHE_MPU_MODE_MASK              (0x1U << ICACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT)             /* 0x00001000 */
#define ICACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT                (13U)
#define ICACHE_CACHE_CTRL_CACHE_PF_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT)                /* 0x00002000 */
/* CACHE_MAINTAIN0 */
#define ICACHE_CACHE_MAINTAIN0_OFFSET                      (0x4U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT         (0U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_MASK          (0x1U << ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT)         /* 0x00000001 */
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT           (1U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_MASK            (0x3U << ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT)           /* 0x00000006 */
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT          (5U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_MASK           (0x7FFFFFFU << ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT)    /* 0xFFFFFFE0 */
/* CACHE_MAINTAIN1 */
#define ICACHE_CACHE_MAINTAIN1_OFFSET                      (0x8U)
#define ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT        (0U)
#define ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_MASK         (0x7FFFFFFU << ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT)  /* 0x07FFFFFF */
/* STB_TIMEOUT_CTRL */
#define ICACHE_STB_TIMEOUT_CTRL_OFFSET                     (0xCU)
#define ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT    (0U)
#define ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_MASK     (0xFFFFFFFFU << ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT) /* 0xFFFFFFFF */
/* RAM_DEBUG */
#define ICACHE_RAM_DEBUG_OFFSET                            (0x10U)
#define ICACHE_RAM_DEBUG_RAM_DEBUG_EN_SHIFT                (0U)
#define ICACHE_RAM_DEBUG_RAM_DEBUG_EN_MASK                 (0x1U << ICACHE_RAM_DEBUG_RAM_DEBUG_EN_SHIFT)                /* 0x00000001 */
/* CACHE_INT_EN */
#define ICACHE_CACHE_INT_EN_OFFSET                         (0x20U)
#define ICACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT            (0U)
#define ICACHE_CACHE_INT_EN_ERR_RECORD_EN_MASK             (0x1U << ICACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT)            /* 0x00000001 */
/* CACHE_INT_ST */
#define ICACHE_CACHE_INT_ST_OFFSET                         (0x24U)
#define ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT         (0U)
#define ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_MASK          (0x1U << ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT)         /* 0x00000001 */
/* CACHE_ERR_HADDR */
#define ICACHE_CACHE_ERR_HADDR_OFFSET                      (0x28U)
#define ICACHE_CACHE_ERR_HADDR                             (0x0U)
#define ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT          (0U)
#define ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_MASK           (0x1U << ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT)          /* 0x00000001 */
/* CACHE_STATUS */
#define ICACHE_CACHE_STATUS_OFFSET                         (0x30U)
#define ICACHE_CACHE_STATUS                                (0x0U)
#define ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT        (0U)
#define ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_MASK         (0x1U << ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT)        /* 0x00000001 */
#define ICACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT             (1U)
#define ICACHE_CACHE_STATUS_CACHE_M_BUSY_MASK              (0x1U << ICACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT)             /* 0x00000002 */
#define ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT         (2U)
#define ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_MASK          (0x1U << ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT)         /* 0x00000004 */
/* PMU_RD_NUM_CNT */
#define ICACHE_PMU_RD_NUM_CNT_OFFSET                       (0x40U)
#define ICACHE_PMU_RD_NUM_CNT                              (0x0U)
#define ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_NUM_CNT */
#define ICACHE_PMU_WR_NUM_CNT_OFFSET                       (0x44U)
#define ICACHE_PMU_WR_NUM_CNT                              (0x0U)
#define ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_SRAM_RD_HIT_CNT */
#define ICACHE_PMU_SRAM_RD_HIT_CNT_OFFSET                  (0x48U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT                         (0x0U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_SHIFT (0U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_RAM_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_HB_RD_HIT_CNT */
#define ICACHE_PMU_HB_RD_HIT_CNT_OFFSET                    (0x4CU)
#define ICACHE_PMU_HB_RD_HIT_CNT                           (0x0U)
#define ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT   (0U)
#define ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_MASK    (0xFFFFFFFFU << ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_STB_RD_HIT_CNT */
#define ICACHE_PMU_STB_RD_HIT_CNT_OFFSET                   (0x50U)
#define ICACHE_PMU_STB_RD_HIT_CNT                          (0x0U)
#define ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT (0U)
#define ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_MASK  (0xFFFFFFFFU << ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_HIT_CNT */
#define ICACHE_PMU_RD_HIT_CNT_OFFSET                       (0x54U)
#define ICACHE_PMU_RD_HIT_CNT                              (0x0U)
#define ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_HIT_CNT */
#define ICACHE_PMU_WR_HIT_CNT_OFFSET                       (0x58U)
#define ICACHE_PMU_WR_HIT_CNT                              (0x0U)
#define ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_RD_MISS_PENALTY_CNT */
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_OFFSET              (0x5CU)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT                     (0x0U)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT (0U)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_WR_MISS_PENALTY_CNT */
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_OFFSET              (0x60U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT                     (0x0U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT (0U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_LAT_CNT */
#define ICACHE_PMU_RD_LAT_CNT_OFFSET                       (0x64U)
#define ICACHE_PMU_RD_LAT_CNT                              (0x0U)
#define ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_LAT_CNT */
#define ICACHE_PMU_WR_LAT_CNT_OFFSET                       (0x68U)
#define ICACHE_PMU_WR_LAT_CNT                              (0x0U)
#define ICACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_LAT_CNT_PMU_WR_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* REVISION */
#define ICACHE_REVISION_OFFSET                             (0xF0U)
#define ICACHE_REVISION                                    (0x100U)
#define ICACHE_REVISION_REVISION_SHIFT                     (0U)
#define ICACHE_REVISION_REVISION_MASK                      (0xFFFFFFFFU << ICACHE_REVISION_REVISION_SHIFT)              /* 0xFFFFFFFF */
/***************************************GPIO0_IOC****************************************/
/* GPIO0A_IOMUX_SEL_L */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_OFFSET                (0x0U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0A_IOMUX_SEL_H */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_OFFSET                (0x4U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0B_IOMUX_SEL_L */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_OFFSET                (0x8U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0B_IOMUX_SEL_H */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_OFFSET                (0x2000U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B4_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B4_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0C_IOMUX_SEL_L */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_OFFSET                (0x2004U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0C_IOMUX_SEL_H */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_OFFSET                (0x2008U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_L */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_OFFSET                (0x200CU)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT     (8U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT     (12U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_H */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_H_OFFSET                (0x2010U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT     (0U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT     (4U)
#define GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK      (0xFU << GPIO0_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)     /* 0x000000F0 */
/* GPIO0A_DS_L */
#define GPIO0_IOC_GPIO0A_DS_L_OFFSET                       (0x10U)
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A0_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A0_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_L_GPIO0A0_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A1_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A1_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_L_GPIO0A1_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A2_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A2_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_L_GPIO0A2_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A3_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0A_DS_L_GPIO0A3_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_L_GPIO0A3_DS_SHIFT)             /* 0x00007000 */
/* GPIO0A_DS_H */
#define GPIO0_IOC_GPIO0A_DS_H_OFFSET                       (0x14U)
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A4_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A4_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_H_GPIO0A4_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A5_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A5_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_H_GPIO0A5_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A6_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A6_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_H_GPIO0A6_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A7_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0A_DS_H_GPIO0A7_DS_MASK              (0x7U << GPIO0_IOC_GPIO0A_DS_H_GPIO0A7_DS_SHIFT)             /* 0x00007000 */
/* GPIO0B_DS_L */
#define GPIO0_IOC_GPIO0B_DS_L_OFFSET                       (0x18U)
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B0_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B0_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_L_GPIO0B0_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B1_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B1_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_L_GPIO0B1_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B2_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B2_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_L_GPIO0B2_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B3_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0B_DS_L_GPIO0B3_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_L_GPIO0B3_DS_SHIFT)             /* 0x00007000 */
/* GPIO0B_DS_H */
#define GPIO0_IOC_GPIO0B_DS_H_OFFSET                       (0x2014U)
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B4_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B4_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_H_GPIO0B4_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B5_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B5_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_H_GPIO0B5_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B6_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B6_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_H_GPIO0B6_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B7_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0B_DS_H_GPIO0B7_DS_MASK              (0x7U << GPIO0_IOC_GPIO0B_DS_H_GPIO0B7_DS_SHIFT)             /* 0x00007000 */
/* GPIO0C_DS_L */
#define GPIO0_IOC_GPIO0C_DS_L_OFFSET                       (0x2018U)
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C0_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C0_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_L_GPIO0C0_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C1_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C1_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_L_GPIO0C1_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C2_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C2_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_L_GPIO0C2_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C3_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0C_DS_L_GPIO0C3_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_L_GPIO0C3_DS_SHIFT)             /* 0x00007000 */
/* GPIO0C_DS_H */
#define GPIO0_IOC_GPIO0C_DS_H_OFFSET                       (0x201CU)
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C4_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C4_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_H_GPIO0C4_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C5_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C5_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_H_GPIO0C5_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C6_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C6_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_H_GPIO0C6_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C7_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0C_DS_H_GPIO0C7_DS_MASK              (0x7U << GPIO0_IOC_GPIO0C_DS_H_GPIO0C7_DS_SHIFT)             /* 0x00007000 */
/* GPIO0D_DS_L */
#define GPIO0_IOC_GPIO0D_DS_L_OFFSET                       (0x2020U)
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D0_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D0_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_L_GPIO0D0_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D1_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D1_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_L_GPIO0D1_DS_SHIFT)             /* 0x00000070 */
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D2_DS_SHIFT             (8U)
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D2_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_L_GPIO0D2_DS_SHIFT)             /* 0x00000700 */
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D3_DS_SHIFT             (12U)
#define GPIO0_IOC_GPIO0D_DS_L_GPIO0D3_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_L_GPIO0D3_DS_SHIFT)             /* 0x00007000 */
/* GPIO0D_DS_H */
#define GPIO0_IOC_GPIO0D_DS_H_OFFSET                       (0x2024U)
#define GPIO0_IOC_GPIO0D_DS_H_GPIO0D4_DS_SHIFT             (0U)
#define GPIO0_IOC_GPIO0D_DS_H_GPIO0D4_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_H_GPIO0D4_DS_SHIFT)             /* 0x00000007 */
#define GPIO0_IOC_GPIO0D_DS_H_GPIO0D5_DS_SHIFT             (4U)
#define GPIO0_IOC_GPIO0D_DS_H_GPIO0D5_DS_MASK              (0x7U << GPIO0_IOC_GPIO0D_DS_H_GPIO0D5_DS_SHIFT)             /* 0x00000070 */
/* GPIO0A_PULL */
#define GPIO0_IOC_GPIO0A_PULL_OFFSET                       (0x20U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A0_PULL_SHIFT           (0U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A0_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A1_PULL_SHIFT           (2U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A1_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A2_PULL_SHIFT           (4U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A2_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A3_PULL_SHIFT           (6U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A3_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A4_PULL_SHIFT           (8U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A4_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A5_PULL_SHIFT           (10U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A5_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A6_PULL_SHIFT           (12U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A6_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A7_PULL_SHIFT           (14U)
#define GPIO0_IOC_GPIO0A_PULL_GPIO0A7_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0A_PULL_GPIO0A7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO0B_PULL_L */
#define GPIO0_IOC_GPIO0B_PULL_L_OFFSET                     (0x24U)
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B0_PULL_SHIFT         (0U)
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B0_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_L_GPIO0B0_PULL_SHIFT)         /* 0x00000003 */
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B1_PULL_SHIFT         (2U)
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B1_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_L_GPIO0B1_PULL_SHIFT)         /* 0x0000000C */
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B2_PULL_SHIFT         (4U)
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B2_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_L_GPIO0B2_PULL_SHIFT)         /* 0x00000030 */
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B3_PULL_SHIFT         (6U)
#define GPIO0_IOC_GPIO0B_PULL_L_GPIO0B3_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_L_GPIO0B3_PULL_SHIFT)         /* 0x000000C0 */
/* GPIO0B_PULL_H */
#define GPIO0_IOC_GPIO0B_PULL_H_OFFSET                     (0x2028U)
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B4_PULL_SHIFT         (8U)
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B4_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_H_GPIO0B4_PULL_SHIFT)         /* 0x00000300 */
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B5_PULL_SHIFT         (10U)
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B5_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_H_GPIO0B5_PULL_SHIFT)         /* 0x00000C00 */
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B6_PULL_SHIFT         (12U)
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B6_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_H_GPIO0B6_PULL_SHIFT)         /* 0x00003000 */
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B7_PULL_SHIFT         (14U)
#define GPIO0_IOC_GPIO0B_PULL_H_GPIO0B7_PULL_MASK          (0x3U << GPIO0_IOC_GPIO0B_PULL_H_GPIO0B7_PULL_SHIFT)         /* 0x0000C000 */
/* GPIO0C_PULL */
#define GPIO0_IOC_GPIO0C_PULL_OFFSET                       (0x202CU)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C0_PULL_SHIFT           (0U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C0_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C1_PULL_SHIFT           (2U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C1_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C2_PULL_SHIFT           (4U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C2_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C3_PULL_SHIFT           (6U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C3_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C4_PULL_SHIFT           (8U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C4_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C5_PULL_SHIFT           (10U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C5_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C6_PULL_SHIFT           (12U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C6_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C7_PULL_SHIFT           (14U)
#define GPIO0_IOC_GPIO0C_PULL_GPIO0C7_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0C_PULL_GPIO0C7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO0D_PULL */
#define GPIO0_IOC_GPIO0D_PULL_OFFSET                       (0x2030U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D0_PULL_SHIFT           (0U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D0_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D1_PULL_SHIFT           (2U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D1_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D2_PULL_SHIFT           (4U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D2_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D3_PULL_SHIFT           (6U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D3_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D4_PULL_SHIFT           (8U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D4_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D5_PULL_SHIFT           (10U)
#define GPIO0_IOC_GPIO0D_PULL_GPIO0D5_PULL_MASK            (0x3U << GPIO0_IOC_GPIO0D_PULL_GPIO0D5_PULL_SHIFT)           /* 0x00000C00 */
/* GPIO0A_IE */
#define GPIO0_IOC_GPIO0A_IE_OFFSET                         (0x28U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A0_IE_SHIFT               (0U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A0_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A0_IE_SHIFT)               /* 0x00000001 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A1_IE_SHIFT               (1U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A1_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A1_IE_SHIFT)               /* 0x00000002 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A2_IE_SHIFT               (2U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A2_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A2_IE_SHIFT)               /* 0x00000004 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A3_IE_SHIFT               (3U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A3_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A3_IE_SHIFT)               /* 0x00000008 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A4_IE_SHIFT               (4U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A4_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A4_IE_SHIFT)               /* 0x00000010 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A5_IE_SHIFT               (5U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A5_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A5_IE_SHIFT)               /* 0x00000020 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A6_IE_SHIFT               (6U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A6_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A6_IE_SHIFT)               /* 0x00000040 */
#define GPIO0_IOC_GPIO0A_IE_GPIO0A7_IE_SHIFT               (7U)
#define GPIO0_IOC_GPIO0A_IE_GPIO0A7_IE_MASK                (0x1U << GPIO0_IOC_GPIO0A_IE_GPIO0A7_IE_SHIFT)               /* 0x00000080 */
/* GPIO0B_IE_L */
#define GPIO0_IOC_GPIO0B_IE_L_OFFSET                       (0x2CU)
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B0_IE_SHIFT             (0U)
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B0_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_L_GPIO0B0_IE_SHIFT)             /* 0x00000001 */
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B1_IE_SHIFT             (1U)
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B1_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_L_GPIO0B1_IE_SHIFT)             /* 0x00000002 */
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B2_IE_SHIFT             (2U)
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B2_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_L_GPIO0B2_IE_SHIFT)             /* 0x00000004 */
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B3_IE_SHIFT             (3U)
#define GPIO0_IOC_GPIO0B_IE_L_GPIO0B3_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_L_GPIO0B3_IE_SHIFT)             /* 0x00000008 */
/* GPIO0B_IE_H */
#define GPIO0_IOC_GPIO0B_IE_H_OFFSET                       (0x2034U)
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B4_IE_SHIFT             (4U)
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B4_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_H_GPIO0B4_IE_SHIFT)             /* 0x00000010 */
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B5_IE_SHIFT             (5U)
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B5_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_H_GPIO0B5_IE_SHIFT)             /* 0x00000020 */
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B6_IE_SHIFT             (6U)
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B6_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_H_GPIO0B6_IE_SHIFT)             /* 0x00000040 */
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B7_IE_SHIFT             (7U)
#define GPIO0_IOC_GPIO0B_IE_H_GPIO0B7_IE_MASK              (0x1U << GPIO0_IOC_GPIO0B_IE_H_GPIO0B7_IE_SHIFT)             /* 0x00000080 */
/* GPIO0C_IE */
#define GPIO0_IOC_GPIO0C_IE_OFFSET                         (0x2038U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C0_IE_SHIFT               (0U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C0_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C0_IE_SHIFT)               /* 0x00000001 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C1_IE_SHIFT               (1U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C1_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C1_IE_SHIFT)               /* 0x00000002 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C2_IE_SHIFT               (2U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C2_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C2_IE_SHIFT)               /* 0x00000004 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C3_IE_SHIFT               (3U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C3_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C3_IE_SHIFT)               /* 0x00000008 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C4_IE_SHIFT               (4U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C4_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C4_IE_SHIFT)               /* 0x00000010 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C5_IE_SHIFT               (5U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C5_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C5_IE_SHIFT)               /* 0x00000020 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C6_IE_SHIFT               (6U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C6_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C6_IE_SHIFT)               /* 0x00000040 */
#define GPIO0_IOC_GPIO0C_IE_GPIO0C7_IE_SHIFT               (7U)
#define GPIO0_IOC_GPIO0C_IE_GPIO0C7_IE_MASK                (0x1U << GPIO0_IOC_GPIO0C_IE_GPIO0C7_IE_SHIFT)               /* 0x00000080 */
/* GPIO0D_IE */
#define GPIO0_IOC_GPIO0D_IE_OFFSET                         (0x203CU)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D0_IE_SHIFT               (0U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D0_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D0_IE_SHIFT)               /* 0x00000001 */
#define GPIO0_IOC_GPIO0D_IE_GPIO0D1_IE_SHIFT               (1U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D1_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D1_IE_SHIFT)               /* 0x00000002 */
#define GPIO0_IOC_GPIO0D_IE_GPIO0D2_IE_SHIFT               (2U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D2_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D2_IE_SHIFT)               /* 0x00000004 */
#define GPIO0_IOC_GPIO0D_IE_GPIO0D3_IE_SHIFT               (3U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D3_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D3_IE_SHIFT)               /* 0x00000008 */
#define GPIO0_IOC_GPIO0D_IE_GPIO0D4_IE_SHIFT               (4U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D4_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D4_IE_SHIFT)               /* 0x00000010 */
#define GPIO0_IOC_GPIO0D_IE_GPIO0D5_IE_SHIFT               (5U)
#define GPIO0_IOC_GPIO0D_IE_GPIO0D5_IE_MASK                (0x1U << GPIO0_IOC_GPIO0D_IE_GPIO0D5_IE_SHIFT)               /* 0x00000020 */
/* GPIO0A_SMT */
#define GPIO0_IOC_GPIO0A_SMT_OFFSET                        (0x30U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A0_SMT_SHIFT             (0U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A0_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A1_SMT_SHIFT             (1U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A1_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A2_SMT_SHIFT             (2U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A2_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A3_SMT_SHIFT             (3U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A3_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A4_SMT_SHIFT             (4U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A4_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A5_SMT_SHIFT             (5U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A5_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A6_SMT_SHIFT             (6U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A6_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A7_SMT_SHIFT             (7U)
#define GPIO0_IOC_GPIO0A_SMT_GPIO0A7_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0A_SMT_GPIO0A7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO0B_SMT_L */
#define GPIO0_IOC_GPIO0B_SMT_L_OFFSET                      (0x34U)
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B0_SMT_SHIFT           (0U)
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B0_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_L_GPIO0B0_SMT_SHIFT)           /* 0x00000001 */
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B1_SMT_SHIFT           (1U)
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B1_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_L_GPIO0B1_SMT_SHIFT)           /* 0x00000002 */
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B2_SMT_SHIFT           (2U)
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B2_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_L_GPIO0B2_SMT_SHIFT)           /* 0x00000004 */
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B3_SMT_SHIFT           (3U)
#define GPIO0_IOC_GPIO0B_SMT_L_GPIO0B3_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_L_GPIO0B3_SMT_SHIFT)           /* 0x00000008 */
/* GPIO0B_SMT_H */
#define GPIO0_IOC_GPIO0B_SMT_H_OFFSET                      (0x2040U)
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B4_SMT_SHIFT           (4U)
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B4_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_H_GPIO0B4_SMT_SHIFT)           /* 0x00000010 */
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B5_SMT_SHIFT           (5U)
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B5_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_H_GPIO0B5_SMT_SHIFT)           /* 0x00000020 */
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B6_SMT_SHIFT           (6U)
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B6_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_H_GPIO0B6_SMT_SHIFT)           /* 0x00000040 */
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B7_SMT_SHIFT           (7U)
#define GPIO0_IOC_GPIO0B_SMT_H_GPIO0B7_SMT_MASK            (0x1U << GPIO0_IOC_GPIO0B_SMT_H_GPIO0B7_SMT_SHIFT)           /* 0x00000080 */
/* GPIO0C_SMT */
#define GPIO0_IOC_GPIO0C_SMT_OFFSET                        (0x2044U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C0_SMT_SHIFT             (0U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C0_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C1_SMT_SHIFT             (1U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C1_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C2_SMT_SHIFT             (2U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C2_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C3_SMT_SHIFT             (3U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C3_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C4_SMT_SHIFT             (4U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C4_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C5_SMT_SHIFT             (5U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C5_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C6_SMT_SHIFT             (6U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C6_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C7_SMT_SHIFT             (7U)
#define GPIO0_IOC_GPIO0C_SMT_GPIO0C7_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0C_SMT_GPIO0C7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO0D_SMT */
#define GPIO0_IOC_GPIO0D_SMT_OFFSET                        (0x2048U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D0_SMT_SHIFT             (0U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D0_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D1_SMT_SHIFT             (1U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D1_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D2_SMT_SHIFT             (2U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D2_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D3_SMT_SHIFT             (3U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D3_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D4_SMT_SHIFT             (4U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D4_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D5_SMT_SHIFT             (5U)
#define GPIO0_IOC_GPIO0D_SMT_GPIO0D5_SMT_MASK              (0x1U << GPIO0_IOC_GPIO0D_SMT_GPIO0D5_SMT_SHIFT)             /* 0x00000020 */
/***************************************GPIO1_IOC****************************************/
/* GPIO1A_IOMUX_SEL_L */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_OFFSET                (0x4020U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1A_IOMUX_SEL_H */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_OFFSET                (0x4024U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1B_IOMUX_SEL_L */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_OFFSET                (0x4028U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1B_IOMUX_SEL_H */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_OFFSET                (0x402CU)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1C_IOMUX_SEL_L */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_OFFSET                (0x4030U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1C_IOMUX_SEL_H */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_OFFSET                (0x4034U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1D_IOMUX_SEL_L */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_OFFSET                (0x4038U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT     (8U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT     (12U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO1D_IOMUX_SEL_H */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_H_OFFSET                (0x403CU)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT     (0U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT     (4U)
#define GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_MASK      (0xFU << GPIO1_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT)     /* 0x000000F0 */
/* GPIO1A_DS_L */
#define GPIO1_IOC_GPIO1A_DS_L_OFFSET                       (0x6020U)
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A0_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A0_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_L_GPIO1A0_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A1_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A1_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_L_GPIO1A1_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A2_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A2_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_L_GPIO1A2_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A3_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1A_DS_L_GPIO1A3_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_L_GPIO1A3_DS_SHIFT)             /* 0x00007000 */
/* GPIO1A_DS_H */
#define GPIO1_IOC_GPIO1A_DS_H_OFFSET                       (0x6024U)
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A4_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A4_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_H_GPIO1A4_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A5_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A5_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_H_GPIO1A5_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A6_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A6_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_H_GPIO1A6_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A7_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1A_DS_H_GPIO1A7_DS_MASK              (0x7U << GPIO1_IOC_GPIO1A_DS_H_GPIO1A7_DS_SHIFT)             /* 0x00007000 */
/* GPIO1B_DS_L */
#define GPIO1_IOC_GPIO1B_DS_L_OFFSET                       (0x6028U)
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B0_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B0_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_L_GPIO1B0_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B1_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B1_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_L_GPIO1B1_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B2_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B2_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_L_GPIO1B2_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B3_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1B_DS_L_GPIO1B3_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_L_GPIO1B3_DS_SHIFT)             /* 0x00007000 */
/* GPIO1B_DS_H */
#define GPIO1_IOC_GPIO1B_DS_H_OFFSET                       (0x602CU)
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B4_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B4_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_H_GPIO1B4_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B5_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B5_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_H_GPIO1B5_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B6_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B6_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_H_GPIO1B6_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B7_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1B_DS_H_GPIO1B7_DS_MASK              (0x7U << GPIO1_IOC_GPIO1B_DS_H_GPIO1B7_DS_SHIFT)             /* 0x00007000 */
/* GPIO1C_DS_L */
#define GPIO1_IOC_GPIO1C_DS_L_OFFSET                       (0x6030U)
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C0_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C0_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_L_GPIO1C0_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C1_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C1_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_L_GPIO1C1_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C2_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C2_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_L_GPIO1C2_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C3_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1C_DS_L_GPIO1C3_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_L_GPIO1C3_DS_SHIFT)             /* 0x00007000 */
/* GPIO1C_DS_H */
#define GPIO1_IOC_GPIO1C_DS_H_OFFSET                       (0x6034U)
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C4_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C4_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_H_GPIO1C4_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C5_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C5_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_H_GPIO1C5_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C6_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C6_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_H_GPIO1C6_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C7_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1C_DS_H_GPIO1C7_DS_MASK              (0x7U << GPIO1_IOC_GPIO1C_DS_H_GPIO1C7_DS_SHIFT)             /* 0x00007000 */
/* GPIO1D_DS_L */
#define GPIO1_IOC_GPIO1D_DS_L_OFFSET                       (0x6038U)
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D0_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D0_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_L_GPIO1D0_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D1_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D1_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_L_GPIO1D1_DS_SHIFT)             /* 0x00000070 */
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D2_DS_SHIFT             (8U)
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D2_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_L_GPIO1D2_DS_SHIFT)             /* 0x00000700 */
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D3_DS_SHIFT             (12U)
#define GPIO1_IOC_GPIO1D_DS_L_GPIO1D3_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_L_GPIO1D3_DS_SHIFT)             /* 0x00007000 */
/* GPIO1D_DS_H */
#define GPIO1_IOC_GPIO1D_DS_H_OFFSET                       (0x603CU)
#define GPIO1_IOC_GPIO1D_DS_H_GPIO1D4_DS_SHIFT             (0U)
#define GPIO1_IOC_GPIO1D_DS_H_GPIO1D4_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_H_GPIO1D4_DS_SHIFT)             /* 0x00000007 */
#define GPIO1_IOC_GPIO1D_DS_H_GPIO1D5_DS_SHIFT             (4U)
#define GPIO1_IOC_GPIO1D_DS_H_GPIO1D5_DS_MASK              (0x7U << GPIO1_IOC_GPIO1D_DS_H_GPIO1D5_DS_SHIFT)             /* 0x00000070 */
/* GPIO1A_PULL */
#define GPIO1_IOC_GPIO1A_PULL_OFFSET                       (0x6110U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A0_PULL_SHIFT           (0U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A0_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A1_PULL_SHIFT           (2U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A1_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A2_PULL_SHIFT           (4U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A2_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A3_PULL_SHIFT           (6U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A3_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A4_PULL_SHIFT           (8U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A4_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A5_PULL_SHIFT           (10U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A5_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A6_PULL_SHIFT           (12U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A6_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A7_PULL_SHIFT           (14U)
#define GPIO1_IOC_GPIO1A_PULL_GPIO1A7_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1A_PULL_GPIO1A7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO1B_PULL */
#define GPIO1_IOC_GPIO1B_PULL_OFFSET                       (0x6114U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B0_PULL_SHIFT           (0U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B0_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B1_PULL_SHIFT           (2U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B1_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B2_PULL_SHIFT           (4U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B2_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B3_PULL_SHIFT           (6U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B3_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B4_PULL_SHIFT           (8U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B4_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B5_PULL_SHIFT           (10U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B5_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B6_PULL_SHIFT           (12U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B6_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B7_PULL_SHIFT           (14U)
#define GPIO1_IOC_GPIO1B_PULL_GPIO1B7_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1B_PULL_GPIO1B7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO1C_PULL */
#define GPIO1_IOC_GPIO1C_PULL_OFFSET                       (0x6118U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C0_PULL_SHIFT           (0U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C0_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C1_PULL_SHIFT           (2U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C1_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C2_PULL_SHIFT           (4U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C2_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C3_PULL_SHIFT           (6U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C3_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C4_PULL_SHIFT           (8U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C4_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C5_PULL_SHIFT           (10U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C5_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C6_PULL_SHIFT           (12U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C6_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C7_PULL_SHIFT           (14U)
#define GPIO1_IOC_GPIO1C_PULL_GPIO1C7_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1C_PULL_GPIO1C7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO1D_PULL */
#define GPIO1_IOC_GPIO1D_PULL_OFFSET                       (0x611CU)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D0_PULL_SHIFT           (0U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D0_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D1_PULL_SHIFT           (2U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D1_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D2_PULL_SHIFT           (4U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D2_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D3_PULL_SHIFT           (6U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D3_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D4_PULL_SHIFT           (8U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D4_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D5_PULL_SHIFT           (10U)
#define GPIO1_IOC_GPIO1D_PULL_GPIO1D5_PULL_MASK            (0x3U << GPIO1_IOC_GPIO1D_PULL_GPIO1D5_PULL_SHIFT)           /* 0x00000C00 */
/* GPIO1A_IE */
#define GPIO1_IOC_GPIO1A_IE_OFFSET                         (0x6180U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A0_IE_SHIFT               (0U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A0_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A0_IE_SHIFT)               /* 0x00000001 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A1_IE_SHIFT               (1U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A1_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A1_IE_SHIFT)               /* 0x00000002 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A2_IE_SHIFT               (2U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A2_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A2_IE_SHIFT)               /* 0x00000004 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A3_IE_SHIFT               (3U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A3_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A3_IE_SHIFT)               /* 0x00000008 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A4_IE_SHIFT               (4U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A4_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A4_IE_SHIFT)               /* 0x00000010 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A5_IE_SHIFT               (5U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A5_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A5_IE_SHIFT)               /* 0x00000020 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A6_IE_SHIFT               (6U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A6_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A6_IE_SHIFT)               /* 0x00000040 */
#define GPIO1_IOC_GPIO1A_IE_GPIO1A7_IE_SHIFT               (7U)
#define GPIO1_IOC_GPIO1A_IE_GPIO1A7_IE_MASK                (0x1U << GPIO1_IOC_GPIO1A_IE_GPIO1A7_IE_SHIFT)               /* 0x00000080 */
/* GPIO1B_IE */
#define GPIO1_IOC_GPIO1B_IE_OFFSET                         (0x6184U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B0_IE_SHIFT               (0U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B0_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B0_IE_SHIFT)               /* 0x00000001 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B1_IE_SHIFT               (1U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B1_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B1_IE_SHIFT)               /* 0x00000002 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B2_IE_SHIFT               (2U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B2_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B2_IE_SHIFT)               /* 0x00000004 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B3_IE_SHIFT               (3U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B3_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B3_IE_SHIFT)               /* 0x00000008 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B4_IE_SHIFT               (4U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B4_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B4_IE_SHIFT)               /* 0x00000010 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B5_IE_SHIFT               (5U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B5_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B5_IE_SHIFT)               /* 0x00000020 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B6_IE_SHIFT               (6U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B6_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B6_IE_SHIFT)               /* 0x00000040 */
#define GPIO1_IOC_GPIO1B_IE_GPIO1B7_IE_SHIFT               (7U)
#define GPIO1_IOC_GPIO1B_IE_GPIO1B7_IE_MASK                (0x1U << GPIO1_IOC_GPIO1B_IE_GPIO1B7_IE_SHIFT)               /* 0x00000080 */
/* GPIO1C_IE */
#define GPIO1_IOC_GPIO1C_IE_OFFSET                         (0x6188U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C0_IE_SHIFT               (0U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C0_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C0_IE_SHIFT)               /* 0x00000001 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C1_IE_SHIFT               (1U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C1_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C1_IE_SHIFT)               /* 0x00000002 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C2_IE_SHIFT               (2U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C2_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C2_IE_SHIFT)               /* 0x00000004 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C3_IE_SHIFT               (3U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C3_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C3_IE_SHIFT)               /* 0x00000008 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C4_IE_SHIFT               (4U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C4_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C4_IE_SHIFT)               /* 0x00000010 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C5_IE_SHIFT               (5U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C5_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C5_IE_SHIFT)               /* 0x00000020 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C6_IE_SHIFT               (6U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C6_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C6_IE_SHIFT)               /* 0x00000040 */
#define GPIO1_IOC_GPIO1C_IE_GPIO1C7_IE_SHIFT               (7U)
#define GPIO1_IOC_GPIO1C_IE_GPIO1C7_IE_MASK                (0x1U << GPIO1_IOC_GPIO1C_IE_GPIO1C7_IE_SHIFT)               /* 0x00000080 */
/* GPIO1D_IE */
#define GPIO1_IOC_GPIO1D_IE_OFFSET                         (0x618CU)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D0_IE_SHIFT               (0U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D0_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D0_IE_SHIFT)               /* 0x00000001 */
#define GPIO1_IOC_GPIO1D_IE_GPIO1D1_IE_SHIFT               (1U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D1_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D1_IE_SHIFT)               /* 0x00000002 */
#define GPIO1_IOC_GPIO1D_IE_GPIO1D2_IE_SHIFT               (2U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D2_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D2_IE_SHIFT)               /* 0x00000004 */
#define GPIO1_IOC_GPIO1D_IE_GPIO1D3_IE_SHIFT               (3U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D3_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D3_IE_SHIFT)               /* 0x00000008 */
#define GPIO1_IOC_GPIO1D_IE_GPIO1D4_IE_SHIFT               (4U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D4_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D4_IE_SHIFT)               /* 0x00000010 */
#define GPIO1_IOC_GPIO1D_IE_GPIO1D5_IE_SHIFT               (5U)
#define GPIO1_IOC_GPIO1D_IE_GPIO1D5_IE_MASK                (0x1U << GPIO1_IOC_GPIO1D_IE_GPIO1D5_IE_SHIFT)               /* 0x00000020 */
/* GPIO1A_SMT */
#define GPIO1_IOC_GPIO1A_SMT_OFFSET                        (0x6210U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A0_SMT_SHIFT             (0U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A0_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A1_SMT_SHIFT             (1U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A1_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A2_SMT_SHIFT             (2U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A2_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A3_SMT_SHIFT             (3U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A3_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A4_SMT_SHIFT             (4U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A4_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A5_SMT_SHIFT             (5U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A5_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A6_SMT_SHIFT             (6U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A6_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A7_SMT_SHIFT             (7U)
#define GPIO1_IOC_GPIO1A_SMT_GPIO1A7_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1A_SMT_GPIO1A7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO1B_SMT */
#define GPIO1_IOC_GPIO1B_SMT_OFFSET                        (0x6214U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B0_SMT_SHIFT             (0U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B0_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B1_SMT_SHIFT             (1U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B1_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B2_SMT_SHIFT             (2U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B2_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B3_SMT_SHIFT             (3U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B3_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B4_SMT_SHIFT             (4U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B4_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B5_SMT_SHIFT             (5U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B5_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B6_SMT_SHIFT             (6U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B6_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B7_SMT_SHIFT             (7U)
#define GPIO1_IOC_GPIO1B_SMT_GPIO1B7_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1B_SMT_GPIO1B7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO1C_SMT */
#define GPIO1_IOC_GPIO1C_SMT_OFFSET                        (0x6218U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C0_SMT_SHIFT             (0U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C0_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C1_SMT_SHIFT             (1U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C1_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C2_SMT_SHIFT             (2U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C2_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C3_SMT_SHIFT             (3U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C3_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C4_SMT_SHIFT             (4U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C4_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C5_SMT_SHIFT             (5U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C5_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C6_SMT_SHIFT             (6U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C6_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C7_SMT_SHIFT             (7U)
#define GPIO1_IOC_GPIO1C_SMT_GPIO1C7_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1C_SMT_GPIO1C7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO1D_SMT */
#define GPIO1_IOC_GPIO1D_SMT_OFFSET                        (0x621CU)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D0_SMT_SHIFT             (0U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D0_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D1_SMT_SHIFT             (1U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D1_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D2_SMT_SHIFT             (2U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D2_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D3_SMT_SHIFT             (3U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D3_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D4_SMT_SHIFT             (4U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D4_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D5_SMT_SHIFT             (5U)
#define GPIO1_IOC_GPIO1D_SMT_GPIO1D5_SMT_MASK              (0x1U << GPIO1_IOC_GPIO1D_SMT_GPIO1D5_SMT_SHIFT)             /* 0x00000020 */
/***************************************GPIO2_IOC****************************************/
/* GPIO2A_IOMUX_SEL_L */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_OFFSET                (0x4040U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2A_IOMUX_SEL_H */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_OFFSET                (0x4044U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A4_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A4_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A5_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A5_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2B_IOMUX_SEL_L */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_OFFSET                (0x4048U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2B_IOMUX_SEL_H */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_OFFSET                (0x404CU)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2C_IOMUX_SEL_L */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_OFFSET                (0x4050U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2C_IOMUX_SEL_H */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_OFFSET                (0x4054U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C6_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C6_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C7_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C7_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2D_IOMUX_SEL_L */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_OFFSET                (0x4058U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2D_IOMUX_SEL_H */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_OFFSET                (0x405CU)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT     (0U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT     (4U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT     (8U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT     (12U)
#define GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_MASK      (0xFU << GPIO2_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO2A_DS_L */
#define GPIO2_IOC_GPIO2A_DS_L_OFFSET                       (0x6040U)
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A0_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A0_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_L_GPIO2A0_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A1_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A1_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_L_GPIO2A1_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A2_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A2_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_L_GPIO2A2_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A3_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2A_DS_L_GPIO2A3_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_L_GPIO2A3_DS_SHIFT)             /* 0x00007000 */
/* GPIO2A_DS_H */
#define GPIO2_IOC_GPIO2A_DS_H_OFFSET                       (0x6044U)
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A4_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A4_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_H_GPIO2A4_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A5_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A5_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_H_GPIO2A5_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A6_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A6_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_H_GPIO2A6_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A7_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2A_DS_H_GPIO2A7_DS_MASK              (0x7U << GPIO2_IOC_GPIO2A_DS_H_GPIO2A7_DS_SHIFT)             /* 0x00007000 */
/* GPIO2B_DS_L */
#define GPIO2_IOC_GPIO2B_DS_L_OFFSET                       (0x6048U)
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B0_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B0_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_L_GPIO2B0_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B1_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B1_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_L_GPIO2B1_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B2_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B2_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_L_GPIO2B2_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B3_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2B_DS_L_GPIO2B3_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_L_GPIO2B3_DS_SHIFT)             /* 0x00007000 */
/* GPIO2B_DS_H */
#define GPIO2_IOC_GPIO2B_DS_H_OFFSET                       (0x604CU)
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B4_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B4_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_H_GPIO2B4_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B5_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B5_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_H_GPIO2B5_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B6_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B6_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_H_GPIO2B6_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B7_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2B_DS_H_GPIO2B7_DS_MASK              (0x7U << GPIO2_IOC_GPIO2B_DS_H_GPIO2B7_DS_SHIFT)             /* 0x00007000 */
/* GPIO2C_DS_L */
#define GPIO2_IOC_GPIO2C_DS_L_OFFSET                       (0x6050U)
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C0_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C0_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_L_GPIO2C0_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C1_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C1_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_L_GPIO2C1_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C2_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C2_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_L_GPIO2C2_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C3_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2C_DS_L_GPIO2C3_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_L_GPIO2C3_DS_SHIFT)             /* 0x00007000 */
/* GPIO2C_DS_H */
#define GPIO2_IOC_GPIO2C_DS_H_OFFSET                       (0x6054U)
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C4_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C4_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_H_GPIO2C4_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C5_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C5_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_H_GPIO2C5_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C6_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C6_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_H_GPIO2C6_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C7_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2C_DS_H_GPIO2C7_DS_MASK              (0x7U << GPIO2_IOC_GPIO2C_DS_H_GPIO2C7_DS_SHIFT)             /* 0x00007000 */
/* GPIO2D_DS_L */
#define GPIO2_IOC_GPIO2D_DS_L_OFFSET                       (0x6058U)
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D0_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D0_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_L_GPIO2D0_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D1_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D1_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_L_GPIO2D1_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D2_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D2_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_L_GPIO2D2_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D3_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2D_DS_L_GPIO2D3_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_L_GPIO2D3_DS_SHIFT)             /* 0x00007000 */
/* GPIO2D_DS_H */
#define GPIO2_IOC_GPIO2D_DS_H_OFFSET                       (0x605CU)
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D4_DS_SHIFT             (0U)
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D4_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_H_GPIO2D4_DS_SHIFT)             /* 0x00000007 */
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D5_DS_SHIFT             (4U)
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D5_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_H_GPIO2D5_DS_SHIFT)             /* 0x00000070 */
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D6_DS_SHIFT             (8U)
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D6_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_H_GPIO2D6_DS_SHIFT)             /* 0x00000700 */
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D7_DS_SHIFT             (12U)
#define GPIO2_IOC_GPIO2D_DS_H_GPIO2D7_DS_MASK              (0x7U << GPIO2_IOC_GPIO2D_DS_H_GPIO2D7_DS_SHIFT)             /* 0x00007000 */
/* GPIO2A_PULL */
#define GPIO2_IOC_GPIO2A_PULL_OFFSET                       (0x6120U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A0_PULL_SHIFT           (0U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A0_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A1_PULL_SHIFT           (2U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A1_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A2_PULL_SHIFT           (4U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A2_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A3_PULL_SHIFT           (6U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A3_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A4_PULL_SHIFT           (8U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A4_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A5_PULL_SHIFT           (10U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A5_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A6_PULL_SHIFT           (12U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A6_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A7_PULL_SHIFT           (14U)
#define GPIO2_IOC_GPIO2A_PULL_GPIO2A7_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2A_PULL_GPIO2A7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO2B_PULL */
#define GPIO2_IOC_GPIO2B_PULL_OFFSET                       (0x6124U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B0_PULL_SHIFT           (0U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B0_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B1_PULL_SHIFT           (2U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B1_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B2_PULL_SHIFT           (4U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B2_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B3_PULL_SHIFT           (6U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B3_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B4_PULL_SHIFT           (8U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B4_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B5_PULL_SHIFT           (10U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B5_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B6_PULL_SHIFT           (12U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B6_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B7_PULL_SHIFT           (14U)
#define GPIO2_IOC_GPIO2B_PULL_GPIO2B7_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2B_PULL_GPIO2B7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO2C_PULL */
#define GPIO2_IOC_GPIO2C_PULL_OFFSET                       (0x6128U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C0_PULL_SHIFT           (0U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C0_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C1_PULL_SHIFT           (2U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C1_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C2_PULL_SHIFT           (4U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C2_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C3_PULL_SHIFT           (6U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C3_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C4_PULL_SHIFT           (8U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C4_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C5_PULL_SHIFT           (10U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C5_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C6_PULL_SHIFT           (12U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C6_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C7_PULL_SHIFT           (14U)
#define GPIO2_IOC_GPIO2C_PULL_GPIO2C7_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2C_PULL_GPIO2C7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO2D_PULL */
#define GPIO2_IOC_GPIO2D_PULL_OFFSET                       (0x612CU)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D0_PULL_SHIFT           (0U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D0_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D1_PULL_SHIFT           (2U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D1_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D2_PULL_SHIFT           (4U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D2_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D3_PULL_SHIFT           (6U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D3_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D4_PULL_SHIFT           (8U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D4_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D5_PULL_SHIFT           (10U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D5_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D6_PULL_SHIFT           (12U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D6_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D7_PULL_SHIFT           (14U)
#define GPIO2_IOC_GPIO2D_PULL_GPIO2D7_PULL_MASK            (0x3U << GPIO2_IOC_GPIO2D_PULL_GPIO2D7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO2A_IE */
#define GPIO2_IOC_GPIO2A_IE_OFFSET                         (0x6190U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A0_IE_SHIFT               (0U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A0_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A0_IE_SHIFT)               /* 0x00000001 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A1_IE_SHIFT               (1U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A1_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A1_IE_SHIFT)               /* 0x00000002 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A2_IE_SHIFT               (2U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A2_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A2_IE_SHIFT)               /* 0x00000004 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A3_IE_SHIFT               (3U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A3_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A3_IE_SHIFT)               /* 0x00000008 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A4_IE_SHIFT               (4U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A4_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A4_IE_SHIFT)               /* 0x00000010 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A5_IE_SHIFT               (5U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A5_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A5_IE_SHIFT)               /* 0x00000020 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A6_IE_SHIFT               (6U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A6_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A6_IE_SHIFT)               /* 0x00000040 */
#define GPIO2_IOC_GPIO2A_IE_GPIO2A7_IE_SHIFT               (7U)
#define GPIO2_IOC_GPIO2A_IE_GPIO2A7_IE_MASK                (0x1U << GPIO2_IOC_GPIO2A_IE_GPIO2A7_IE_SHIFT)               /* 0x00000080 */
/* GPIO2B_IE */
#define GPIO2_IOC_GPIO2B_IE_OFFSET                         (0x6194U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B0_IE_SHIFT               (0U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B0_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B0_IE_SHIFT)               /* 0x00000001 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B1_IE_SHIFT               (1U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B1_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B1_IE_SHIFT)               /* 0x00000002 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B2_IE_SHIFT               (2U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B2_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B2_IE_SHIFT)               /* 0x00000004 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B3_IE_SHIFT               (3U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B3_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B3_IE_SHIFT)               /* 0x00000008 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B4_IE_SHIFT               (4U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B4_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B4_IE_SHIFT)               /* 0x00000010 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B5_IE_SHIFT               (5U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B5_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B5_IE_SHIFT)               /* 0x00000020 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B6_IE_SHIFT               (6U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B6_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B6_IE_SHIFT)               /* 0x00000040 */
#define GPIO2_IOC_GPIO2B_IE_GPIO2B7_IE_SHIFT               (7U)
#define GPIO2_IOC_GPIO2B_IE_GPIO2B7_IE_MASK                (0x1U << GPIO2_IOC_GPIO2B_IE_GPIO2B7_IE_SHIFT)               /* 0x00000080 */
/* GPIO2C_IE */
#define GPIO2_IOC_GPIO2C_IE_OFFSET                         (0x6198U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C0_IE_SHIFT               (0U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C0_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C0_IE_SHIFT)               /* 0x00000001 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C1_IE_SHIFT               (1U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C1_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C1_IE_SHIFT)               /* 0x00000002 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C2_IE_SHIFT               (2U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C2_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C2_IE_SHIFT)               /* 0x00000004 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C3_IE_SHIFT               (3U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C3_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C3_IE_SHIFT)               /* 0x00000008 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C4_IE_SHIFT               (4U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C4_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C4_IE_SHIFT)               /* 0x00000010 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C5_IE_SHIFT               (5U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C5_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C5_IE_SHIFT)               /* 0x00000020 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C6_IE_SHIFT               (6U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C6_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C6_IE_SHIFT)               /* 0x00000040 */
#define GPIO2_IOC_GPIO2C_IE_GPIO2C7_IE_SHIFT               (7U)
#define GPIO2_IOC_GPIO2C_IE_GPIO2C7_IE_MASK                (0x1U << GPIO2_IOC_GPIO2C_IE_GPIO2C7_IE_SHIFT)               /* 0x00000080 */
/* GPIO2D_IE */
#define GPIO2_IOC_GPIO2D_IE_OFFSET                         (0x619CU)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D0_IE_SHIFT               (0U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D0_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D0_IE_SHIFT)               /* 0x00000001 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D1_IE_SHIFT               (1U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D1_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D1_IE_SHIFT)               /* 0x00000002 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D2_IE_SHIFT               (2U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D2_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D2_IE_SHIFT)               /* 0x00000004 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D3_IE_SHIFT               (3U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D3_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D3_IE_SHIFT)               /* 0x00000008 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D4_IE_SHIFT               (4U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D4_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D4_IE_SHIFT)               /* 0x00000010 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D5_IE_SHIFT               (5U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D5_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D5_IE_SHIFT)               /* 0x00000020 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D6_IE_SHIFT               (6U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D6_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D6_IE_SHIFT)               /* 0x00000040 */
#define GPIO2_IOC_GPIO2D_IE_GPIO2D7_IE_SHIFT               (7U)
#define GPIO2_IOC_GPIO2D_IE_GPIO2D7_IE_MASK                (0x1U << GPIO2_IOC_GPIO2D_IE_GPIO2D7_IE_SHIFT)               /* 0x00000080 */
/* GPIO2A_SMT */
#define GPIO2_IOC_GPIO2A_SMT_OFFSET                        (0x6220U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A0_SMT_SHIFT             (0U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A0_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A1_SMT_SHIFT             (1U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A1_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A2_SMT_SHIFT             (2U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A2_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A3_SMT_SHIFT             (3U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A3_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A4_SMT_SHIFT             (4U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A4_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A5_SMT_SHIFT             (5U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A5_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A6_SMT_SHIFT             (6U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A6_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A7_SMT_SHIFT             (7U)
#define GPIO2_IOC_GPIO2A_SMT_GPIO2A7_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2A_SMT_GPIO2A7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO2B_SMT */
#define GPIO2_IOC_GPIO2B_SMT_OFFSET                        (0x6224U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B0_SMT_SHIFT             (0U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B0_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B1_SMT_SHIFT             (1U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B1_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B2_SMT_SHIFT             (2U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B2_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B3_SMT_SHIFT             (3U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B3_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B4_SMT_SHIFT             (4U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B4_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B5_SMT_SHIFT             (5U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B5_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B6_SMT_SHIFT             (6U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B6_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B7_SMT_SHIFT             (7U)
#define GPIO2_IOC_GPIO2B_SMT_GPIO2B7_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2B_SMT_GPIO2B7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO2C_SMT */
#define GPIO2_IOC_GPIO2C_SMT_OFFSET                        (0x6228U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C0_SMT_SHIFT             (0U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C0_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C1_SMT_SHIFT             (1U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C1_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C2_SMT_SHIFT             (2U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C2_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C3_SMT_SHIFT             (3U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C3_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C4_SMT_SHIFT             (4U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C4_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C5_SMT_SHIFT             (5U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C5_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C6_SMT_SHIFT             (6U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C6_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C7_SMT_SHIFT             (7U)
#define GPIO2_IOC_GPIO2C_SMT_GPIO2C7_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2C_SMT_GPIO2C7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO2D_SMT */
#define GPIO2_IOC_GPIO2D_SMT_OFFSET                        (0x622CU)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D0_SMT_SHIFT             (0U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D0_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D1_SMT_SHIFT             (1U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D1_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D2_SMT_SHIFT             (2U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D2_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D3_SMT_SHIFT             (3U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D3_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D4_SMT_SHIFT             (4U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D4_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D5_SMT_SHIFT             (5U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D5_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D6_SMT_SHIFT             (6U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D6_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D7_SMT_SHIFT             (7U)
#define GPIO2_IOC_GPIO2D_SMT_GPIO2D7_SMT_MASK              (0x1U << GPIO2_IOC_GPIO2D_SMT_GPIO2D7_SMT_SHIFT)             /* 0x00000080 */
/***************************************GPIO3_IOC****************************************/
/* GPIO3A_IOMUX_SEL_L */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_OFFSET                (0x4060U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3A_IOMUX_SEL_H */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_OFFSET                (0x4064U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3B_IOMUX_SEL_L */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_OFFSET                (0x4068U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3B_IOMUX_SEL_H */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_OFFSET                (0x406CU)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3C_IOMUX_SEL_L */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_OFFSET                (0x4070U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3C_IOMUX_SEL_H */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_OFFSET                (0x4074U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3D_IOMUX_SEL_L */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_OFFSET                (0x4078U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3D_IOMUX_SEL_H */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_OFFSET                (0x407CU)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT     (0U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT     (4U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D6_SEL_SHIFT     (8U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D6_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D7_SEL_SHIFT     (12U)
#define GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D7_SEL_MASK      (0xFU << GPIO3_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO3A_DS_L */
#define GPIO3_IOC_GPIO3A_DS_L_OFFSET                       (0x6060U)
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A0_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A0_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_L_GPIO3A0_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A1_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A1_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_L_GPIO3A1_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A2_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A2_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_L_GPIO3A2_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A3_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3A_DS_L_GPIO3A3_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_L_GPIO3A3_DS_SHIFT)             /* 0x00007000 */
/* GPIO3A_DS_H */
#define GPIO3_IOC_GPIO3A_DS_H_OFFSET                       (0x6064U)
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A4_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A4_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_H_GPIO3A4_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A5_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A5_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_H_GPIO3A5_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A6_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A6_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_H_GPIO3A6_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A7_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3A_DS_H_GPIO3A7_DS_MASK              (0x7U << GPIO3_IOC_GPIO3A_DS_H_GPIO3A7_DS_SHIFT)             /* 0x00007000 */
/* GPIO3B_DS_L */
#define GPIO3_IOC_GPIO3B_DS_L_OFFSET                       (0x6068U)
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B0_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B0_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_L_GPIO3B0_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B1_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B1_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_L_GPIO3B1_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B2_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B2_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_L_GPIO3B2_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B3_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3B_DS_L_GPIO3B3_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_L_GPIO3B3_DS_SHIFT)             /* 0x00007000 */
/* GPIO3B_DS_H */
#define GPIO3_IOC_GPIO3B_DS_H_OFFSET                       (0x606CU)
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B4_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B4_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_H_GPIO3B4_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B5_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B5_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_H_GPIO3B5_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B6_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B6_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_H_GPIO3B6_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B7_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3B_DS_H_GPIO3B7_DS_MASK              (0x7U << GPIO3_IOC_GPIO3B_DS_H_GPIO3B7_DS_SHIFT)             /* 0x00007000 */
/* GPIO3C_DS_L */
#define GPIO3_IOC_GPIO3C_DS_L_OFFSET                       (0x6070U)
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C0_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C0_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_L_GPIO3C0_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C1_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C1_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_L_GPIO3C1_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C2_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C2_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_L_GPIO3C2_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C3_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3C_DS_L_GPIO3C3_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_L_GPIO3C3_DS_SHIFT)             /* 0x00007000 */
/* GPIO3C_DS_H */
#define GPIO3_IOC_GPIO3C_DS_H_OFFSET                       (0x6074U)
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C4_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C4_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_H_GPIO3C4_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C5_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C5_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_H_GPIO3C5_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C6_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C6_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_H_GPIO3C6_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C7_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3C_DS_H_GPIO3C7_DS_MASK              (0x7U << GPIO3_IOC_GPIO3C_DS_H_GPIO3C7_DS_SHIFT)             /* 0x00007000 */
/* GPIO3D_DS_L */
#define GPIO3_IOC_GPIO3D_DS_L_OFFSET                       (0x6078U)
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D0_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D0_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_L_GPIO3D0_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D1_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D1_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_L_GPIO3D1_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D2_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D2_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_L_GPIO3D2_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D3_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3D_DS_L_GPIO3D3_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_L_GPIO3D3_DS_SHIFT)             /* 0x00007000 */
/* GPIO3D_DS_H */
#define GPIO3_IOC_GPIO3D_DS_H_OFFSET                       (0x607CU)
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D4_DS_SHIFT             (0U)
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D4_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_H_GPIO3D4_DS_SHIFT)             /* 0x00000007 */
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D5_DS_SHIFT             (4U)
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D5_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_H_GPIO3D5_DS_SHIFT)             /* 0x00000070 */
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D6_DS_SHIFT             (8U)
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D6_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_H_GPIO3D6_DS_SHIFT)             /* 0x00000700 */
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D7_DS_SHIFT             (12U)
#define GPIO3_IOC_GPIO3D_DS_H_GPIO3D7_DS_MASK              (0x7U << GPIO3_IOC_GPIO3D_DS_H_GPIO3D7_DS_SHIFT)             /* 0x00007000 */
/* GPIO3A_PULL */
#define GPIO3_IOC_GPIO3A_PULL_OFFSET                       (0x6130U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A0_PULL_SHIFT           (0U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A0_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A1_PULL_SHIFT           (2U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A1_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A2_PULL_SHIFT           (4U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A2_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A3_PULL_SHIFT           (6U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A3_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A4_PULL_SHIFT           (8U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A4_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A5_PULL_SHIFT           (10U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A5_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A6_PULL_SHIFT           (12U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A6_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A7_PULL_SHIFT           (14U)
#define GPIO3_IOC_GPIO3A_PULL_GPIO3A7_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3A_PULL_GPIO3A7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO3B_PULL */
#define GPIO3_IOC_GPIO3B_PULL_OFFSET                       (0x6134U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B0_PULL_SHIFT           (0U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B0_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B1_PULL_SHIFT           (2U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B1_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B2_PULL_SHIFT           (4U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B2_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B3_PULL_SHIFT           (6U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B3_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B4_PULL_SHIFT           (8U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B4_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B5_PULL_SHIFT           (10U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B5_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B6_PULL_SHIFT           (12U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B6_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B7_PULL_SHIFT           (14U)
#define GPIO3_IOC_GPIO3B_PULL_GPIO3B7_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3B_PULL_GPIO3B7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO3C_PULL */
#define GPIO3_IOC_GPIO3C_PULL_OFFSET                       (0x6138U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C0_PULL_SHIFT           (0U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C0_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C1_PULL_SHIFT           (2U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C1_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C2_PULL_SHIFT           (4U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C2_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C3_PULL_SHIFT           (6U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C3_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C4_PULL_SHIFT           (8U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C4_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C5_PULL_SHIFT           (10U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C5_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C6_PULL_SHIFT           (12U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C6_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C7_PULL_SHIFT           (14U)
#define GPIO3_IOC_GPIO3C_PULL_GPIO3C7_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3C_PULL_GPIO3C7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO3D_PULL */
#define GPIO3_IOC_GPIO3D_PULL_OFFSET                       (0x613CU)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D0_PULL_SHIFT           (0U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D0_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D1_PULL_SHIFT           (2U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D1_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D2_PULL_SHIFT           (4U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D2_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D3_PULL_SHIFT           (6U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D3_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D4_PULL_SHIFT           (8U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D4_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D5_PULL_SHIFT           (10U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D5_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D6_PULL_SHIFT           (12U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D6_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D7_PULL_SHIFT           (14U)
#define GPIO3_IOC_GPIO3D_PULL_GPIO3D7_PULL_MASK            (0x3U << GPIO3_IOC_GPIO3D_PULL_GPIO3D7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO3A_IE */
#define GPIO3_IOC_GPIO3A_IE_OFFSET                         (0x61A0U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A0_IE_SHIFT               (0U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A0_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A0_IE_SHIFT)               /* 0x00000001 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A1_IE_SHIFT               (1U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A1_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A1_IE_SHIFT)               /* 0x00000002 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A2_IE_SHIFT               (2U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A2_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A2_IE_SHIFT)               /* 0x00000004 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A3_IE_SHIFT               (3U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A3_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A3_IE_SHIFT)               /* 0x00000008 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A4_IE_SHIFT               (4U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A4_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A4_IE_SHIFT)               /* 0x00000010 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A5_IE_SHIFT               (5U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A5_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A5_IE_SHIFT)               /* 0x00000020 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A6_IE_SHIFT               (6U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A6_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A6_IE_SHIFT)               /* 0x00000040 */
#define GPIO3_IOC_GPIO3A_IE_GPIO3A7_IE_SHIFT               (7U)
#define GPIO3_IOC_GPIO3A_IE_GPIO3A7_IE_MASK                (0x1U << GPIO3_IOC_GPIO3A_IE_GPIO3A7_IE_SHIFT)               /* 0x00000080 */
/* GPIO3B_IE */
#define GPIO3_IOC_GPIO3B_IE_OFFSET                         (0x61A4U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B0_IE_SHIFT               (0U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B0_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B0_IE_SHIFT)               /* 0x00000001 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B1_IE_SHIFT               (1U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B1_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B1_IE_SHIFT)               /* 0x00000002 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B2_IE_SHIFT               (2U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B2_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B2_IE_SHIFT)               /* 0x00000004 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B3_IE_SHIFT               (3U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B3_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B3_IE_SHIFT)               /* 0x00000008 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B4_IE_SHIFT               (4U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B4_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B4_IE_SHIFT)               /* 0x00000010 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B5_IE_SHIFT               (5U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B5_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B5_IE_SHIFT)               /* 0x00000020 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B6_IE_SHIFT               (6U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B6_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B6_IE_SHIFT)               /* 0x00000040 */
#define GPIO3_IOC_GPIO3B_IE_GPIO3B7_IE_SHIFT               (7U)
#define GPIO3_IOC_GPIO3B_IE_GPIO3B7_IE_MASK                (0x1U << GPIO3_IOC_GPIO3B_IE_GPIO3B7_IE_SHIFT)               /* 0x00000080 */
/* GPIO3C_IE */
#define GPIO3_IOC_GPIO3C_IE_OFFSET                         (0x61A8U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C0_IE_SHIFT               (0U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C0_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C0_IE_SHIFT)               /* 0x00000001 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C1_IE_SHIFT               (1U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C1_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C1_IE_SHIFT)               /* 0x00000002 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C2_IE_SHIFT               (2U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C2_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C2_IE_SHIFT)               /* 0x00000004 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C3_IE_SHIFT               (3U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C3_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C3_IE_SHIFT)               /* 0x00000008 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C4_IE_SHIFT               (4U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C4_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C4_IE_SHIFT)               /* 0x00000010 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C5_IE_SHIFT               (5U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C5_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C5_IE_SHIFT)               /* 0x00000020 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C6_IE_SHIFT               (6U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C6_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C6_IE_SHIFT)               /* 0x00000040 */
#define GPIO3_IOC_GPIO3C_IE_GPIO3C7_IE_SHIFT               (7U)
#define GPIO3_IOC_GPIO3C_IE_GPIO3C7_IE_MASK                (0x1U << GPIO3_IOC_GPIO3C_IE_GPIO3C7_IE_SHIFT)               /* 0x00000080 */
/* GPIO3D_IE */
#define GPIO3_IOC_GPIO3D_IE_OFFSET                         (0x61ACU)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D0_IE_SHIFT               (0U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D0_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D0_IE_SHIFT)               /* 0x00000001 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D1_IE_SHIFT               (1U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D1_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D1_IE_SHIFT)               /* 0x00000002 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D2_IE_SHIFT               (2U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D2_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D2_IE_SHIFT)               /* 0x00000004 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D3_IE_SHIFT               (3U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D3_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D3_IE_SHIFT)               /* 0x00000008 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D4_IE_SHIFT               (4U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D4_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D4_IE_SHIFT)               /* 0x00000010 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D5_IE_SHIFT               (5U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D5_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D5_IE_SHIFT)               /* 0x00000020 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D6_IE_SHIFT               (6U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D6_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D6_IE_SHIFT)               /* 0x00000040 */
#define GPIO3_IOC_GPIO3D_IE_GPIO3D7_IE_SHIFT               (7U)
#define GPIO3_IOC_GPIO3D_IE_GPIO3D7_IE_MASK                (0x1U << GPIO3_IOC_GPIO3D_IE_GPIO3D7_IE_SHIFT)               /* 0x00000080 */
/* GPIO3A_SMT */
#define GPIO3_IOC_GPIO3A_SMT_OFFSET                        (0x6230U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A0_SMT_SHIFT             (0U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A0_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A1_SMT_SHIFT             (1U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A1_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A2_SMT_SHIFT             (2U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A2_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A3_SMT_SHIFT             (3U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A3_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A4_SMT_SHIFT             (4U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A4_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A5_SMT_SHIFT             (5U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A5_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A6_SMT_SHIFT             (6U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A6_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A7_SMT_SHIFT             (7U)
#define GPIO3_IOC_GPIO3A_SMT_GPIO3A7_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3A_SMT_GPIO3A7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO3B_SMT */
#define GPIO3_IOC_GPIO3B_SMT_OFFSET                        (0x6234U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B0_SMT_SHIFT             (0U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B0_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B1_SMT_SHIFT             (1U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B1_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B2_SMT_SHIFT             (2U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B2_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B3_SMT_SHIFT             (3U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B3_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B4_SMT_SHIFT             (4U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B4_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B5_SMT_SHIFT             (5U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B5_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B6_SMT_SHIFT             (6U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B6_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B7_SMT_SHIFT             (7U)
#define GPIO3_IOC_GPIO3B_SMT_GPIO3B7_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3B_SMT_GPIO3B7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO3C_SMT */
#define GPIO3_IOC_GPIO3C_SMT_OFFSET                        (0x6238U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C0_SMT_SHIFT             (0U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C0_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C1_SMT_SHIFT             (1U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C1_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C2_SMT_SHIFT             (2U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C2_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C3_SMT_SHIFT             (3U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C3_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C4_SMT_SHIFT             (4U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C4_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C5_SMT_SHIFT             (5U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C5_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C6_SMT_SHIFT             (6U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C6_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C7_SMT_SHIFT             (7U)
#define GPIO3_IOC_GPIO3C_SMT_GPIO3C7_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3C_SMT_GPIO3C7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO3D_SMT */
#define GPIO3_IOC_GPIO3D_SMT_OFFSET                        (0x623CU)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D0_SMT_SHIFT             (0U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D0_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D1_SMT_SHIFT             (1U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D1_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D2_SMT_SHIFT             (2U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D2_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D3_SMT_SHIFT             (3U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D3_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D4_SMT_SHIFT             (4U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D4_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D5_SMT_SHIFT             (5U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D5_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D6_SMT_SHIFT             (6U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D6_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D7_SMT_SHIFT             (7U)
#define GPIO3_IOC_GPIO3D_SMT_GPIO3D7_SMT_MASK              (0x1U << GPIO3_IOC_GPIO3D_SMT_GPIO3D7_SMT_SHIFT)             /* 0x00000080 */
/***************************************GPIO4_IOC****************************************/
/* GPIO4A_IOMUX_SEL_L */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_OFFSET                (0x4080U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT     (8U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT     (12U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO4A_IOMUX_SEL_H */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_OFFSET                (0x4084U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT     (8U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT     (12U)
#define GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO4B_IOMUX_SEL_L */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_OFFSET                (0x4088U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT     (8U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT     (12U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO4B_IOMUX_SEL_H */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_H_OFFSET                (0x408CU)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT)     /* 0x000000F0 */
/* GPIO4C_IOMUX_SEL_L */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_OFFSET                (0xA390U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT     (8U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT     (12U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO4C_IOMUX_SEL_H */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_OFFSET                (0xA394U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT)     /* 0x000000F0 */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT     (8U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT)     /* 0x00000F00 */
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C7_SEL_SHIFT     (12U)
#define GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C7_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C7_SEL_SHIFT)     /* 0x0000F000 */
/* GPIO4D_IOMUX_SEL_L */
#define GPIO4_IOC_GPIO4D_IOMUX_SEL_L_OFFSET                (0xB398U)
#define GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT     (0U)
#define GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT)     /* 0x0000000F */
#define GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT     (4U)
#define GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_MASK      (0xFU << GPIO4_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT)     /* 0x000000F0 */
/* GPIO4A_DS_L */
#define GPIO4_IOC_GPIO4A_DS_L_OFFSET                       (0x6080U)
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A0_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A0_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_L_GPIO4A0_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A1_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A1_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_L_GPIO4A1_DS_SHIFT)             /* 0x00000070 */
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A2_DS_SHIFT             (8U)
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A2_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_L_GPIO4A2_DS_SHIFT)             /* 0x00000700 */
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A3_DS_SHIFT             (12U)
#define GPIO4_IOC_GPIO4A_DS_L_GPIO4A3_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_L_GPIO4A3_DS_SHIFT)             /* 0x00007000 */
/* GPIO4A_DS_H */
#define GPIO4_IOC_GPIO4A_DS_H_OFFSET                       (0x6084U)
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A4_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A4_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_H_GPIO4A4_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A5_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A5_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_H_GPIO4A5_DS_SHIFT)             /* 0x00000070 */
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A6_DS_SHIFT             (8U)
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A6_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_H_GPIO4A6_DS_SHIFT)             /* 0x00000700 */
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A7_DS_SHIFT             (12U)
#define GPIO4_IOC_GPIO4A_DS_H_GPIO4A7_DS_MASK              (0x7U << GPIO4_IOC_GPIO4A_DS_H_GPIO4A7_DS_SHIFT)             /* 0x00007000 */
/* GPIO4B_DS_L */
#define GPIO4_IOC_GPIO4B_DS_L_OFFSET                       (0x6088U)
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B0_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B0_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_L_GPIO4B0_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B1_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B1_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_L_GPIO4B1_DS_SHIFT)             /* 0x00000070 */
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B2_DS_SHIFT             (8U)
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B2_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_L_GPIO4B2_DS_SHIFT)             /* 0x00000700 */
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B3_DS_SHIFT             (12U)
#define GPIO4_IOC_GPIO4B_DS_L_GPIO4B3_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_L_GPIO4B3_DS_SHIFT)             /* 0x00007000 */
/* GPIO4B_DS_H */
#define GPIO4_IOC_GPIO4B_DS_H_OFFSET                       (0x608CU)
#define GPIO4_IOC_GPIO4B_DS_H_GPIO4B4_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4B_DS_H_GPIO4B4_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_H_GPIO4B4_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4B_DS_H_GPIO4B5_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4B_DS_H_GPIO4B5_DS_MASK              (0x7U << GPIO4_IOC_GPIO4B_DS_H_GPIO4B5_DS_SHIFT)             /* 0x00000070 */
/* GPIO4C_DS_L */
#define GPIO4_IOC_GPIO4C_DS_L_OFFSET                       (0xA090U)
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C0_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C0_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_L_GPIO4C0_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C1_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C1_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_L_GPIO4C1_DS_SHIFT)             /* 0x00000070 */
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C2_DS_SHIFT             (8U)
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C2_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_L_GPIO4C2_DS_SHIFT)             /* 0x00000700 */
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C3_DS_SHIFT             (12U)
#define GPIO4_IOC_GPIO4C_DS_L_GPIO4C3_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_L_GPIO4C3_DS_SHIFT)             /* 0x00007000 */
/* GPIO4C_DS_H */
#define GPIO4_IOC_GPIO4C_DS_H_OFFSET                       (0xA094U)
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C4_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C4_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_H_GPIO4C4_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C5_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C5_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_H_GPIO4C5_DS_SHIFT)             /* 0x00000070 */
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C6_DS_SHIFT             (8U)
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C6_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_H_GPIO4C6_DS_SHIFT)             /* 0x00000700 */
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C7_DS_SHIFT             (12U)
#define GPIO4_IOC_GPIO4C_DS_H_GPIO4C7_DS_MASK              (0x7U << GPIO4_IOC_GPIO4C_DS_H_GPIO4C7_DS_SHIFT)             /* 0x00007000 */
/* GPIO4D_DS_L */
#define GPIO4_IOC_GPIO4D_DS_L_OFFSET                       (0xB098U)
#define GPIO4_IOC_GPIO4D_DS_L_GPIO4D0_DS_SHIFT             (0U)
#define GPIO4_IOC_GPIO4D_DS_L_GPIO4D0_DS_MASK              (0x7U << GPIO4_IOC_GPIO4D_DS_L_GPIO4D0_DS_SHIFT)             /* 0x00000007 */
#define GPIO4_IOC_GPIO4D_DS_L_GPIO4D1_DS_SHIFT             (4U)
#define GPIO4_IOC_GPIO4D_DS_L_GPIO4D1_DS_MASK              (0x7U << GPIO4_IOC_GPIO4D_DS_L_GPIO4D1_DS_SHIFT)             /* 0x00000070 */
/* GPIO4A_PULL */
#define GPIO4_IOC_GPIO4A_PULL_OFFSET                       (0x6140U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A0_PULL_SHIFT           (0U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A0_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A1_PULL_SHIFT           (2U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A1_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A2_PULL_SHIFT           (4U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A2_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A3_PULL_SHIFT           (6U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A3_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A4_PULL_SHIFT           (8U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A4_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A5_PULL_SHIFT           (10U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A5_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A6_PULL_SHIFT           (12U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A6_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A7_PULL_SHIFT           (14U)
#define GPIO4_IOC_GPIO4A_PULL_GPIO4A7_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4A_PULL_GPIO4A7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO4B_PULL */
#define GPIO4_IOC_GPIO4B_PULL_OFFSET                       (0x6144U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B0_PULL_SHIFT           (0U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B0_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B1_PULL_SHIFT           (2U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B1_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B2_PULL_SHIFT           (4U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B2_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B3_PULL_SHIFT           (6U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B3_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B4_PULL_SHIFT           (8U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B4_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B5_PULL_SHIFT           (10U)
#define GPIO4_IOC_GPIO4B_PULL_GPIO4B5_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4B_PULL_GPIO4B5_PULL_SHIFT)           /* 0x00000C00 */
/* GPIO4C_PULL */
#define GPIO4_IOC_GPIO4C_PULL_OFFSET                       (0xA148U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C0_PULL_SHIFT           (0U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C0_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C1_PULL_SHIFT           (2U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C1_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C1_PULL_SHIFT)           /* 0x0000000C */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C2_PULL_SHIFT           (4U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C2_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C2_PULL_SHIFT)           /* 0x00000030 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C3_PULL_SHIFT           (6U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C3_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C3_PULL_SHIFT)           /* 0x000000C0 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C4_PULL_SHIFT           (8U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C4_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C4_PULL_SHIFT)           /* 0x00000300 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C5_PULL_SHIFT           (10U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C5_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C5_PULL_SHIFT)           /* 0x00000C00 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C6_PULL_SHIFT           (12U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C6_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C6_PULL_SHIFT)           /* 0x00003000 */
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C7_PULL_SHIFT           (14U)
#define GPIO4_IOC_GPIO4C_PULL_GPIO4C7_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4C_PULL_GPIO4C7_PULL_SHIFT)           /* 0x0000C000 */
/* GPIO4D_PULL */
#define GPIO4_IOC_GPIO4D_PULL_OFFSET                       (0xB14CU)
#define GPIO4_IOC_GPIO4D_PULL_GPIO4D0_PULL_SHIFT           (0U)
#define GPIO4_IOC_GPIO4D_PULL_GPIO4D0_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4D_PULL_GPIO4D0_PULL_SHIFT)           /* 0x00000003 */
#define GPIO4_IOC_GPIO4D_PULL_GPIO4D1_PULL_SHIFT           (2U)
#define GPIO4_IOC_GPIO4D_PULL_GPIO4D1_PULL_MASK            (0x3U << GPIO4_IOC_GPIO4D_PULL_GPIO4D1_PULL_SHIFT)           /* 0x0000000C */
/* GPIO4A_IE */
#define GPIO4_IOC_GPIO4A_IE_OFFSET                         (0x61B0U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A0_IE_SHIFT               (0U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A0_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A0_IE_SHIFT)               /* 0x00000001 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A1_IE_SHIFT               (1U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A1_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A1_IE_SHIFT)               /* 0x00000002 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A2_IE_SHIFT               (2U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A2_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A2_IE_SHIFT)               /* 0x00000004 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A3_IE_SHIFT               (3U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A3_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A3_IE_SHIFT)               /* 0x00000008 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A4_IE_SHIFT               (4U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A4_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A4_IE_SHIFT)               /* 0x00000010 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A5_IE_SHIFT               (5U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A5_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A5_IE_SHIFT)               /* 0x00000020 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A6_IE_SHIFT               (6U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A6_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A6_IE_SHIFT)               /* 0x00000040 */
#define GPIO4_IOC_GPIO4A_IE_GPIO4A7_IE_SHIFT               (7U)
#define GPIO4_IOC_GPIO4A_IE_GPIO4A7_IE_MASK                (0x1U << GPIO4_IOC_GPIO4A_IE_GPIO4A7_IE_SHIFT)               /* 0x00000080 */
/* GPIO4B_IE */
#define GPIO4_IOC_GPIO4B_IE_OFFSET                         (0x61B4U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B0_IE_SHIFT               (0U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B0_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B0_IE_SHIFT)               /* 0x00000001 */
#define GPIO4_IOC_GPIO4B_IE_GPIO4B1_IE_SHIFT               (1U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B1_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B1_IE_SHIFT)               /* 0x00000002 */
#define GPIO4_IOC_GPIO4B_IE_GPIO4B2_IE_SHIFT               (2U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B2_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B2_IE_SHIFT)               /* 0x00000004 */
#define GPIO4_IOC_GPIO4B_IE_GPIO4B3_IE_SHIFT               (3U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B3_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B3_IE_SHIFT)               /* 0x00000008 */
#define GPIO4_IOC_GPIO4B_IE_GPIO4B4_IE_SHIFT               (4U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B4_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B4_IE_SHIFT)               /* 0x00000010 */
#define GPIO4_IOC_GPIO4B_IE_GPIO4B5_IE_SHIFT               (5U)
#define GPIO4_IOC_GPIO4B_IE_GPIO4B5_IE_MASK                (0x1U << GPIO4_IOC_GPIO4B_IE_GPIO4B5_IE_SHIFT)               /* 0x00000020 */
/* GPIO4C_IE */
#define GPIO4_IOC_GPIO4C_IE_OFFSET                         (0xA1B8U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C0_IE_SHIFT               (0U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C0_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C0_IE_SHIFT)               /* 0x00000001 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C1_IE_SHIFT               (1U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C1_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C1_IE_SHIFT)               /* 0x00000002 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C2_IE_SHIFT               (2U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C2_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C2_IE_SHIFT)               /* 0x00000004 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C3_IE_SHIFT               (3U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C3_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C3_IE_SHIFT)               /* 0x00000008 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C4_IE_SHIFT               (4U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C4_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C4_IE_SHIFT)               /* 0x00000010 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C5_IE_SHIFT               (5U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C5_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C5_IE_SHIFT)               /* 0x00000020 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C6_IE_SHIFT               (6U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C6_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C6_IE_SHIFT)               /* 0x00000040 */
#define GPIO4_IOC_GPIO4C_IE_GPIO4C7_IE_SHIFT               (7U)
#define GPIO4_IOC_GPIO4C_IE_GPIO4C7_IE_MASK                (0x1U << GPIO4_IOC_GPIO4C_IE_GPIO4C7_IE_SHIFT)               /* 0x00000080 */
/* GPIO4D_IE */
#define GPIO4_IOC_GPIO4D_IE_OFFSET                         (0xB1BCU)
#define GPIO4_IOC_GPIO4D_IE_GPIO4D0_IE_SHIFT               (0U)
#define GPIO4_IOC_GPIO4D_IE_GPIO4D0_IE_MASK                (0x1U << GPIO4_IOC_GPIO4D_IE_GPIO4D0_IE_SHIFT)               /* 0x00000001 */
#define GPIO4_IOC_GPIO4D_IE_GPIO4D1_IE_SHIFT               (1U)
#define GPIO4_IOC_GPIO4D_IE_GPIO4D1_IE_MASK                (0x1U << GPIO4_IOC_GPIO4D_IE_GPIO4D1_IE_SHIFT)               /* 0x00000002 */
/* GPIO4A_SMT */
#define GPIO4_IOC_GPIO4A_SMT_OFFSET                        (0x6240U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A0_SMT_SHIFT             (0U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A0_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A1_SMT_SHIFT             (1U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A1_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A2_SMT_SHIFT             (2U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A2_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A3_SMT_SHIFT             (3U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A3_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A4_SMT_SHIFT             (4U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A4_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A5_SMT_SHIFT             (5U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A5_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A6_SMT_SHIFT             (6U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A6_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A7_SMT_SHIFT             (7U)
#define GPIO4_IOC_GPIO4A_SMT_GPIO4A7_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4A_SMT_GPIO4A7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO4B_SMT */
#define GPIO4_IOC_GPIO4B_SMT_OFFSET                        (0x6244U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B0_SMT_SHIFT             (0U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B0_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B1_SMT_SHIFT             (1U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B1_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B2_SMT_SHIFT             (2U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B2_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B3_SMT_SHIFT             (3U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B3_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B4_SMT_SHIFT             (4U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B4_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B5_SMT_SHIFT             (5U)
#define GPIO4_IOC_GPIO4B_SMT_GPIO4B5_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4B_SMT_GPIO4B5_SMT_SHIFT)             /* 0x00000020 */
/* GPIO4C_SMT */
#define GPIO4_IOC_GPIO4C_SMT_OFFSET                        (0xA248U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C0_SMT_SHIFT             (0U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C0_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C1_SMT_SHIFT             (1U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C1_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C1_SMT_SHIFT)             /* 0x00000002 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C2_SMT_SHIFT             (2U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C2_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C2_SMT_SHIFT)             /* 0x00000004 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C3_SMT_SHIFT             (3U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C3_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C3_SMT_SHIFT)             /* 0x00000008 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C4_SMT_SHIFT             (4U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C4_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C4_SMT_SHIFT)             /* 0x00000010 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C5_SMT_SHIFT             (5U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C5_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C5_SMT_SHIFT)             /* 0x00000020 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C6_SMT_SHIFT             (6U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C6_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C6_SMT_SHIFT)             /* 0x00000040 */
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C7_SMT_SHIFT             (7U)
#define GPIO4_IOC_GPIO4C_SMT_GPIO4C7_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4C_SMT_GPIO4C7_SMT_SHIFT)             /* 0x00000080 */
/* GPIO4D_SMT */
#define GPIO4_IOC_GPIO4D_SMT_OFFSET                        (0xB24CU)
#define GPIO4_IOC_GPIO4D_SMT_GPIO4D0_SMT_SHIFT             (0U)
#define GPIO4_IOC_GPIO4D_SMT_GPIO4D0_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4D_SMT_GPIO4D0_SMT_SHIFT)             /* 0x00000001 */
#define GPIO4_IOC_GPIO4D_SMT_GPIO4D1_SMT_SHIFT             (1U)
#define GPIO4_IOC_GPIO4D_SMT_GPIO4D1_SMT_MASK              (0x1U << GPIO4_IOC_GPIO4D_SMT_GPIO4D1_SMT_SHIFT)             /* 0x00000002 */
/******************************************CRU*******************************************/
/* BPLL_CON0 */
#define CRU_BPLL_CON0_OFFSET                               (0x0U)
#define CRU_BPLL_CON0_BPLL_M_SHIFT                         (0U)
#define CRU_BPLL_CON0_BPLL_M_MASK                          (0x3FFU << CRU_BPLL_CON0_BPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_BPLL_CON0_BPLL_BP_SHIFT                        (15U)
#define CRU_BPLL_CON0_BPLL_BP_MASK                         (0x1U << CRU_BPLL_CON0_BPLL_BP_SHIFT)                        /* 0x00008000 */
/* BPLL_CON1 */
#define CRU_BPLL_CON1_OFFSET                               (0x4U)
#define CRU_BPLL_CON1_BPLL_P_SHIFT                         (0U)
#define CRU_BPLL_CON1_BPLL_P_MASK                          (0x3FU << CRU_BPLL_CON1_BPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_BPLL_CON1_BPLL_S_SHIFT                         (6U)
#define CRU_BPLL_CON1_BPLL_S_MASK                          (0x7U << CRU_BPLL_CON1_BPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_BPLL_CON1_BPLL_RESETB_SHIFT                    (13U)
#define CRU_BPLL_CON1_BPLL_RESETB_MASK                     (0x1U << CRU_BPLL_CON1_BPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* BPLL_CON4 */
#define CRU_BPLL_CON4_OFFSET                               (0x10U)
#define CRU_BPLL_CON4_BPLL_ICP_SHIFT                       (1U)
#define CRU_BPLL_CON4_BPLL_ICP_MASK                        (0x3U << CRU_BPLL_CON4_BPLL_ICP_SHIFT)                       /* 0x00000006 */
#define CRU_BPLL_CON4_BPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_BPLL_CON4_BPLL_AFC_ENB_MASK                    (0x1U << CRU_BPLL_CON4_BPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_BPLL_CON4_BPLL_EXTAFC_SHIFT                    (4U)
#define CRU_BPLL_CON4_BPLL_EXTAFC_MASK                     (0x1FU << CRU_BPLL_CON4_BPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_BPLL_CON4_BPLL_FEED_EN_SHIFT                   (14U)
#define CRU_BPLL_CON4_BPLL_FEED_EN_MASK                    (0x1U << CRU_BPLL_CON4_BPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_BPLL_CON4_BPLL_FSEL_SHIFT                      (15U)
#define CRU_BPLL_CON4_BPLL_FSEL_MASK                       (0x1U << CRU_BPLL_CON4_BPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* BPLL_CON5 */
#define CRU_BPLL_CON5_OFFSET                               (0x14U)
#define CRU_BPLL_CON5_BPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_BPLL_CON5_BPLL_FOUT_MASK_MASK                  (0x1U << CRU_BPLL_CON5_BPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
#define CRU_BPLL_CON5_BPLL_LOCK_CON_IN_SHIFT               (5U)
#define CRU_BPLL_CON5_BPLL_LOCK_CON_IN_MASK                (0x3U << CRU_BPLL_CON5_BPLL_LOCK_CON_IN_SHIFT)               /* 0x00000060 */
#define CRU_BPLL_CON5_BPLL_LOCK_CON_OUT_SHIFT              (7U)
#define CRU_BPLL_CON5_BPLL_LOCK_CON_OUT_MASK               (0x3U << CRU_BPLL_CON5_BPLL_LOCK_CON_OUT_SHIFT)              /* 0x00000180 */
#define CRU_BPLL_CON5_BPLL_LOCK_CON_DLY_SHIFT              (9U)
#define CRU_BPLL_CON5_BPLL_LOCK_CON_DLY_MASK               (0x3U << CRU_BPLL_CON5_BPLL_LOCK_CON_DLY_SHIFT)              /* 0x00000600 */
/* BPLL_CON6 */
#define CRU_BPLL_CON6_OFFSET                               (0x18U)
#define CRU_BPLL_CON6_BPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_BPLL_CON6_BPLL_AFC_CODE_MASK                   (0x1FU << CRU_BPLL_CON6_BPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_BPLL_CON6_BPLL_LOCK_SHIFT                      (15U)
#define CRU_BPLL_CON6_BPLL_LOCK_MASK                       (0x1U << CRU_BPLL_CON6_BPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* VPLL_CON0 */
#define CRU_VPLL_CON0_OFFSET                               (0x160U)
#define CRU_VPLL_CON0_VPLL_M_SHIFT                         (0U)
#define CRU_VPLL_CON0_VPLL_M_MASK                          (0x3FFU << CRU_VPLL_CON0_VPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_VPLL_CON0_VPLL_BP_SHIFT                        (15U)
#define CRU_VPLL_CON0_VPLL_BP_MASK                         (0x1U << CRU_VPLL_CON0_VPLL_BP_SHIFT)                        /* 0x00008000 */
/* VPLL_CON1 */
#define CRU_VPLL_CON1_OFFSET                               (0x164U)
#define CRU_VPLL_CON1_VPLL_P_SHIFT                         (0U)
#define CRU_VPLL_CON1_VPLL_P_MASK                          (0x3FU << CRU_VPLL_CON1_VPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_VPLL_CON1_VPLL_S_SHIFT                         (6U)
#define CRU_VPLL_CON1_VPLL_S_MASK                          (0x7U << CRU_VPLL_CON1_VPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_VPLL_CON1_VPLL_RESETB_SHIFT                    (13U)
#define CRU_VPLL_CON1_VPLL_RESETB_MASK                     (0x1U << CRU_VPLL_CON1_VPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* VPLL_CON2 */
#define CRU_VPLL_CON2_OFFSET                               (0x168U)
#define CRU_VPLL_CON2_VPLL_K_SHIFT                         (0U)
#define CRU_VPLL_CON2_VPLL_K_MASK                          (0xFFFFU << CRU_VPLL_CON2_VPLL_K_SHIFT)                      /* 0x0000FFFF */
/* VPLL_CON3 */
#define CRU_VPLL_CON3_OFFSET                               (0x16CU)
#define CRU_VPLL_CON3_VPLL_MFR_SHIFT                       (0U)
#define CRU_VPLL_CON3_VPLL_MFR_MASK                        (0xFFU << CRU_VPLL_CON3_VPLL_MFR_SHIFT)                      /* 0x000000FF */
#define CRU_VPLL_CON3_VPLL_MRR_SHIFT                       (8U)
#define CRU_VPLL_CON3_VPLL_MRR_MASK                        (0x3FU << CRU_VPLL_CON3_VPLL_MRR_SHIFT)                      /* 0x00003F00 */
#define CRU_VPLL_CON3_VPLL_SEL_PF_SHIFT                    (14U)
#define CRU_VPLL_CON3_VPLL_SEL_PF_MASK                     (0x3U << CRU_VPLL_CON3_VPLL_SEL_PF_SHIFT)                    /* 0x0000C000 */
/* VPLL_CON4 */
#define CRU_VPLL_CON4_OFFSET                               (0x170U)
#define CRU_VPLL_CON4_VPLL_SSCG_EN_SHIFT                   (0U)
#define CRU_VPLL_CON4_VPLL_SSCG_EN_MASK                    (0x1U << CRU_VPLL_CON4_VPLL_SSCG_EN_SHIFT)                   /* 0x00000001 */
#define CRU_VPLL_CON4_VPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_VPLL_CON4_VPLL_AFC_ENB_MASK                    (0x1U << CRU_VPLL_CON4_VPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_VPLL_CON4_VPLL_EXTAFC_SHIFT                    (4U)
#define CRU_VPLL_CON4_VPLL_EXTAFC_MASK                     (0x1FU << CRU_VPLL_CON4_VPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_VPLL_CON4_VPLL_FEED_EN_SHIFT                   (14U)
#define CRU_VPLL_CON4_VPLL_FEED_EN_MASK                    (0x1U << CRU_VPLL_CON4_VPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_VPLL_CON4_VPLL_FSEL_SHIFT                      (15U)
#define CRU_VPLL_CON4_VPLL_FSEL_MASK                       (0x1U << CRU_VPLL_CON4_VPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* VPLL_CON5 */
#define CRU_VPLL_CON5_OFFSET                               (0x174U)
#define CRU_VPLL_CON5_VPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_VPLL_CON5_VPLL_FOUT_MASK_MASK                  (0x1U << CRU_VPLL_CON5_VPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
/* VPLL_CON6 */
#define CRU_VPLL_CON6_OFFSET                               (0x178U)
#define CRU_VPLL_CON6_VPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_VPLL_CON6_VPLL_AFC_CODE_MASK                   (0x1FU << CRU_VPLL_CON6_VPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_VPLL_CON6_VPLL_LOCK_SHIFT                      (15U)
#define CRU_VPLL_CON6_VPLL_LOCK_MASK                       (0x1U << CRU_VPLL_CON6_VPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* AUPLL_CON0 */
#define CRU_AUPLL_CON0_OFFSET                              (0x180U)
#define CRU_AUPLL_CON0_AUPLL_M_SHIFT                       (0U)
#define CRU_AUPLL_CON0_AUPLL_M_MASK                        (0x3FFU << CRU_AUPLL_CON0_AUPLL_M_SHIFT)                     /* 0x000003FF */
#define CRU_AUPLL_CON0_AUPLL_BP_SHIFT                      (15U)
#define CRU_AUPLL_CON0_AUPLL_BP_MASK                       (0x1U << CRU_AUPLL_CON0_AUPLL_BP_SHIFT)                      /* 0x00008000 */
/* AUPLL_CON1 */
#define CRU_AUPLL_CON1_OFFSET                              (0x184U)
#define CRU_AUPLL_CON1_AUPLL_P_SHIFT                       (0U)
#define CRU_AUPLL_CON1_AUPLL_P_MASK                        (0x3FU << CRU_AUPLL_CON1_AUPLL_P_SHIFT)                      /* 0x0000003F */
#define CRU_AUPLL_CON1_AUPLL_S_SHIFT                       (6U)
#define CRU_AUPLL_CON1_AUPLL_S_MASK                        (0x7U << CRU_AUPLL_CON1_AUPLL_S_SHIFT)                       /* 0x000001C0 */
#define CRU_AUPLL_CON1_AUPLL_RESETB_SHIFT                  (13U)
#define CRU_AUPLL_CON1_AUPLL_RESETB_MASK                   (0x1U << CRU_AUPLL_CON1_AUPLL_RESETB_SHIFT)                  /* 0x00002000 */
/* AUPLL_CON2 */
#define CRU_AUPLL_CON2_OFFSET                              (0x188U)
#define CRU_AUPLL_CON2_AUPLL_K_SHIFT                       (0U)
#define CRU_AUPLL_CON2_AUPLL_K_MASK                        (0xFFFFU << CRU_AUPLL_CON2_AUPLL_K_SHIFT)                    /* 0x0000FFFF */
/* AUPLL_CON3 */
#define CRU_AUPLL_CON3_OFFSET                              (0x18CU)
#define CRU_AUPLL_CON3_AUPLL_MFR_SHIFT                     (0U)
#define CRU_AUPLL_CON3_AUPLL_MFR_MASK                      (0xFFU << CRU_AUPLL_CON3_AUPLL_MFR_SHIFT)                    /* 0x000000FF */
#define CRU_AUPLL_CON3_AUPLL_MRR_SHIFT                     (8U)
#define CRU_AUPLL_CON3_AUPLL_MRR_MASK                      (0x3FU << CRU_AUPLL_CON3_AUPLL_MRR_SHIFT)                    /* 0x00003F00 */
#define CRU_AUPLL_CON3_AUPLL_SEL_PF_SHIFT                  (14U)
#define CRU_AUPLL_CON3_AUPLL_SEL_PF_MASK                   (0x3U << CRU_AUPLL_CON3_AUPLL_SEL_PF_SHIFT)                  /* 0x0000C000 */
/* AUPLL_CON4 */
#define CRU_AUPLL_CON4_OFFSET                              (0x190U)
#define CRU_AUPLL_CON4_AUPLL_SSCG_EN_SHIFT                 (0U)
#define CRU_AUPLL_CON4_AUPLL_SSCG_EN_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_SSCG_EN_SHIFT)                 /* 0x00000001 */
#define CRU_AUPLL_CON4_AUPLL_AFC_ENB_SHIFT                 (3U)
#define CRU_AUPLL_CON4_AUPLL_AFC_ENB_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_AFC_ENB_SHIFT)                 /* 0x00000008 */
#define CRU_AUPLL_CON4_AUPLL_EXTAFC_SHIFT                  (4U)
#define CRU_AUPLL_CON4_AUPLL_EXTAFC_MASK                   (0x1FU << CRU_AUPLL_CON4_AUPLL_EXTAFC_SHIFT)                 /* 0x000001F0 */
#define CRU_AUPLL_CON4_AUPLL_FEED_EN_SHIFT                 (14U)
#define CRU_AUPLL_CON4_AUPLL_FEED_EN_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_FEED_EN_SHIFT)                 /* 0x00004000 */
#define CRU_AUPLL_CON4_AUPLL_FSEL_SHIFT                    (15U)
#define CRU_AUPLL_CON4_AUPLL_FSEL_MASK                     (0x1U << CRU_AUPLL_CON4_AUPLL_FSEL_SHIFT)                    /* 0x00008000 */
/* AUPLL_CON5 */
#define CRU_AUPLL_CON5_OFFSET                              (0x194U)
#define CRU_AUPLL_CON5_AUPLL_FOUT_MASK_SHIFT               (0U)
#define CRU_AUPLL_CON5_AUPLL_FOUT_MASK_MASK                (0x1U << CRU_AUPLL_CON5_AUPLL_FOUT_MASK_SHIFT)               /* 0x00000001 */
/* AUPLL_CON6 */
#define CRU_AUPLL_CON6_OFFSET                              (0x198U)
#define CRU_AUPLL_CON6_AUPLL_AFC_CODE_SHIFT                (10U)
#define CRU_AUPLL_CON6_AUPLL_AFC_CODE_MASK                 (0x1FU << CRU_AUPLL_CON6_AUPLL_AFC_CODE_SHIFT)               /* 0x00007C00 */
#define CRU_AUPLL_CON6_AUPLL_LOCK_SHIFT                    (15U)
#define CRU_AUPLL_CON6_AUPLL_LOCK_MASK                     (0x1U << CRU_AUPLL_CON6_AUPLL_LOCK_SHIFT)                    /* 0x00008000 */
/* CPLL_CON0 */
#define CRU_CPLL_CON0_OFFSET                               (0x1A0U)
#define CRU_CPLL_CON0_CPLL_M_SHIFT                         (0U)
#define CRU_CPLL_CON0_CPLL_M_MASK                          (0x3FFU << CRU_CPLL_CON0_CPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_CPLL_CON0_CPLL_BP_SHIFT                        (15U)
#define CRU_CPLL_CON0_CPLL_BP_MASK                         (0x1U << CRU_CPLL_CON0_CPLL_BP_SHIFT)                        /* 0x00008000 */
/* CPLL_CON1 */
#define CRU_CPLL_CON1_OFFSET                               (0x1A4U)
#define CRU_CPLL_CON1_CPLL_P_SHIFT                         (0U)
#define CRU_CPLL_CON1_CPLL_P_MASK                          (0x3FU << CRU_CPLL_CON1_CPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_CPLL_CON1_CPLL_S_SHIFT                         (6U)
#define CRU_CPLL_CON1_CPLL_S_MASK                          (0x7U << CRU_CPLL_CON1_CPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_CPLL_CON1_CPLL_RESETB_SHIFT                    (13U)
#define CRU_CPLL_CON1_CPLL_RESETB_MASK                     (0x1U << CRU_CPLL_CON1_CPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* CPLL_CON2 */
#define CRU_CPLL_CON2_OFFSET                               (0x1A8U)
#define CRU_CPLL_CON2_CPLL_K_SHIFT                         (0U)
#define CRU_CPLL_CON2_CPLL_K_MASK                          (0xFFFFU << CRU_CPLL_CON2_CPLL_K_SHIFT)                      /* 0x0000FFFF */
/* CPLL_CON3 */
#define CRU_CPLL_CON3_OFFSET                               (0x1ACU)
#define CRU_CPLL_CON3_CPLL_MFR_SHIFT                       (0U)
#define CRU_CPLL_CON3_CPLL_MFR_MASK                        (0xFFU << CRU_CPLL_CON3_CPLL_MFR_SHIFT)                      /* 0x000000FF */
#define CRU_CPLL_CON3_CPLL_MRR_SHIFT                       (8U)
#define CRU_CPLL_CON3_CPLL_MRR_MASK                        (0x3FU << CRU_CPLL_CON3_CPLL_MRR_SHIFT)                      /* 0x00003F00 */
#define CRU_CPLL_CON3_CPLL_SEL_PF_SHIFT                    (14U)
#define CRU_CPLL_CON3_CPLL_SEL_PF_MASK                     (0x3U << CRU_CPLL_CON3_CPLL_SEL_PF_SHIFT)                    /* 0x0000C000 */
/* CPLL_CON4 */
#define CRU_CPLL_CON4_OFFSET                               (0x1B0U)
#define CRU_CPLL_CON4_CPLL_SSCG_EN_SHIFT                   (0U)
#define CRU_CPLL_CON4_CPLL_SSCG_EN_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_SSCG_EN_SHIFT)                   /* 0x00000001 */
#define CRU_CPLL_CON4_CPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_CPLL_CON4_CPLL_AFC_ENB_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_CPLL_CON4_CPLL_EXTAFC_SHIFT                    (4U)
#define CRU_CPLL_CON4_CPLL_EXTAFC_MASK                     (0x1FU << CRU_CPLL_CON4_CPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_CPLL_CON4_CPLL_FEED_EN_SHIFT                   (14U)
#define CRU_CPLL_CON4_CPLL_FEED_EN_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_CPLL_CON4_CPLL_FSEL_SHIFT                      (15U)
#define CRU_CPLL_CON4_CPLL_FSEL_MASK                       (0x1U << CRU_CPLL_CON4_CPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* CPLL_CON5 */
#define CRU_CPLL_CON5_OFFSET                               (0x1B4U)
#define CRU_CPLL_CON5_CPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_CPLL_CON5_CPLL_FOUT_MASK_MASK                  (0x1U << CRU_CPLL_CON5_CPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
/* CPLL_CON6 */
#define CRU_CPLL_CON6_OFFSET                               (0x1B8U)
#define CRU_CPLL_CON6_CPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_CPLL_CON6_CPLL_AFC_CODE_MASK                   (0x1FU << CRU_CPLL_CON6_CPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_CPLL_CON6_CPLL_LOCK_SHIFT                      (15U)
#define CRU_CPLL_CON6_CPLL_LOCK_MASK                       (0x1U << CRU_CPLL_CON6_CPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* GPLL_CON0 */
#define CRU_GPLL_CON0_OFFSET                               (0x1C0U)
#define CRU_GPLL_CON0_GPLL_M_SHIFT                         (0U)
#define CRU_GPLL_CON0_GPLL_M_MASK                          (0x3FFU << CRU_GPLL_CON0_GPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_GPLL_CON0_GPLL_BP_SHIFT                        (15U)
#define CRU_GPLL_CON0_GPLL_BP_MASK                         (0x1U << CRU_GPLL_CON0_GPLL_BP_SHIFT)                        /* 0x00008000 */
/* GPLL_CON1 */
#define CRU_GPLL_CON1_OFFSET                               (0x1C4U)
#define CRU_GPLL_CON1_GPLL_P_SHIFT                         (0U)
#define CRU_GPLL_CON1_GPLL_P_MASK                          (0x3FU << CRU_GPLL_CON1_GPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_GPLL_CON1_GPLL_S_SHIFT                         (6U)
#define CRU_GPLL_CON1_GPLL_S_MASK                          (0x7U << CRU_GPLL_CON1_GPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_GPLL_CON1_GPLL_RESETB_SHIFT                    (13U)
#define CRU_GPLL_CON1_GPLL_RESETB_MASK                     (0x1U << CRU_GPLL_CON1_GPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* GPLL_CON2 */
#define CRU_GPLL_CON2_OFFSET                               (0x1C8U)
#define CRU_GPLL_CON2_GPLL_K_SHIFT                         (0U)
#define CRU_GPLL_CON2_GPLL_K_MASK                          (0xFFFFU << CRU_GPLL_CON2_GPLL_K_SHIFT)                      /* 0x0000FFFF */
/* GPLL_CON3 */
#define CRU_GPLL_CON3_OFFSET                               (0x1CCU)
#define CRU_GPLL_CON3_GPLL_MFR_SHIFT                       (0U)
#define CRU_GPLL_CON3_GPLL_MFR_MASK                        (0xFFU << CRU_GPLL_CON3_GPLL_MFR_SHIFT)                      /* 0x000000FF */
#define CRU_GPLL_CON3_GPLL_MRR_SHIFT                       (8U)
#define CRU_GPLL_CON3_GPLL_MRR_MASK                        (0x3FU << CRU_GPLL_CON3_GPLL_MRR_SHIFT)                      /* 0x00003F00 */
#define CRU_GPLL_CON3_GPLL_SEL_PF_SHIFT                    (14U)
#define CRU_GPLL_CON3_GPLL_SEL_PF_MASK                     (0x3U << CRU_GPLL_CON3_GPLL_SEL_PF_SHIFT)                    /* 0x0000C000 */
/* GPLL_CON4 */
#define CRU_GPLL_CON4_OFFSET                               (0x1D0U)
#define CRU_GPLL_CON4_GPLL_SSCG_EN_SHIFT                   (0U)
#define CRU_GPLL_CON4_GPLL_SSCG_EN_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_SSCG_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GPLL_CON4_GPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_GPLL_CON4_GPLL_AFC_ENB_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_GPLL_CON4_GPLL_EXTAFC_SHIFT                    (4U)
#define CRU_GPLL_CON4_GPLL_EXTAFC_MASK                     (0x1FU << CRU_GPLL_CON4_GPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_GPLL_CON4_GPLL_FEED_EN_SHIFT                   (14U)
#define CRU_GPLL_CON4_GPLL_FEED_EN_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_GPLL_CON4_GPLL_FSEL_SHIFT                      (15U)
#define CRU_GPLL_CON4_GPLL_FSEL_MASK                       (0x1U << CRU_GPLL_CON4_GPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* GPLL_CON5 */
#define CRU_GPLL_CON5_OFFSET                               (0x1D4U)
#define CRU_GPLL_CON5_GPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_GPLL_CON5_GPLL_FOUT_MASK_MASK                  (0x1U << CRU_GPLL_CON5_GPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
/* GPLL_CON6 */
#define CRU_GPLL_CON6_OFFSET                               (0x1D8U)
#define CRU_GPLL_CON6_GPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_GPLL_CON6_GPLL_AFC_CODE_MASK                   (0x1FU << CRU_GPLL_CON6_GPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_GPLL_CON6_GPLL_LOCK_SHIFT                      (15U)
#define CRU_GPLL_CON6_GPLL_LOCK_MASK                       (0x1U << CRU_GPLL_CON6_GPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* MODE_CON00 */
#define CRU_MODE_CON00_OFFSET                              (0x280U)
#define CRU_MODE_CON00_CLK_BPLL_MODE_SHIFT                 (0U)
#define CRU_MODE_CON00_CLK_BPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_BPLL_MODE_SHIFT)                 /* 0x00000003 */
#define CRU_MODE_CON00_CLK_GPLL_MODE_SHIFT                 (2U)
#define CRU_MODE_CON00_CLK_GPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_GPLL_MODE_SHIFT)                 /* 0x0000000C */
#define CRU_MODE_CON00_CLK_VPLL_MODE_SHIFT                 (4U)
#define CRU_MODE_CON00_CLK_VPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_VPLL_MODE_SHIFT)                 /* 0x00000030 */
#define CRU_MODE_CON00_CLK_AUPLL_MODE_SHIFT                (6U)
#define CRU_MODE_CON00_CLK_AUPLL_MODE_MASK                 (0x3U << CRU_MODE_CON00_CLK_AUPLL_MODE_SHIFT)                /* 0x000000C0 */
#define CRU_MODE_CON00_CLK_CPLL_MODE_SHIFT                 (8U)
#define CRU_MODE_CON00_CLK_CPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_CPLL_MODE_SHIFT)                 /* 0x00000300 */
/* CLKSEL_CON00 */
#define CRU_CLKSEL_CON00_OFFSET                            (0x300U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_MASK       (0x1FU << CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_SHIFT)     /* 0x0000001F */
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_SHIFT      (5U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_MASK       (0x1U << CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_SHIFT)      /* 0x00000020 */
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON01 */
#define CRU_CLKSEL_CON01_OFFSET                            (0x304U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON02 */
#define CRU_CLKSEL_CON02_OFFSET                            (0x308U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON03 */
#define CRU_CLKSEL_CON03_OFFSET                            (0x30CU)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_MASK      (0x3U << CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_SHIFT)     /* 0x00000060 */
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_SHIFT     (7U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_SHIFT)    /* 0x00000F80 */
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_SHIFT     (12U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_SHIFT)     /* 0x00001000 */
/* CLKSEL_CON04 */
#define CRU_CLKSEL_CON04_OFFSET                            (0x310U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON05 */
#define CRU_CLKSEL_CON05_OFFSET                            (0x314U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_SHIFT)     /* 0x00000020 */
/* CLKSEL_CON06 */
#define CRU_CLKSEL_CON06_OFFSET                            (0x318U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_MASK      (0x7U << CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_SHIFT)     /* 0x000000E0 */
/* CLKSEL_CON08 */
#define CRU_CLKSEL_CON08_OFFSET                            (0x320U)
#define CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_SHIFT)           /* 0x00000180 */
/* CLKSEL_CON09 */
#define CRU_CLKSEL_CON09_OFFSET                            (0x324U)
#define CRU_CLKSEL_CON09_ACLK_TOP_BIU_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON09_ACLK_TOP_BIU_DIV_MASK             (0x1FU << CRU_CLKSEL_CON09_ACLK_TOP_BIU_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON09_ACLK_TOP_BIU_SEL_SHIFT            (5U)
#define CRU_CLKSEL_CON09_ACLK_TOP_BIU_SEL_MASK             (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_BIU_SEL_SHIFT)            /* 0x00000060 */
#define CRU_CLKSEL_CON09_CLK_LPLL_SRC_DIV_SHIFT            (7U)
#define CRU_CLKSEL_CON09_CLK_LPLL_SRC_DIV_MASK             (0x1FU << CRU_CLKSEL_CON09_CLK_LPLL_SRC_DIV_SHIFT)           /* 0x00000F80 */
#define CRU_CLKSEL_CON09_CLK_LPLL_SRC_SEL_SHIFT            (12U)
#define CRU_CLKSEL_CON09_CLK_LPLL_SRC_SEL_MASK             (0x1U << CRU_CLKSEL_CON09_CLK_LPLL_SRC_SEL_SHIFT)            /* 0x00001000 */
/* CLKSEL_CON10 */
#define CRU_CLKSEL_CON10_OFFSET                            (0x328U)
#define CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_SEL_MASK         (0x1U << CRU_CLKSEL_CON10_ACLK_TOP_MID_BIU_SEL_SHIFT)        /* 0x00000020 */
#define CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_DIV_SHIFT    (6U)
#define CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_DIV_MASK     (0x1FU << CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_DIV_SHIFT)   /* 0x000007C0 */
#define CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_SEL_SHIFT    (11U)
#define CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_SEL_MASK     (0x7U << CRU_CLKSEL_CON10_ACLK_SECURE_HIGH_BIU_SEL_SHIFT)    /* 0x00003800 */
/* CLKSEL_CON11 */
#define CRU_CLKSEL_CON11_OFFSET                            (0x32CU)
#define CRU_CLKSEL_CON11_CLK_BPLL_SRC_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON11_CLK_BPLL_SRC_DIV_MASK             (0x1FU << CRU_CLKSEL_CON11_CLK_BPLL_SRC_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON11_CLK_BPLL_SRC_SEL_SHIFT            (5U)
#define CRU_CLKSEL_CON11_CLK_BPLL_SRC_SEL_MASK             (0x1U << CRU_CLKSEL_CON11_CLK_BPLL_SRC_SEL_SHIFT)            /* 0x00000020 */
/* CLKSEL_CON12 */
#define CRU_CLKSEL_CON12_OFFSET                            (0x330U)
#define CRU_CLKSEL_CON12_CLK_MATRIX_AUDIO_FRAC_0_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON12_CLK_MATRIX_AUDIO_FRAC_0_DIV_MASK  (0xFFFFFFFFU << CRU_CLKSEL_CON12_CLK_MATRIX_AUDIO_FRAC_0_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON13 */
#define CRU_CLKSEL_CON13_OFFSET                            (0x334U)
#define CRU_CLKSEL_CON13_CLK_MATRIX_AUDIO_FRAC_0_SEL_SHIFT (0U)
#define CRU_CLKSEL_CON13_CLK_MATRIX_AUDIO_FRAC_0_SEL_MASK  (0x3U << CRU_CLKSEL_CON13_CLK_MATRIX_AUDIO_FRAC_0_SEL_SHIFT) /* 0x00000003 */
/* CLKSEL_CON14 */
#define CRU_CLKSEL_CON14_OFFSET                            (0x338U)
#define CRU_CLKSEL_CON14_CLK_MATRIX_AUDIO_FRAC_1_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON14_CLK_MATRIX_AUDIO_FRAC_1_DIV_MASK  (0xFFFFFFFFU << CRU_CLKSEL_CON14_CLK_MATRIX_AUDIO_FRAC_1_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON15 */
#define CRU_CLKSEL_CON15_OFFSET                            (0x33CU)
#define CRU_CLKSEL_CON15_CLK_MATRIX_AUDIO_FRAC_1_SEL_SHIFT (0U)
#define CRU_CLKSEL_CON15_CLK_MATRIX_AUDIO_FRAC_1_SEL_MASK  (0x3U << CRU_CLKSEL_CON15_CLK_MATRIX_AUDIO_FRAC_1_SEL_SHIFT) /* 0x00000003 */
/* CLKSEL_CON16 */
#define CRU_CLKSEL_CON16_OFFSET                            (0x340U)
#define CRU_CLKSEL_CON16_CLK_MATRIX_AUDIO_FRAC_2_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON16_CLK_MATRIX_AUDIO_FRAC_2_DIV_MASK  (0xFFFFFFFFU << CRU_CLKSEL_CON16_CLK_MATRIX_AUDIO_FRAC_2_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON17 */
#define CRU_CLKSEL_CON17_OFFSET                            (0x344U)
#define CRU_CLKSEL_CON17_CLK_MATRIX_AUDIO_FRAC_2_SEL_SHIFT (0U)
#define CRU_CLKSEL_CON17_CLK_MATRIX_AUDIO_FRAC_2_SEL_MASK  (0x3U << CRU_CLKSEL_CON17_CLK_MATRIX_AUDIO_FRAC_2_SEL_SHIFT) /* 0x00000003 */
/* CLKSEL_CON18 */
#define CRU_CLKSEL_CON18_OFFSET                            (0x348U)
#define CRU_CLKSEL_CON18_CLK_MATRIX_AUDIO_FRAC_3_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON18_CLK_MATRIX_AUDIO_FRAC_3_DIV_MASK  (0xFFFFFFFFU << CRU_CLKSEL_CON18_CLK_MATRIX_AUDIO_FRAC_3_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON19 */
#define CRU_CLKSEL_CON19_OFFSET                            (0x34CU)
#define CRU_CLKSEL_CON19_CLK_MATRIX_AUDIO_FRAC_3_SEL_SHIFT (0U)
#define CRU_CLKSEL_CON19_CLK_MATRIX_AUDIO_FRAC_3_SEL_MASK  (0x3U << CRU_CLKSEL_CON19_CLK_MATRIX_AUDIO_FRAC_3_SEL_SHIFT) /* 0x00000003 */
#define CRU_CLKSEL_CON19_HCLK_TOP_BIU_SEL_SHIFT            (2U)
#define CRU_CLKSEL_CON19_HCLK_TOP_BIU_SEL_MASK             (0x3U << CRU_CLKSEL_CON19_HCLK_TOP_BIU_SEL_SHIFT)            /* 0x0000000C */
#define CRU_CLKSEL_CON19_HCLK_VO0VOP_CHANNEL_BIU_SEL_SHIFT (6U)
#define CRU_CLKSEL_CON19_HCLK_VO0VOP_CHANNEL_BIU_SEL_MASK  (0x3U << CRU_CLKSEL_CON19_HCLK_VO0VOP_CHANNEL_BIU_SEL_SHIFT) /* 0x000000C0 */
#define CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_DIV_SHIFT (8U)
#define CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_DIV_MASK  (0xFU << CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_DIV_SHIFT) /* 0x00000F00 */
#define CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_SEL_SHIFT (12U)
#define CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_SEL_MASK  (0x3U << CRU_CLKSEL_CON19_ACLK_VO0VOP_CHANNEL_BIU_SEL_SHIFT) /* 0x00003000 */
/* CLKSEL_CON21 */
#define CRU_CLKSEL_CON21_OFFSET                            (0x354U)
#define CRU_CLKSEL_CON21_CLK_MATRIX_UART_FRAC_0_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON21_CLK_MATRIX_UART_FRAC_0_DIV_MASK   (0xFFFFFFFFU << CRU_CLKSEL_CON21_CLK_MATRIX_UART_FRAC_0_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON22 */
#define CRU_CLKSEL_CON22_OFFSET                            (0x358U)
#define CRU_CLKSEL_CON22_CLK_MATRIX_UART_FRAC_0_SEL_SHIFT  (0U)
#define CRU_CLKSEL_CON22_CLK_MATRIX_UART_FRAC_0_SEL_MASK   (0x3U << CRU_CLKSEL_CON22_CLK_MATRIX_UART_FRAC_0_SEL_SHIFT)  /* 0x00000003 */
/* CLKSEL_CON23 */
#define CRU_CLKSEL_CON23_OFFSET                            (0x35CU)
#define CRU_CLKSEL_CON23_CLK_MATRIX_UART_FRAC_1_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON23_CLK_MATRIX_UART_FRAC_1_DIV_MASK   (0xFFFFFFFFU << CRU_CLKSEL_CON23_CLK_MATRIX_UART_FRAC_1_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON24 */
#define CRU_CLKSEL_CON24_OFFSET                            (0x360U)
#define CRU_CLKSEL_CON24_CLK_MATRIX_UART_FRAC_1_SEL_SHIFT  (0U)
#define CRU_CLKSEL_CON24_CLK_MATRIX_UART_FRAC_1_SEL_MASK   (0x3U << CRU_CLKSEL_CON24_CLK_MATRIX_UART_FRAC_1_SEL_SHIFT)  /* 0x00000003 */
/* CLKSEL_CON25 */
#define CRU_CLKSEL_CON25_OFFSET                            (0x364U)
#define CRU_CLKSEL_CON25_CLK_MATRIX_UART_FRAC_2_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON25_CLK_MATRIX_UART_FRAC_2_DIV_MASK   (0xFFFFFFFFU << CRU_CLKSEL_CON25_CLK_MATRIX_UART_FRAC_2_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON26 */
#define CRU_CLKSEL_CON26_OFFSET                            (0x368U)
#define CRU_CLKSEL_CON26_CLK_MATRIX_UART_FRAC_2_SEL_SHIFT  (0U)
#define CRU_CLKSEL_CON26_CLK_MATRIX_UART_FRAC_2_SEL_MASK   (0x3U << CRU_CLKSEL_CON26_CLK_MATRIX_UART_FRAC_2_SEL_SHIFT)  /* 0x00000003 */
#define CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_DIV_SHIFT         (2U)
#define CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_DIV_MASK          (0x3FU << CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_DIV_SHIFT)        /* 0x000000FC */
#define CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_SEL_MASK          (0x7U << CRU_CLKSEL_CON26_CLK_TESTOUT_TOP_SEL_SHIFT)         /* 0x00000700 */
#define CRU_CLKSEL_CON26_CLK_TESTOUT_SEL_SHIFT             (11U)
#define CRU_CLKSEL_CON26_CLK_TESTOUT_SEL_MASK              (0x7U << CRU_CLKSEL_CON26_CLK_TESTOUT_SEL_SHIFT)             /* 0x00003800 */
/* CLKSEL_CON27 */
#define CRU_CLKSEL_CON27_OFFSET                            (0x36CU)
#define CRU_CLKSEL_CON27_CLK_TESTOUT_GRP0_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON27_CLK_TESTOUT_GRP0_SEL_MASK         (0x7U << CRU_CLKSEL_CON27_CLK_TESTOUT_GRP0_SEL_SHIFT)        /* 0x00000007 */
#define CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_DIV_SHIFT       (5U)
#define CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_DIV_MASK        (0xFFU << CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_DIV_SHIFT)      /* 0x00001FE0 */
#define CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_SEL_SHIFT       (13U)
#define CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_SEL_MASK        (0x7U << CRU_CLKSEL_CON27_CLK_UART1_SRC_TOP_SEL_SHIFT)       /* 0x0000E000 */
/* CLKSEL_CON28 */
#define CRU_CLKSEL_CON28_OFFSET                            (0x370U)
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_0_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_0_DIV_MASK   (0x1FU << CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_0_DIV_SHIFT) /* 0x0000001F */
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_1_DIV_SHIFT  (5U)
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_1_DIV_MASK   (0x1FU << CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_1_DIV_SHIFT) /* 0x000003E0 */
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_2_DIV_SHIFT  (10U)
#define CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_2_DIV_MASK   (0x1FU << CRU_CLKSEL_CON28_CLK_MATRIX_AUDIO_INT_2_DIV_SHIFT) /* 0x00007C00 */
/* CLKSEL_CON29 */
#define CRU_CLKSEL_CON29_OFFSET                            (0x374U)
#define CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_DIV_MASK         (0x1FFU << CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_DIV_SHIFT)      /* 0x000001FF */
#define CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_SEL_SHIFT        (9U)
#define CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_SEL_MASK         (0x7U << CRU_CLKSEL_CON29_CLK_PDM0_SRC_TOP_SEL_SHIFT)        /* 0x00000E00 */
/* CLKSEL_CON30 */
#define CRU_CLKSEL_CON30_OFFSET                            (0x378U)
#define CRU_CLKSEL_CON30_CLK_MATRIX_GMAC0_125M_SRC_DIV_SHIFT (10U)
#define CRU_CLKSEL_CON30_CLK_MATRIX_GMAC0_125M_SRC_DIV_MASK (0x1FU << CRU_CLKSEL_CON30_CLK_MATRIX_GMAC0_125M_SRC_DIV_SHIFT) /* 0x00007C00 */
/* CLKSEL_CON31 */
#define CRU_CLKSEL_CON31_OFFSET                            (0x37CU)
#define CRU_CLKSEL_CON31_CLK_MATRIX_GMAC1_125M_SRC_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON31_CLK_MATRIX_GMAC1_125M_SRC_DIV_MASK (0x1FU << CRU_CLKSEL_CON31_CLK_MATRIX_GMAC1_125M_SRC_DIV_SHIFT) /* 0x0000001F */
#define CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_DIV_SHIFT         (5U)
#define CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_DIV_MASK          (0x1FU << CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_DIV_SHIFT)        /* 0x000003E0 */
#define CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_SEL_MASK          (0x3U << CRU_CLKSEL_CON31_LCLK_ASRC_SRC_0_SEL_SHIFT)         /* 0x00000C00 */
/* CLKSEL_CON32 */
#define CRU_CLKSEL_CON32_OFFSET                            (0x380U)
#define CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_DIV_MASK          (0x1FU << CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_SEL_MASK          (0x3U << CRU_CLKSEL_CON32_LCLK_ASRC_SRC_1_SEL_SHIFT)         /* 0x00000060 */
/* CLKSEL_CON33 */
#define CRU_CLKSEL_CON33_OFFSET                            (0x384U)
#define CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_DIV_MASK         (0xFFU << CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_DIV_SHIFT)       /* 0x000000FF */
#define CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_SEL_MASK         (0x7U << CRU_CLKSEL_CON33_REF_CLK0_OUT_PLL_SEL_SHIFT)        /* 0x00000700 */
/* CLKSEL_CON34 */
#define CRU_CLKSEL_CON34_OFFSET                            (0x388U)
#define CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_DIV_MASK         (0xFFU << CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_DIV_SHIFT)       /* 0x000000FF */
#define CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_SEL_MASK         (0x7U << CRU_CLKSEL_CON34_REF_CLK1_OUT_PLL_SEL_SHIFT)        /* 0x00000700 */
/* CLKSEL_CON35 */
#define CRU_CLKSEL_CON35_OFFSET                            (0x38CU)
#define CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_DIV_MASK         (0xFFU << CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_DIV_SHIFT)       /* 0x000000FF */
#define CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_SEL_MASK         (0x7U << CRU_CLKSEL_CON35_REF_CLK2_OUT_PLL_SEL_SHIFT)        /* 0x00000700 */
/* CLKSEL_CON36 */
#define CRU_CLKSEL_CON36_OFFSET                            (0x390U)
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_DIV_MASK     (0x7FU << CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_DIV_SHIFT)   /* 0x0000007F */
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_SEL_SHIFT    (7U)
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_SEL_MASK     (0x1U << CRU_CLKSEL_CON36_REFCLKO25M_GMAC0_OUT_SEL_SHIFT)    /* 0x00000080 */
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_DIV_SHIFT    (8U)
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_DIV_MASK     (0x7FU << CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_DIV_SHIFT)   /* 0x00007F00 */
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_SEL_SHIFT    (15U)
#define CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_SEL_MASK     (0x1U << CRU_CLKSEL_CON36_REFCLKO25M_GMAC1_OUT_SEL_SHIFT)    /* 0x00008000 */
/* CLKSEL_CON37 */
#define CRU_CLKSEL_CON37_OFFSET                            (0x394U)
#define CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_DIV_MASK           (0xFFU << CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_DIV_SHIFT)         /* 0x000000FF */
#define CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_SEL_MASK           (0x3U << CRU_CLKSEL_CON37_CLK_CIFOUT_OUT_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON37_CLK_BISRINTF_PLLSRC_DIV_SHIFT     (10U)
#define CRU_CLKSEL_CON37_CLK_BISRINTF_PLLSRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON37_CLK_BISRINTF_PLLSRC_DIV_SHIFT)    /* 0x00007C00 */
/* CLKSEL_CON38 */
#define CRU_CLKSEL_CON38_OFFSET                            (0x398U)
#define CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_DIV_MASK    (0xFFU << CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_SEL_MASK    (0x3U << CRU_CLKSEL_CON38_CLK_MIPI_CAMERAOUT_M0_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON39 */
#define CRU_CLKSEL_CON39_OFFSET                            (0x39CU)
#define CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_DIV_MASK    (0xFFU << CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_SEL_MASK    (0x3U << CRU_CLKSEL_CON39_CLK_MIPI_CAMERAOUT_M1_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON40 */
#define CRU_CLKSEL_CON40_OFFSET                            (0x3A0U)
#define CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_DIV_MASK    (0xFFU << CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_SEL_MASK    (0x3U << CRU_CLKSEL_CON40_CLK_MIPI_CAMERAOUT_M2_SEL_SHIFT)   /* 0x00000300 */
#define CRU_CLKSEL_CON40_XIN_OSC0_FUNC_MUX_SEL_SHIFT       (10U)
#define CRU_CLKSEL_CON40_XIN_OSC0_FUNC_MUX_SEL_MASK        (0x1U << CRU_CLKSEL_CON40_XIN_OSC0_FUNC_MUX_SEL_SHIFT)       /* 0x00000400 */
/* CLKSEL_CON41 */
#define CRU_CLKSEL_CON41_OFFSET                            (0x3A4U)
#define CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_DIV_SHIFT       (2U)
#define CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_DIV_MASK        (0x1FU << CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_DIV_SHIFT)      /* 0x0000007C */
#define CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_SEL_SHIFT       (7U)
#define CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_SEL_MASK        (0x7U << CRU_CLKSEL_CON41_MCLK_PDM0_SRC_TOP_SEL_SHIFT)       /* 0x00000380 */
/* CLKSEL_CON42 */
#define CRU_CLKSEL_CON42_OFFSET                            (0x3A8U)
#define CRU_CLKSEL_CON42_HCLK_AUDIO_ROOT_SEL_SHIFT         (0U)
#define CRU_CLKSEL_CON42_HCLK_AUDIO_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON42_HCLK_AUDIO_ROOT_SEL_SHIFT)         /* 0x00000003 */
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_DIV_SHIFT          (2U)
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_DIV_MASK           (0x1FU << CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_DIV_SHIFT)         /* 0x0000007C */
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_SEL_MASK           (0x3U << CRU_CLKSEL_CON42_CLK_ASRC_2CH_0_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_DIV_SHIFT          (9U)
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_DIV_MASK           (0x1FU << CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_DIV_SHIFT)         /* 0x00003E00 */
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_SEL_MASK           (0x3U << CRU_CLKSEL_CON42_CLK_ASRC_2CH_1_SEL_SHIFT)          /* 0x0000C000 */
/* CLKSEL_CON43 */
#define CRU_CLKSEL_CON43_OFFSET                            (0x3ACU)
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_DIV_MASK           (0x1FU << CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_SEL_MASK           (0x3U << CRU_CLKSEL_CON43_CLK_ASRC_4CH_0_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_DIV_SHIFT          (7U)
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_DIV_MASK           (0x1FU << CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_DIV_SHIFT)         /* 0x00000F80 */
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_SEL_SHIFT          (12U)
#define CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_SEL_MASK           (0x3U << CRU_CLKSEL_CON43_CLK_ASRC_4CH_1_SEL_SHIFT)          /* 0x00003000 */
/* CLKSEL_CON44 */
#define CRU_CLKSEL_CON44_OFFSET                            (0x3B0U)
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_DIV_MASK        (0xFFU << CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_DIV_SHIFT)      /* 0x000000FF */
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_SEL_MASK        (0x7U << CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SRC_SEL_SHIFT)       /* 0x00000700 */
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SEL_SHIFT           (11U)
#define CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON44_MCLK_SAI0_8CH_SEL_SHIFT)           /* 0x00001800 */
/* CLKSEL_CON45 */
#define CRU_CLKSEL_CON45_OFFSET                            (0x3B4U)
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX0_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX0_DIV_MASK            (0x1FU << CRU_CLKSEL_CON45_MCLK_SPDIFRX0_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX0_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX0_SEL_MASK            (0x3U << CRU_CLKSEL_CON45_MCLK_SPDIFRX0_SEL_SHIFT)           /* 0x00000060 */
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX1_DIV_SHIFT           (7U)
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX1_DIV_MASK            (0x1FU << CRU_CLKSEL_CON45_MCLK_SPDIFRX1_DIV_SHIFT)          /* 0x00000F80 */
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX1_SEL_SHIFT           (12U)
#define CRU_CLKSEL_CON45_MCLK_SPDIFRX1_SEL_MASK            (0x3U << CRU_CLKSEL_CON45_MCLK_SPDIFRX1_SEL_SHIFT)           /* 0x00003000 */
/* CLKSEL_CON46 */
#define CRU_CLKSEL_CON46_OFFSET                            (0x3B8U)
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_DIV_MASK        (0xFFU << CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_DIV_SHIFT)      /* 0x000000FF */
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_SEL_MASK        (0x7U << CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SRC_SEL_SHIFT)       /* 0x00000700 */
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SEL_SHIFT           (11U)
#define CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SEL_MASK            (0x1U << CRU_CLKSEL_CON46_MCLK_SAI1_8CH_SEL_SHIFT)           /* 0x00000800 */
/* CLKSEL_CON47 */
#define CRU_CLKSEL_CON47_OFFSET                            (0x3BCU)
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_DIV_MASK        (0xFFU << CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_DIV_SHIFT)      /* 0x000000FF */
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_SEL_MASK        (0x7U << CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SRC_SEL_SHIFT)       /* 0x00000700 */
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SEL_SHIFT           (11U)
#define CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON47_MCLK_SAI2_2CH_SEL_SHIFT)           /* 0x00001800 */
/* CLKSEL_CON48 */
#define CRU_CLKSEL_CON48_OFFSET                            (0x3C0U)
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_DIV_MASK        (0xFFU << CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_DIV_SHIFT)      /* 0x000000FF */
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_SEL_MASK        (0x7U << CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SRC_SEL_SHIFT)       /* 0x00000700 */
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SEL_SHIFT           (11U)
#define CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON48_MCLK_SAI3_2CH_SEL_SHIFT)           /* 0x00001800 */
/* CLKSEL_CON49 */
#define CRU_CLKSEL_CON49_OFFSET                            (0x3C4U)
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_DIV_MASK        (0xFFU << CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_DIV_SHIFT)      /* 0x000000FF */
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_SEL_MASK        (0x7U << CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SRC_SEL_SHIFT)       /* 0x00000700 */
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SEL_SHIFT           (11U)
#define CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON49_MCLK_SAI4_2CH_SEL_SHIFT)           /* 0x00001800 */
/* CLKSEL_CON50 */
#define CRU_CLKSEL_CON50_OFFSET                            (0x3C8U)
#define CRU_CLKSEL_CON50_CLK_PDM1_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON50_CLK_PDM1_DIV_MASK                 (0x1FFU << CRU_CLKSEL_CON50_CLK_PDM1_DIV_SHIFT)              /* 0x000001FF */
#define CRU_CLKSEL_CON50_CLK_PDM1_SEL_SHIFT                (9U)
#define CRU_CLKSEL_CON50_CLK_PDM1_SEL_MASK                 (0x7U << CRU_CLKSEL_CON50_CLK_PDM1_SEL_SHIFT)                /* 0x00000E00 */
/* CLKSEL_CON51 */
#define CRU_CLKSEL_CON51_OFFSET                            (0x3CCU)
#define CRU_CLKSEL_CON51_MCLK_PDM1_DIV_SHIFT               (0U)
#define CRU_CLKSEL_CON51_MCLK_PDM1_DIV_MASK                (0x1FU << CRU_CLKSEL_CON51_MCLK_PDM1_DIV_SHIFT)              /* 0x0000001F */
#define CRU_CLKSEL_CON51_MCLK_PDM1_SEL_SHIFT               (5U)
#define CRU_CLKSEL_CON51_MCLK_PDM1_SEL_MASK                (0x7U << CRU_CLKSEL_CON51_MCLK_PDM1_SEL_SHIFT)               /* 0x000000E0 */
/* CLKSEL_CON52 */
#define CRU_CLKSEL_CON52_OFFSET                            (0x3D0U)
#define CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_DIV_MASK           (0xFFU << CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_DIV_SHIFT)         /* 0x000000FF */
#define CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_SEL_MASK           (0x7U << CRU_CLKSEL_CON52_MCLK_SPDIF_TX0_SEL_SHIFT)          /* 0x00000700 */
/* CLKSEL_CON53 */
#define CRU_CLKSEL_CON53_OFFSET                            (0x3D4U)
#define CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_DIV_MASK           (0xFFU << CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_DIV_SHIFT)         /* 0x000000FF */
#define CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_SEL_MASK           (0x7U << CRU_CLKSEL_CON53_MCLK_SPDIF_TX1_SEL_SHIFT)          /* 0x00000700 */
/* CLKSEL_CON55 */
#define CRU_CLKSEL_CON55_OFFSET                            (0x3DCU)
#define CRU_CLKSEL_CON55_HCLK_BUS_ROOT_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON55_HCLK_BUS_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON55_HCLK_BUS_ROOT_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON55_PCLK_BUS_ROOT_SEL_SHIFT           (2U)
#define CRU_CLKSEL_CON55_PCLK_BUS_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON55_PCLK_BUS_ROOT_SEL_SHIFT)           /* 0x0000000C */
#define CRU_CLKSEL_CON55_ACLK_BUS_ROOT_DIV_SHIFT           (4U)
#define CRU_CLKSEL_CON55_ACLK_BUS_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON55_ACLK_BUS_ROOT_DIV_SHIFT)          /* 0x000001F0 */
#define CRU_CLKSEL_CON55_ACLK_BUS_ROOT_SEL_SHIFT           (9U)
#define CRU_CLKSEL_CON55_ACLK_BUS_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON55_ACLK_BUS_ROOT_SEL_SHIFT)           /* 0x00000200 */
/* CLKSEL_CON56 */
#define CRU_CLKSEL_CON56_OFFSET                            (0x3E0U)
#define CRU_CLKSEL_CON56_CLK_CAN0_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON56_CLK_CAN0_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON56_CLK_CAN0_DIV_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON56_CLK_CAN0_SEL_SHIFT                (5U)
#define CRU_CLKSEL_CON56_CLK_CAN0_SEL_MASK                 (0x3U << CRU_CLKSEL_CON56_CLK_CAN0_SEL_SHIFT)                /* 0x00000060 */
#define CRU_CLKSEL_CON56_CLK_CAN1_DIV_SHIFT                (7U)
#define CRU_CLKSEL_CON56_CLK_CAN1_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON56_CLK_CAN1_DIV_SHIFT)               /* 0x00000F80 */
#define CRU_CLKSEL_CON56_CLK_CAN1_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON56_CLK_CAN1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON56_CLK_CAN1_SEL_SHIFT)                /* 0x00003000 */
/* CLKSEL_CON57 */
#define CRU_CLKSEL_CON57_OFFSET                            (0x3E4U)
#define CRU_CLKSEL_CON57_CLK_I2C1_SEL_SHIFT                (0U)
#define CRU_CLKSEL_CON57_CLK_I2C1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C1_SEL_SHIFT)                /* 0x00000003 */
#define CRU_CLKSEL_CON57_CLK_I2C2_SEL_SHIFT                (2U)
#define CRU_CLKSEL_CON57_CLK_I2C2_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C2_SEL_SHIFT)                /* 0x0000000C */
#define CRU_CLKSEL_CON57_CLK_I2C3_SEL_SHIFT                (4U)
#define CRU_CLKSEL_CON57_CLK_I2C3_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C3_SEL_SHIFT)                /* 0x00000030 */
#define CRU_CLKSEL_CON57_CLK_I2C4_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON57_CLK_I2C4_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C4_SEL_SHIFT)                /* 0x000000C0 */
#define CRU_CLKSEL_CON57_CLK_I2C5_SEL_SHIFT                (8U)
#define CRU_CLKSEL_CON57_CLK_I2C5_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C5_SEL_SHIFT)                /* 0x00000300 */
#define CRU_CLKSEL_CON57_CLK_I2C6_SEL_SHIFT                (10U)
#define CRU_CLKSEL_CON57_CLK_I2C6_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C6_SEL_SHIFT)                /* 0x00000C00 */
#define CRU_CLKSEL_CON57_CLK_I2C7_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON57_CLK_I2C7_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C7_SEL_SHIFT)                /* 0x00003000 */
#define CRU_CLKSEL_CON57_CLK_I2C8_SEL_SHIFT                (14U)
#define CRU_CLKSEL_CON57_CLK_I2C8_SEL_MASK                 (0x3U << CRU_CLKSEL_CON57_CLK_I2C8_SEL_SHIFT)                /* 0x0000C000 */
/* CLKSEL_CON58 */
#define CRU_CLKSEL_CON58_OFFSET                            (0x3E8U)
#define CRU_CLKSEL_CON58_CLK_I2C9_SEL_SHIFT                (0U)
#define CRU_CLKSEL_CON58_CLK_I2C9_SEL_MASK                 (0x3U << CRU_CLKSEL_CON58_CLK_I2C9_SEL_SHIFT)                /* 0x00000003 */
#define CRU_CLKSEL_CON58_CLK_SARADC_DIV_SHIFT              (4U)
#define CRU_CLKSEL_CON58_CLK_SARADC_DIV_MASK               (0xFFU << CRU_CLKSEL_CON58_CLK_SARADC_DIV_SHIFT)             /* 0x00000FF0 */
#define CRU_CLKSEL_CON58_CLK_SARADC_SEL_SHIFT              (12U)
#define CRU_CLKSEL_CON58_CLK_SARADC_SEL_MASK               (0x1U << CRU_CLKSEL_CON58_CLK_SARADC_SEL_SHIFT)              /* 0x00001000 */
/* CLKSEL_CON59 */
#define CRU_CLKSEL_CON59_OFFSET                            (0x3ECU)
#define CRU_CLKSEL_CON59_CLK_TSADC_DIV_SHIFT               (0U)
#define CRU_CLKSEL_CON59_CLK_TSADC_DIV_MASK                (0xFFU << CRU_CLKSEL_CON59_CLK_TSADC_DIV_SHIFT)              /* 0x000000FF */
/* CLKSEL_CON60 */
#define CRU_CLKSEL_CON60_OFFSET                            (0x3F0U)
#define CRU_CLKSEL_CON60_SCLK_UART0_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON60_SCLK_UART0_DIV_MASK               (0xFFU << CRU_CLKSEL_CON60_SCLK_UART0_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON60_SCLK_UART0_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON60_SCLK_UART0_SEL_MASK               (0x7U << CRU_CLKSEL_CON60_SCLK_UART0_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON61 */
#define CRU_CLKSEL_CON61_OFFSET                            (0x3F4U)
#define CRU_CLKSEL_CON61_SCLK_UART2_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON61_SCLK_UART2_DIV_MASK               (0xFFU << CRU_CLKSEL_CON61_SCLK_UART2_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON61_SCLK_UART2_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON61_SCLK_UART2_SEL_MASK               (0x7U << CRU_CLKSEL_CON61_SCLK_UART2_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON62 */
#define CRU_CLKSEL_CON62_OFFSET                            (0x3F8U)
#define CRU_CLKSEL_CON62_SCLK_UART3_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON62_SCLK_UART3_DIV_MASK               (0xFFU << CRU_CLKSEL_CON62_SCLK_UART3_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON62_SCLK_UART3_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON62_SCLK_UART3_SEL_MASK               (0x7U << CRU_CLKSEL_CON62_SCLK_UART3_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON63 */
#define CRU_CLKSEL_CON63_OFFSET                            (0x3FCU)
#define CRU_CLKSEL_CON63_SCLK_UART4_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON63_SCLK_UART4_DIV_MASK               (0xFFU << CRU_CLKSEL_CON63_SCLK_UART4_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON63_SCLK_UART4_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON63_SCLK_UART4_SEL_MASK               (0x7U << CRU_CLKSEL_CON63_SCLK_UART4_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON64 */
#define CRU_CLKSEL_CON64_OFFSET                            (0x400U)
#define CRU_CLKSEL_CON64_SCLK_UART5_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON64_SCLK_UART5_DIV_MASK               (0xFFU << CRU_CLKSEL_CON64_SCLK_UART5_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON64_SCLK_UART5_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON64_SCLK_UART5_SEL_MASK               (0x7U << CRU_CLKSEL_CON64_SCLK_UART5_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON65 */
#define CRU_CLKSEL_CON65_OFFSET                            (0x404U)
#define CRU_CLKSEL_CON65_SCLK_UART6_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON65_SCLK_UART6_DIV_MASK               (0xFFU << CRU_CLKSEL_CON65_SCLK_UART6_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON65_SCLK_UART6_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON65_SCLK_UART6_SEL_MASK               (0x7U << CRU_CLKSEL_CON65_SCLK_UART6_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON66 */
#define CRU_CLKSEL_CON66_OFFSET                            (0x408U)
#define CRU_CLKSEL_CON66_SCLK_UART7_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON66_SCLK_UART7_DIV_MASK               (0xFFU << CRU_CLKSEL_CON66_SCLK_UART7_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON66_SCLK_UART7_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON66_SCLK_UART7_SEL_MASK               (0x7U << CRU_CLKSEL_CON66_SCLK_UART7_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON67 */
#define CRU_CLKSEL_CON67_OFFSET                            (0x40CU)
#define CRU_CLKSEL_CON67_SCLK_UART8_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON67_SCLK_UART8_DIV_MASK               (0xFFU << CRU_CLKSEL_CON67_SCLK_UART8_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON67_SCLK_UART8_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON67_SCLK_UART8_SEL_MASK               (0x7U << CRU_CLKSEL_CON67_SCLK_UART8_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON68 */
#define CRU_CLKSEL_CON68_OFFSET                            (0x410U)
#define CRU_CLKSEL_CON68_SCLK_UART9_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON68_SCLK_UART9_DIV_MASK               (0xFFU << CRU_CLKSEL_CON68_SCLK_UART9_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON68_SCLK_UART9_SEL_SHIFT              (8U)
#define CRU_CLKSEL_CON68_SCLK_UART9_SEL_MASK               (0x7U << CRU_CLKSEL_CON68_SCLK_UART9_SEL_SHIFT)              /* 0x00000700 */
/* CLKSEL_CON69 */
#define CRU_CLKSEL_CON69_OFFSET                            (0x414U)
#define CRU_CLKSEL_CON69_SCLK_UART10_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON69_SCLK_UART10_DIV_MASK              (0xFFU << CRU_CLKSEL_CON69_SCLK_UART10_DIV_SHIFT)            /* 0x000000FF */
#define CRU_CLKSEL_CON69_SCLK_UART10_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON69_SCLK_UART10_SEL_MASK              (0x7U << CRU_CLKSEL_CON69_SCLK_UART10_SEL_SHIFT)             /* 0x00000700 */
/* CLKSEL_CON70 */
#define CRU_CLKSEL_CON70_OFFSET                            (0x418U)
#define CRU_CLKSEL_CON70_SCLK_UART11_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON70_SCLK_UART11_DIV_MASK              (0xFFU << CRU_CLKSEL_CON70_SCLK_UART11_DIV_SHIFT)            /* 0x000000FF */
#define CRU_CLKSEL_CON70_SCLK_UART11_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON70_SCLK_UART11_SEL_MASK              (0x7U << CRU_CLKSEL_CON70_SCLK_UART11_SEL_SHIFT)             /* 0x00000700 */
#define CRU_CLKSEL_CON70_CLK_SPI0_SEL_SHIFT                (13U)
#define CRU_CLKSEL_CON70_CLK_SPI0_SEL_MASK                 (0x3U << CRU_CLKSEL_CON70_CLK_SPI0_SEL_SHIFT)                /* 0x00006000 */
/* CLKSEL_CON71 */
#define CRU_CLKSEL_CON71_OFFSET                            (0x41CU)
#define CRU_CLKSEL_CON71_CLK_SPI1_SEL_SHIFT                (0U)
#define CRU_CLKSEL_CON71_CLK_SPI1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON71_CLK_SPI1_SEL_SHIFT)                /* 0x00000003 */
#define CRU_CLKSEL_CON71_CLK_SPI2_SEL_SHIFT                (2U)
#define CRU_CLKSEL_CON71_CLK_SPI2_SEL_MASK                 (0x3U << CRU_CLKSEL_CON71_CLK_SPI2_SEL_SHIFT)                /* 0x0000000C */
#define CRU_CLKSEL_CON71_CLK_SPI3_SEL_SHIFT                (4U)
#define CRU_CLKSEL_CON71_CLK_SPI3_SEL_MASK                 (0x3U << CRU_CLKSEL_CON71_CLK_SPI3_SEL_SHIFT)                /* 0x00000030 */
#define CRU_CLKSEL_CON71_CLK_SPI4_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON71_CLK_SPI4_SEL_MASK                 (0x3U << CRU_CLKSEL_CON71_CLK_SPI4_SEL_SHIFT)                /* 0x000000C0 */
#define CRU_CLKSEL_CON71_CLK_PWM1_SEL_SHIFT                (8U)
#define CRU_CLKSEL_CON71_CLK_PWM1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON71_CLK_PWM1_SEL_SHIFT)                /* 0x00000300 */
#define CRU_CLKSEL_CON71_CLK_TIMER0_ROOT_SEL_SHIFT         (14U)
#define CRU_CLKSEL_CON71_CLK_TIMER0_ROOT_SEL_MASK          (0x1U << CRU_CLKSEL_CON71_CLK_TIMER0_ROOT_SEL_SHIFT)         /* 0x00004000 */
/* CLKSEL_CON72 */
#define CRU_CLKSEL_CON72_OFFSET                            (0x420U)
#define CRU_CLKSEL_CON72_DCLK_DECOM_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON72_DCLK_DECOM_DIV_MASK               (0x1FU << CRU_CLKSEL_CON72_DCLK_DECOM_DIV_SHIFT)             /* 0x0000001F */
#define CRU_CLKSEL_CON72_DCLK_DECOM_SEL_SHIFT              (5U)
#define CRU_CLKSEL_CON72_DCLK_DECOM_SEL_MASK               (0x1U << CRU_CLKSEL_CON72_DCLK_DECOM_SEL_SHIFT)              /* 0x00000020 */
#define CRU_CLKSEL_CON72_CLK_TIMER1_ROOT_SEL_SHIFT         (6U)
#define CRU_CLKSEL_CON72_CLK_TIMER1_ROOT_SEL_MASK          (0x1U << CRU_CLKSEL_CON72_CLK_TIMER1_ROOT_SEL_SHIFT)         /* 0x00000040 */
#define CRU_CLKSEL_CON72_CLK_TIMER7_DIV_SHIFT              (7U)
#define CRU_CLKSEL_CON72_CLK_TIMER7_DIV_MASK               (0x1FU << CRU_CLKSEL_CON72_CLK_TIMER7_DIV_SHIFT)             /* 0x00000F80 */
#define CRU_CLKSEL_CON72_CLK_TIMER7_SEL_SHIFT              (12U)
#define CRU_CLKSEL_CON72_CLK_TIMER7_SEL_MASK               (0x3U << CRU_CLKSEL_CON72_CLK_TIMER7_SEL_SHIFT)              /* 0x00003000 */
/* CLKSEL_CON73 */
#define CRU_CLKSEL_CON73_OFFSET                            (0x424U)
#define CRU_CLKSEL_CON73_CLK_TIMER8_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON73_CLK_TIMER8_DIV_MASK               (0x1FU << CRU_CLKSEL_CON73_CLK_TIMER8_DIV_SHIFT)             /* 0x0000001F */
#define CRU_CLKSEL_CON73_CLK_TIMER8_SEL_SHIFT              (5U)
#define CRU_CLKSEL_CON73_CLK_TIMER8_SEL_MASK               (0x3U << CRU_CLKSEL_CON73_CLK_TIMER8_SEL_SHIFT)              /* 0x00000060 */
#define CRU_CLKSEL_CON73_HCLK_BUS_CM0_ROOT_SEL_SHIFT       (13U)
#define CRU_CLKSEL_CON73_HCLK_BUS_CM0_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON73_HCLK_BUS_CM0_ROOT_SEL_SHIFT)       /* 0x00006000 */
/* CLKSEL_CON74 */
#define CRU_CLKSEL_CON74_OFFSET                            (0x428U)
#define CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_SEL_MASK          (0x1U << CRU_CLKSEL_CON74_CLK_BUS_CM0_RTC_SEL_SHIFT)         /* 0x00000020 */
#define CRU_CLKSEL_CON74_CLK_PWM2_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON74_CLK_PWM2_SEL_MASK                 (0x3U << CRU_CLKSEL_CON74_CLK_PWM2_SEL_SHIFT)                /* 0x000000C0 */
#define CRU_CLKSEL_CON74_CLK_FREQ_PWM1_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON74_CLK_FREQ_PWM1_SEL_MASK            (0x7U << CRU_CLKSEL_CON74_CLK_FREQ_PWM1_SEL_SHIFT)           /* 0x00000700 */
#define CRU_CLKSEL_CON74_CLK_COUNTER_PWM1_SEL_SHIFT        (11U)
#define CRU_CLKSEL_CON74_CLK_COUNTER_PWM1_SEL_MASK         (0x7U << CRU_CLKSEL_CON74_CLK_COUNTER_PWM1_SEL_SHIFT)        /* 0x00003800 */
/* CLKSEL_CON75 */
#define CRU_CLKSEL_CON75_OFFSET                            (0x42CU)
#define CRU_CLKSEL_CON75_SAI_SCLKIN_FREQ_SEL_SHIFT         (0U)
#define CRU_CLKSEL_CON75_SAI_SCLKIN_FREQ_SEL_MASK          (0x7U << CRU_CLKSEL_CON75_SAI_SCLKIN_FREQ_SEL_SHIFT)         /* 0x00000007 */
#define CRU_CLKSEL_CON75_SAI_SCLKIN_COUNTER_SEL_SHIFT      (3U)
#define CRU_CLKSEL_CON75_SAI_SCLKIN_COUNTER_SEL_MASK       (0x7U << CRU_CLKSEL_CON75_SAI_SCLKIN_COUNTER_SEL_SHIFT)      /* 0x00000038 */
/* CLKSEL_CON76 */
#define CRU_CLKSEL_CON76_OFFSET                            (0x430U)
#define CRU_CLKSEL_CON76_PCLK_DDR_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON76_PCLK_DDR_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON76_PCLK_DDR_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON76_PCLK_DDR_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON76_PCLK_DDR_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON76_PCLK_DDR_ROOT_SEL_SHIFT)           /* 0x00000060 */
#define CRU_CLKSEL_CON76_ACLK_DDR_ROOT_DIV_SHIFT           (7U)
#define CRU_CLKSEL_CON76_ACLK_DDR_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON76_ACLK_DDR_ROOT_DIV_SHIFT)          /* 0x00000F80 */
#define CRU_CLKSEL_CON76_ACLK_DDR_ROOT_SEL_SHIFT           (12U)
#define CRU_CLKSEL_CON76_ACLK_DDR_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON76_ACLK_DDR_ROOT_SEL_SHIFT)           /* 0x00001000 */
/* CLKSEL_CON77 */
#define CRU_CLKSEL_CON77_OFFSET                            (0x434U)
#define CRU_CLKSEL_CON77_HCLK_DDR_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON77_HCLK_DDR_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON77_HCLK_DDR_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON77_HCLK_DDR_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON77_HCLK_DDR_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON77_HCLK_DDR_ROOT_SEL_SHIFT)           /* 0x00000020 */
#define CRU_CLKSEL_CON77_CLK_DDR_TIMER_ROOT_SEL_SHIFT      (6U)
#define CRU_CLKSEL_CON77_CLK_DDR_TIMER_ROOT_SEL_MASK       (0x1U << CRU_CLKSEL_CON77_CLK_DDR_TIMER_ROOT_SEL_SHIFT)      /* 0x00000040 */
#define CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_DIV_SHIFT         (7U)
#define CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_DIV_SHIFT)        /* 0x00000F80 */
#define CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_SEL_SHIFT         (12U)
#define CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_SEL_MASK          (0x1U << CRU_CLKSEL_CON77_CLK_DDR_CM0_RTC_SEL_SHIFT)         /* 0x00001000 */
/* CLKSEL_CON78 */
#define CRU_CLKSEL_CON78_OFFSET                            (0x438U)
#define CRU_CLKSEL_CON78_CLK_I3C0_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON78_CLK_I3C0_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON78_CLK_I3C0_DIV_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON78_CLK_I3C0_SEL_SHIFT                (5U)
#define CRU_CLKSEL_CON78_CLK_I3C0_SEL_MASK                 (0x3U << CRU_CLKSEL_CON78_CLK_I3C0_SEL_SHIFT)                /* 0x00000060 */
#define CRU_CLKSEL_CON78_CLK_I3C1_DIV_SHIFT                (7U)
#define CRU_CLKSEL_CON78_CLK_I3C1_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON78_CLK_I3C1_DIV_SHIFT)               /* 0x00000F80 */
#define CRU_CLKSEL_CON78_CLK_I3C1_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON78_CLK_I3C1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON78_CLK_I3C1_SEL_SHIFT)                /* 0x00003000 */
/* CLKSEL_CON80 */
#define CRU_CLKSEL_CON80_OFFSET                            (0x440U)
#define CRU_CLKSEL_CON80_MBIST_CLK_ACLK_RKNN0_SEL_SHIFT    (0U)
#define CRU_CLKSEL_CON80_MBIST_CLK_ACLK_RKNN0_SEL_MASK     (0x1U << CRU_CLKSEL_CON80_MBIST_CLK_ACLK_RKNN0_SEL_SHIFT)    /* 0x00000001 */
/* CLKSEL_CON82 */
#define CRU_CLKSEL_CON82_OFFSET                            (0x448U)
#define CRU_CLKSEL_CON82_MBIST_CLK_ACLK_RKNN1_SEL_SHIFT    (0U)
#define CRU_CLKSEL_CON82_MBIST_CLK_ACLK_RKNN1_SEL_MASK     (0x1U << CRU_CLKSEL_CON82_MBIST_CLK_ACLK_RKNN1_SEL_SHIFT)    /* 0x00000001 */
/* CLKSEL_CON86 */
#define CRU_CLKSEL_CON86_OFFSET                            (0x458U)
#define CRU_CLKSEL_CON86_HCLK_RKNN_ROOT_SEL_SHIFT          (0U)
#define CRU_CLKSEL_CON86_HCLK_RKNN_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON86_HCLK_RKNN_ROOT_SEL_SHIFT)          /* 0x00000003 */
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_DIV_SHIFT     (2U)
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_DIV_MASK      (0x1FU << CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_DIV_SHIFT)    /* 0x0000007C */
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_SEL_MASK      (0x3U << CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SRC_T_SEL_SHIFT)     /* 0x00000180 */
#define CRU_CLKSEL_CON86_CLK_NPU_PVTPLL_SRC_SEL_SHIFT      (9U)
#define CRU_CLKSEL_CON86_CLK_NPU_PVTPLL_SRC_SEL_MASK       (0x1U << CRU_CLKSEL_CON86_CLK_NPU_PVTPLL_SRC_SEL_SHIFT)      /* 0x00000200 */
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_DIV_SHIFT           (10U)
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_DIV_MASK            (0x1FU << CRU_CLKSEL_CON86_CLK_RKNN_DSU0_DIV_SHIFT)          /* 0x00007C00 */
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SEL_SHIFT           (15U)
#define CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SEL_MASK            (0x1U << CRU_CLKSEL_CON86_CLK_RKNN_DSU0_SEL_SHIFT)           /* 0x00008000 */
/* CLKSEL_CON87 */
#define CRU_CLKSEL_CON87_OFFSET                            (0x45CU)
#define CRU_CLKSEL_CON87_PCLK_NPUTOP_ROOT_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON87_PCLK_NPUTOP_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON87_PCLK_NPUTOP_ROOT_SEL_SHIFT)        /* 0x00000003 */
#define CRU_CLKSEL_CON87_CLK_NPUTIMER_ROOT_SEL_SHIFT       (2U)
#define CRU_CLKSEL_CON87_CLK_NPUTIMER_ROOT_SEL_MASK        (0x1U << CRU_CLKSEL_CON87_CLK_NPUTIMER_ROOT_SEL_SHIFT)       /* 0x00000004 */
#define CRU_CLKSEL_CON87_HCLK_NPU_CM0_ROOT_SEL_SHIFT       (3U)
#define CRU_CLKSEL_CON87_HCLK_NPU_CM0_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON87_HCLK_NPU_CM0_ROOT_SEL_SHIFT)       /* 0x00000018 */
#define CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_DIV_SHIFT         (5U)
#define CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_DIV_SHIFT)        /* 0x000003E0 */
#define CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_SEL_SHIFT         (10U)
#define CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_SEL_MASK          (0x1U << CRU_CLKSEL_CON87_CLK_NPU_CM0_RTC_SEL_SHIFT)         /* 0x00000400 */
#define CRU_CLKSEL_CON87_MBIST_CLK_ACLK_RKNNTOP_SEL_SHIFT  (11U)
#define CRU_CLKSEL_CON87_MBIST_CLK_ACLK_RKNNTOP_SEL_MASK   (0x1U << CRU_CLKSEL_CON87_MBIST_CLK_ACLK_RKNNTOP_SEL_SHIFT)  /* 0x00000800 */
/* CLKSEL_CON88 */
#define CRU_CLKSEL_CON88_OFFSET                            (0x460U)
#define CRU_CLKSEL_CON88_HCLK_NVM_ROOT_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON88_HCLK_NVM_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON88_HCLK_NVM_ROOT_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON88_ACLK_NVM_ROOT_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON88_ACLK_NVM_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON88_ACLK_NVM_ROOT_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON88_ACLK_NVM_ROOT_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON88_ACLK_NVM_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON88_ACLK_NVM_ROOT_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON89 */
#define CRU_CLKSEL_CON89_OFFSET                            (0x464U)
#define CRU_CLKSEL_CON89_SCLK_FSPI_X2_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON89_SCLK_FSPI_X2_DIV_MASK             (0x3FU << CRU_CLKSEL_CON89_SCLK_FSPI_X2_DIV_SHIFT)           /* 0x0000003F */
#define CRU_CLKSEL_CON89_SCLK_FSPI_X2_SEL_SHIFT            (6U)
#define CRU_CLKSEL_CON89_SCLK_FSPI_X2_SEL_MASK             (0x3U << CRU_CLKSEL_CON89_SCLK_FSPI_X2_SEL_SHIFT)            /* 0x000000C0 */
#define CRU_CLKSEL_CON89_CCLK_SRC_EMMC_DIV_SHIFT           (8U)
#define CRU_CLKSEL_CON89_CCLK_SRC_EMMC_DIV_MASK            (0x3FU << CRU_CLKSEL_CON89_CCLK_SRC_EMMC_DIV_SHIFT)          /* 0x00003F00 */
#define CRU_CLKSEL_CON89_CCLK_SRC_EMMC_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON89_CCLK_SRC_EMMC_SEL_MASK            (0x3U << CRU_CLKSEL_CON89_CCLK_SRC_EMMC_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON90 */
#define CRU_CLKSEL_CON90_OFFSET                            (0x468U)
#define CRU_CLKSEL_CON90_BCLK_EMMC_SEL_SHIFT               (0U)
#define CRU_CLKSEL_CON90_BCLK_EMMC_SEL_MASK                (0x3U << CRU_CLKSEL_CON90_BCLK_EMMC_SEL_SHIFT)               /* 0x00000003 */
/* CLKSEL_CON92 */
#define CRU_CLKSEL_CON92_OFFSET                            (0x470U)
#define CRU_CLKSEL_CON92_PCLK_PHP_ROOT_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON92_PCLK_PHP_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON92_PCLK_PHP_ROOT_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON92_ACLK_PHP_ROOT_DIV_SHIFT           (4U)
#define CRU_CLKSEL_CON92_ACLK_PHP_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON92_ACLK_PHP_ROOT_DIV_SHIFT)          /* 0x000001F0 */
#define CRU_CLKSEL_CON92_ACLK_PHP_ROOT_SEL_SHIFT           (9U)
#define CRU_CLKSEL_CON92_ACLK_PHP_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON92_ACLK_PHP_ROOT_SEL_SHIFT)           /* 0x00000200 */
/* CLKSEL_CON93 */
#define CRU_CLKSEL_CON93_OFFSET                            (0x474U)
#define CRU_CLKSEL_CON93_CLK_RXOOB0_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON93_CLK_RXOOB0_DIV_MASK               (0x7FU << CRU_CLKSEL_CON93_CLK_RXOOB0_DIV_SHIFT)             /* 0x0000007F */
#define CRU_CLKSEL_CON93_CLK_RXOOB0_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON93_CLK_RXOOB0_SEL_MASK               (0x1U << CRU_CLKSEL_CON93_CLK_RXOOB0_SEL_SHIFT)              /* 0x00000080 */
#define CRU_CLKSEL_CON93_CLK_RXOOB1_DIV_SHIFT              (8U)
#define CRU_CLKSEL_CON93_CLK_RXOOB1_DIV_MASK               (0x7FU << CRU_CLKSEL_CON93_CLK_RXOOB1_DIV_SHIFT)             /* 0x00007F00 */
#define CRU_CLKSEL_CON93_CLK_RXOOB1_SEL_SHIFT              (15U)
#define CRU_CLKSEL_CON93_CLK_RXOOB1_SEL_MASK               (0x1U << CRU_CLKSEL_CON93_CLK_RXOOB1_SEL_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON103 */
#define CRU_CLKSEL_CON103_OFFSET                           (0x49CU)
#define CRU_CLKSEL_CON103_HCLK_SDGMAC_ROOT_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON103_HCLK_SDGMAC_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON103_HCLK_SDGMAC_ROOT_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_DIV_SHIFT       (2U)
#define CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_DIV_SHIFT)      /* 0x0000007C */
#define CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_SEL_SHIFT       (7U)
#define CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_SEL_MASK        (0x1U << CRU_CLKSEL_CON103_ACLK_SDGMAC_ROOT_SEL_SHIFT)       /* 0x00000080 */
#define CRU_CLKSEL_CON103_PCLK_SDGMAC_ROOT_SEL_SHIFT       (8U)
#define CRU_CLKSEL_CON103_PCLK_SDGMAC_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON103_PCLK_SDGMAC_ROOT_SEL_SHIFT)       /* 0x00000300 */
/* CLKSEL_CON104 */
#define CRU_CLKSEL_CON104_OFFSET                           (0x4A0U)
#define CRU_CLKSEL_CON104_CCLK_SRC_SDIO_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON104_CCLK_SRC_SDIO_DIV_MASK           (0x3FU << CRU_CLKSEL_CON104_CCLK_SRC_SDIO_DIV_SHIFT)         /* 0x0000003F */
#define CRU_CLKSEL_CON104_CCLK_SRC_SDIO_SEL_SHIFT          (6U)
#define CRU_CLKSEL_CON104_CCLK_SRC_SDIO_SEL_MASK           (0x3U << CRU_CLKSEL_CON104_CCLK_SRC_SDIO_SEL_SHIFT)          /* 0x000000C0 */
#define CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_DIV_SHIFT  (8U)
#define CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_DIV_MASK   (0x1FU << CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_DIV_SHIFT) /* 0x00001F00 */
#define CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_SEL_SHIFT  (13U)
#define CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_SEL_MASK   (0x3U << CRU_CLKSEL_CON104_CLK_GMAC1_PTP_REF_SRC_SEL_SHIFT)  /* 0x00006000 */
/* CLKSEL_CON105 */
#define CRU_CLKSEL_CON105_OFFSET                           (0x4A4U)
#define CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_DIV_MASK   (0x1FU << CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_DIV_SHIFT) /* 0x0000001F */
#define CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_SEL_SHIFT  (5U)
#define CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_SEL_MASK   (0x3U << CRU_CLKSEL_CON105_CLK_GMAC0_PTP_REF_SRC_SEL_SHIFT)  /* 0x00000060 */
#define CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_DIV_SHIFT        (7U)
#define CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_DIV_MASK         (0x3FU << CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_DIV_SHIFT)       /* 0x00001F80 */
#define CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_SEL_SHIFT        (13U)
#define CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_SEL_MASK         (0x3U << CRU_CLKSEL_CON105_CCLK_SRC_SDMMC0_SEL_SHIFT)        /* 0x00006000 */
/* CLKSEL_CON106 */
#define CRU_CLKSEL_CON106_OFFSET                           (0x4A8U)
#define CRU_CLKSEL_CON106_SCLK_FSPI1_X2_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON106_SCLK_FSPI1_X2_DIV_MASK           (0x3FU << CRU_CLKSEL_CON106_SCLK_FSPI1_X2_DIV_SHIFT)         /* 0x0000003F */
#define CRU_CLKSEL_CON106_SCLK_FSPI1_X2_SEL_SHIFT          (6U)
#define CRU_CLKSEL_CON106_SCLK_FSPI1_X2_SEL_MASK           (0x3U << CRU_CLKSEL_CON106_SCLK_FSPI1_X2_SEL_SHIFT)          /* 0x000000C0 */
#define CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_DIV_SHIFT         (8U)
#define CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_DIV_MASK          (0x1FU << CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_DIV_SHIFT)        /* 0x00001F00 */
#define CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_SEL_SHIFT         (13U)
#define CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_SEL_MASK          (0x1U << CRU_CLKSEL_CON106_ACLK_DSMC_ROOT_SEL_SHIFT)         /* 0x00002000 */
/* CLKSEL_CON107 */
#define CRU_CLKSEL_CON107_OFFSET                           (0x4ACU)
#define CRU_CLKSEL_CON107_CLK_DSMC_SYS_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON107_CLK_DSMC_SYS_DIV_MASK            (0x1FU << CRU_CLKSEL_CON107_CLK_DSMC_SYS_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON107_CLK_DSMC_SYS_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON107_CLK_DSMC_SYS_SEL_MASK            (0x1U << CRU_CLKSEL_CON107_CLK_DSMC_SYS_SEL_SHIFT)           /* 0x00000020 */
#define CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_DIV_SHIFT         (6U)
#define CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_DIV_MASK          (0x1FU << CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_DIV_SHIFT)        /* 0x000007C0 */
#define CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_SEL_SHIFT         (11U)
#define CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_SEL_MASK          (0x3U << CRU_CLKSEL_CON107_CLK_FLEXBUS_TX_SEL_SHIFT)         /* 0x00001800 */
/* CLKSEL_CON108 */
#define CRU_CLKSEL_CON108_OFFSET                           (0x4B0U)
#define CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_DIV_MASK          (0x1FU << CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_SEL_MASK          (0x3U << CRU_CLKSEL_CON108_CLK_FLEXBUS_RX_SEL_SHIFT)         /* 0x00000060 */
/* CLKSEL_CON110 */
#define CRU_CLKSEL_CON110_OFFSET                           (0x4B8U)
#define CRU_CLKSEL_CON110_HCLK_RKVDEC_ROOT_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON110_HCLK_RKVDEC_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON110_HCLK_RKVDEC_ROOT_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_DIV_SHIFT   (2U)
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_DIV_MASK    (0x1FU << CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_DIV_SHIFT)  /* 0x0000007C */
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_SEL_SHIFT   (7U)
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_SEL_MASK    (0x3U << CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_PRE_SEL_SHIFT)   /* 0x00000180 */
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_DIV_SHIFT   (9U)
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_DIV_MASK    (0x1FU << CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_DIV_SHIFT)  /* 0x00003E00 */
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_SEL_SHIFT   (14U)
#define CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_SEL_MASK    (0x3U << CRU_CLKSEL_CON110_ACLK_RKVDEC_ROOT_BAK_SEL_SHIFT)   /* 0x0000C000 */
/* CLKSEL_CON111 */
#define CRU_CLKSEL_CON111_OFFSET                           (0x4BCU)
#define CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_DIV_MASK      (0x1FU << CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_SEL_MASK      (0x3U << CRU_CLKSEL_CON111_CLK_RKVDEC_HEVC_CA_SEL_SHIFT)     /* 0x00000060 */
/* CLKSEL_CON115 */
#define CRU_CLKSEL_CON115_OFFSET                           (0x4CCU)
#define CRU_CLKSEL_CON115_ACLK_UFS_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON115_ACLK_UFS_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON115_ACLK_UFS_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON115_ACLK_UFS_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON115_ACLK_UFS_ROOT_SEL_MASK           (0x1U << CRU_CLKSEL_CON115_ACLK_UFS_ROOT_SEL_SHIFT)          /* 0x00000020 */
#define CRU_CLKSEL_CON115_ACLK_USB_ROOT_DIV_SHIFT          (6U)
#define CRU_CLKSEL_CON115_ACLK_USB_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON115_ACLK_USB_ROOT_DIV_SHIFT)         /* 0x000007C0 */
#define CRU_CLKSEL_CON115_ACLK_USB_ROOT_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON115_ACLK_USB_ROOT_SEL_MASK           (0x1U << CRU_CLKSEL_CON115_ACLK_USB_ROOT_SEL_SHIFT)          /* 0x00000800 */
#define CRU_CLKSEL_CON115_PCLK_USB_ROOT_SEL_SHIFT          (12U)
#define CRU_CLKSEL_CON115_PCLK_USB_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON115_PCLK_USB_ROOT_SEL_SHIFT)          /* 0x00003000 */
/* CLKSEL_CON118 */
#define CRU_CLKSEL_CON118_OFFSET                           (0x4D8U)
#define CRU_CLKSEL_CON118_ACLK_VPU_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON118_ACLK_VPU_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON118_ACLK_VPU_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON118_ACLK_VPU_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON118_ACLK_VPU_ROOT_SEL_MASK           (0x7U << CRU_CLKSEL_CON118_ACLK_VPU_ROOT_SEL_SHIFT)          /* 0x000000E0 */
#define CRU_CLKSEL_CON118_ACLK_VPU_MID_ROOT_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON118_ACLK_VPU_MID_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON118_ACLK_VPU_MID_ROOT_SEL_SHIFT)      /* 0x00000300 */
#define CRU_CLKSEL_CON118_HCLK_VPU_ROOT_SEL_SHIFT          (10U)
#define CRU_CLKSEL_CON118_HCLK_VPU_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON118_HCLK_VPU_ROOT_SEL_SHIFT)          /* 0x00000C00 */
/* CLKSEL_CON119 */
#define CRU_CLKSEL_CON119_OFFSET                           (0x4DCU)
#define CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_DIV_MASK          (0x1FU << CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON119_ACLK_JPEG_ROOT_SEL_SHIFT)         /* 0x00000060 */
#define CRU_CLKSEL_CON119_ACLK_VPU_LOW_ROOT_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON119_ACLK_VPU_LOW_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON119_ACLK_VPU_LOW_ROOT_SEL_SHIFT)      /* 0x00000180 */
/* CLKSEL_CON120 */
#define CRU_CLKSEL_CON120_OFFSET                           (0x4E0U)
#define CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_DIV_MASK        (0x1FU << CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_DIV_SHIFT)      /* 0x0000001F */
#define CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_SEL_SHIFT       (5U)
#define CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_SEL_MASK        (0x7U << CRU_CLKSEL_CON120_CLK_CORE_RGA2E_0_SEL_SHIFT)       /* 0x000000E0 */
#define CRU_CLKSEL_CON120_CLK_CORE_VDPP_DIV_SHIFT          (8U)
#define CRU_CLKSEL_CON120_CLK_CORE_VDPP_DIV_MASK           (0x1FU << CRU_CLKSEL_CON120_CLK_CORE_VDPP_DIV_SHIFT)         /* 0x00001F00 */
#define CRU_CLKSEL_CON120_CLK_CORE_VDPP_SEL_SHIFT          (13U)
#define CRU_CLKSEL_CON120_CLK_CORE_VDPP_SEL_MASK           (0x1U << CRU_CLKSEL_CON120_CLK_CORE_VDPP_SEL_SHIFT)          /* 0x00002000 */
/* CLKSEL_CON121 */
#define CRU_CLKSEL_CON121_OFFSET                           (0x4E4U)
#define CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_DIV_MASK        (0x1FU << CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_DIV_SHIFT)      /* 0x0000001F */
#define CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_SEL_SHIFT       (5U)
#define CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_SEL_MASK        (0x7U << CRU_CLKSEL_CON121_CLK_CORE_RGA2E_1_SEL_SHIFT)       /* 0x000000E0 */
/* CLKSEL_CON122 */
#define CRU_CLKSEL_CON122_OFFSET                           (0x4E8U)
#define CRU_CLKSEL_CON122_DCLK_EBC_FRAC_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON122_DCLK_EBC_FRAC_SRC_DIV_MASK       (0xFFFFFFFFU << CRU_CLKSEL_CON122_DCLK_EBC_FRAC_SRC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON123 */
#define CRU_CLKSEL_CON123_OFFSET                           (0x4ECU)
#define CRU_CLKSEL_CON123_DCLK_EBC_FRAC_SRC_SEL_SHIFT      (0U)
#define CRU_CLKSEL_CON123_DCLK_EBC_FRAC_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON123_DCLK_EBC_FRAC_SRC_SEL_SHIFT)      /* 0x00000007 */
#define CRU_CLKSEL_CON123_DCLK_EBC_DIV_SHIFT               (3U)
#define CRU_CLKSEL_CON123_DCLK_EBC_DIV_MASK                (0x1FFU << CRU_CLKSEL_CON123_DCLK_EBC_DIV_SHIFT)             /* 0x00000FF8 */
#define CRU_CLKSEL_CON123_DCLK_EBC_SEL_SHIFT               (12U)
#define CRU_CLKSEL_CON123_DCLK_EBC_SEL_MASK                (0x7U << CRU_CLKSEL_CON123_DCLK_EBC_SEL_SHIFT)               /* 0x00007000 */
/* CLKSEL_CON124 */
#define CRU_CLKSEL_CON124_OFFSET                           (0x4F0U)
#define CRU_CLKSEL_CON124_HCLK_VEPU0_ROOT_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON124_HCLK_VEPU0_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON124_HCLK_VEPU0_ROOT_SEL_SHIFT)        /* 0x00000003 */
#define CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_DIV_SHIFT        (2U)
#define CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_DIV_MASK         (0x1FU << CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_DIV_SHIFT)       /* 0x0000007C */
#define CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_SEL_SHIFT        (7U)
#define CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_SEL_MASK         (0x1U << CRU_CLKSEL_CON124_ACLK_VEPU0_ROOT_SEL_SHIFT)        /* 0x00000080 */
#define CRU_CLKSEL_CON124_CLK_VEPU0_CORE_DIV_SHIFT         (8U)
#define CRU_CLKSEL_CON124_CLK_VEPU0_CORE_DIV_MASK          (0x1FU << CRU_CLKSEL_CON124_CLK_VEPU0_CORE_DIV_SHIFT)        /* 0x00001F00 */
#define CRU_CLKSEL_CON124_CLK_VEPU0_CORE_SEL_SHIFT         (13U)
#define CRU_CLKSEL_CON124_CLK_VEPU0_CORE_SEL_MASK          (0x7U << CRU_CLKSEL_CON124_CLK_VEPU0_CORE_SEL_SHIFT)         /* 0x0000E000 */
/* CLKSEL_CON128 */
#define CRU_CLKSEL_CON128_OFFSET                           (0x500U)
#define CRU_CLKSEL_CON128_ACLK_VI_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON128_ACLK_VI_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON128_ACLK_VI_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON128_ACLK_VI_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON128_ACLK_VI_ROOT_SEL_MASK            (0x7U << CRU_CLKSEL_CON128_ACLK_VI_ROOT_SEL_SHIFT)           /* 0x000000E0 */
#define CRU_CLKSEL_CON128_HCLK_VI_ROOT_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON128_HCLK_VI_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON128_HCLK_VI_ROOT_SEL_SHIFT)           /* 0x00000300 */
#define CRU_CLKSEL_CON128_PCLK_VI_ROOT_SEL_SHIFT           (10U)
#define CRU_CLKSEL_CON128_PCLK_VI_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON128_PCLK_VI_ROOT_SEL_SHIFT)           /* 0x00000C00 */
/* CLKSEL_CON129 */
#define CRU_CLKSEL_CON129_OFFSET                           (0x504U)
#define CRU_CLKSEL_CON129_DCLK_VICAP_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON129_DCLK_VICAP_DIV_MASK              (0x1FU << CRU_CLKSEL_CON129_DCLK_VICAP_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON129_DCLK_VICAP_SEL_SHIFT             (5U)
#define CRU_CLKSEL_CON129_DCLK_VICAP_SEL_MASK              (0x1U << CRU_CLKSEL_CON129_DCLK_VICAP_SEL_SHIFT)             /* 0x00000020 */
#define CRU_CLKSEL_CON129_CLK_ISP0_CORE_DIV_SHIFT          (6U)
#define CRU_CLKSEL_CON129_CLK_ISP0_CORE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON129_CLK_ISP0_CORE_DIV_SHIFT)         /* 0x000007C0 */
#define CRU_CLKSEL_CON129_CLK_ISP0_CORE_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON129_CLK_ISP0_CORE_SEL_MASK           (0x7U << CRU_CLKSEL_CON129_CLK_ISP0_CORE_SEL_SHIFT)          /* 0x00003800 */
/* CLKSEL_CON130 */
#define CRU_CLKSEL_CON130_OFFSET                           (0x508U)
#define CRU_CLKSEL_CON130_ICLK_CSIHOST01_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON130_ICLK_CSIHOST01_SEL_MASK          (0x3U << CRU_CLKSEL_CON130_ICLK_CSIHOST01_SEL_SHIFT)         /* 0x00000180 */
#define CRU_CLKSEL_CON130_CLK_ISP_PVTPLL_SRC_SEL_SHIFT     (9U)
#define CRU_CLKSEL_CON130_CLK_ISP_PVTPLL_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON130_CLK_ISP_PVTPLL_SRC_SEL_SHIFT)     /* 0x00000200 */
#define CRU_CLKSEL_CON130_ACLK_VI_ROOT_INTER_DIV_SHIFT     (10U)
#define CRU_CLKSEL_CON130_ACLK_VI_ROOT_INTER_DIV_MASK      (0x7U << CRU_CLKSEL_CON130_ACLK_VI_ROOT_INTER_DIV_SHIFT)     /* 0x00001C00 */
/* CLKSEL_CON144 */
#define CRU_CLKSEL_CON144_OFFSET                           (0x540U)
#define CRU_CLKSEL_CON144_ACLK_VOP_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON144_ACLK_VOP_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON144_ACLK_VOP_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON144_ACLK_VOP_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON144_ACLK_VOP_ROOT_SEL_MASK           (0x7U << CRU_CLKSEL_CON144_ACLK_VOP_ROOT_SEL_SHIFT)          /* 0x000000E0 */
#define CRU_CLKSEL_CON144_HCLK_VOP_ROOT_SEL_SHIFT          (10U)
#define CRU_CLKSEL_CON144_HCLK_VOP_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON144_HCLK_VOP_ROOT_SEL_SHIFT)          /* 0x00000C00 */
#define CRU_CLKSEL_CON144_PCLK_VOP_ROOT_SEL_SHIFT          (12U)
#define CRU_CLKSEL_CON144_PCLK_VOP_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON144_PCLK_VOP_ROOT_SEL_SHIFT)          /* 0x00003000 */
/* CLKSEL_CON145 */
#define CRU_CLKSEL_CON145_OFFSET                           (0x544U)
#define CRU_CLKSEL_CON145_DCLK_VP0_SRC_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON145_DCLK_VP0_SRC_DIV_MASK            (0xFFU << CRU_CLKSEL_CON145_DCLK_VP0_SRC_DIV_SHIFT)          /* 0x000000FF */
#define CRU_CLKSEL_CON145_DCLK_VP0_SRC_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON145_DCLK_VP0_SRC_SEL_MASK            (0x7U << CRU_CLKSEL_CON145_DCLK_VP0_SRC_SEL_SHIFT)           /* 0x00000700 */
/* CLKSEL_CON146 */
#define CRU_CLKSEL_CON146_OFFSET                           (0x548U)
#define CRU_CLKSEL_CON146_DCLK_VP1_SRC_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON146_DCLK_VP1_SRC_DIV_MASK            (0xFFU << CRU_CLKSEL_CON146_DCLK_VP1_SRC_DIV_SHIFT)          /* 0x000000FF */
#define CRU_CLKSEL_CON146_DCLK_VP1_SRC_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON146_DCLK_VP1_SRC_SEL_MASK            (0x7U << CRU_CLKSEL_CON146_DCLK_VP1_SRC_SEL_SHIFT)           /* 0x00000700 */
/* CLKSEL_CON147 */
#define CRU_CLKSEL_CON147_OFFSET                           (0x54CU)
#define CRU_CLKSEL_CON147_DCLK_VP2_SRC_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON147_DCLK_VP2_SRC_DIV_MASK            (0xFFU << CRU_CLKSEL_CON147_DCLK_VP2_SRC_DIV_SHIFT)          /* 0x000000FF */
#define CRU_CLKSEL_CON147_DCLK_VP2_SRC_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON147_DCLK_VP2_SRC_SEL_MASK            (0x7U << CRU_CLKSEL_CON147_DCLK_VP2_SRC_SEL_SHIFT)           /* 0x00000700 */
#define CRU_CLKSEL_CON147_DCLK_VP0_SEL_SHIFT               (11U)
#define CRU_CLKSEL_CON147_DCLK_VP0_SEL_MASK                (0x1U << CRU_CLKSEL_CON147_DCLK_VP0_SEL_SHIFT)               /* 0x00000800 */
#define CRU_CLKSEL_CON147_DCLK_VP1_SEL_SHIFT               (12U)
#define CRU_CLKSEL_CON147_DCLK_VP1_SEL_MASK                (0x1U << CRU_CLKSEL_CON147_DCLK_VP1_SEL_SHIFT)               /* 0x00001000 */
#define CRU_CLKSEL_CON147_DCLK_VP2_SEL_SHIFT               (13U)
#define CRU_CLKSEL_CON147_DCLK_VP2_SEL_MASK                (0x1U << CRU_CLKSEL_CON147_DCLK_VP2_SEL_SHIFT)               /* 0x00002000 */
/* CLKSEL_CON149 */
#define CRU_CLKSEL_CON149_OFFSET                           (0x554U)
#define CRU_CLKSEL_CON149_ACLK_VO0_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON149_ACLK_VO0_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON149_ACLK_VO0_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON149_ACLK_VO0_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON149_ACLK_VO0_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON149_ACLK_VO0_ROOT_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON149_HCLK_VO0_ROOT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON149_HCLK_VO0_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON149_HCLK_VO0_ROOT_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON149_PCLK_VO0_ROOT_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON149_PCLK_VO0_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON149_PCLK_VO0_ROOT_SEL_SHIFT)          /* 0x00001800 */
/* CLKSEL_CON151 */
#define CRU_CLKSEL_CON151_OFFSET                           (0x55CU)
#define CRU_CLKSEL_CON151_CLK_DSIHOST0_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON151_CLK_DSIHOST0_DIV_MASK            (0x7FU << CRU_CLKSEL_CON151_CLK_DSIHOST0_DIV_SHIFT)          /* 0x0000007F */
#define CRU_CLKSEL_CON151_CLK_DSIHOST0_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON151_CLK_DSIHOST0_SEL_MASK            (0x7U << CRU_CLKSEL_CON151_CLK_DSIHOST0_SEL_SHIFT)           /* 0x00000380 */
#define CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_DIV_SHIFT       (10U)
#define CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_DIV_MASK        (0x1FU << CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_DIV_SHIFT)      /* 0x00007C00 */
#define CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_SEL_SHIFT       (15U)
#define CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_SEL_MASK        (0x1U << CRU_CLKSEL_CON151_CLK_HDMITX0_EARC_SEL_SHIFT)       /* 0x00008000 */
/* CLKSEL_CON152 */
#define CRU_CLKSEL_CON152_OFFSET                           (0x560U)
#define CRU_CLKSEL_CON152_CLK_EDP0_200M_SEL_SHIFT          (1U)
#define CRU_CLKSEL_CON152_CLK_EDP0_200M_SEL_MASK           (0x3U << CRU_CLKSEL_CON152_CLK_EDP0_200M_SEL_SHIFT)          /* 0x00000006 */
/* CLKSEL_CON154 */
#define CRU_CLKSEL_CON154_OFFSET                           (0x568U)
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_DIV_SHIFT      (2U)
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_DIV_MASK       (0xFFU << CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_DIV_SHIFT)     /* 0x000003FC */
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_SEL_SHIFT      (10U)
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SRC_SEL_SHIFT)      /* 0x00001C00 */
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SEL_SHIFT          (13U)
#define CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SEL_MASK           (0x1U << CRU_CLKSEL_CON154_MCLK_SAI5_8CH_SEL_SHIFT)          /* 0x00002000 */
/* CLKSEL_CON155 */
#define CRU_CLKSEL_CON155_OFFSET                           (0x56CU)
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_DIV_MASK       (0xFFU << CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_DIV_SHIFT)     /* 0x000000FF */
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SRC_SEL_SHIFT)      /* 0x00000700 */
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SEL_MASK           (0x1U << CRU_CLKSEL_CON155_MCLK_SAI6_8CH_SEL_SHIFT)          /* 0x00000800 */
/* CLKSEL_CON156 */
#define CRU_CLKSEL_CON156_OFFSET                           (0x570U)
#define CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_DIV_MASK          (0x1FU << CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_SEL_MASK          (0x7U << CRU_CLKSEL_CON156_MCLK_SPDIF_TX2_SEL_SHIFT)         /* 0x000000E0 */
#define CRU_CLKSEL_CON156_MCLK_SPDIFRX2_DIV_SHIFT          (8U)
#define CRU_CLKSEL_CON156_MCLK_SPDIFRX2_DIV_MASK           (0x1FU << CRU_CLKSEL_CON156_MCLK_SPDIFRX2_DIV_SHIFT)         /* 0x00001F00 */
#define CRU_CLKSEL_CON156_MCLK_SPDIFRX2_SEL_SHIFT          (13U)
#define CRU_CLKSEL_CON156_MCLK_SPDIFRX2_SEL_MASK           (0x3U << CRU_CLKSEL_CON156_MCLK_SPDIFRX2_SEL_SHIFT)          /* 0x00006000 */
/* CLKSEL_CON157 */
#define CRU_CLKSEL_CON157_OFFSET                           (0x574U)
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_DIV_MASK       (0xFFU << CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_DIV_SHIFT)     /* 0x000000FF */
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SRC_SEL_SHIFT)      /* 0x00000700 */
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SEL_MASK           (0x1U << CRU_CLKSEL_CON157_MCLK_SAI8_8CH_SEL_SHIFT)          /* 0x00000800 */
/* CLKSEL_CON158 */
#define CRU_CLKSEL_CON158_OFFSET                           (0x578U)
#define CRU_CLKSEL_CON158_ACLK_VO1_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON158_ACLK_VO1_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON158_ACLK_VO1_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON158_ACLK_VO1_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON158_ACLK_VO1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON158_ACLK_VO1_ROOT_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON158_HCLK_VO1_ROOT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON158_HCLK_VO1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON158_HCLK_VO1_ROOT_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON158_PCLK_VO1_ROOT_SEL_SHIFT          (9U)
#define CRU_CLKSEL_CON158_PCLK_VO1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON158_PCLK_VO1_ROOT_SEL_SHIFT)          /* 0x00000600 */
/* CLKSEL_CON159 */
#define CRU_CLKSEL_CON159_OFFSET                           (0x57CU)
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_DIV_MASK       (0xFFU << CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_DIV_SHIFT)     /* 0x000000FF */
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SRC_SEL_SHIFT)      /* 0x00000700 */
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SEL_MASK           (0x1U << CRU_CLKSEL_CON159_MCLK_SAI7_8CH_SEL_SHIFT)          /* 0x00000800 */
/* CLKSEL_CON160 */
#define CRU_CLKSEL_CON160_OFFSET                           (0x580U)
#define CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_DIV_MASK          (0xFFU << CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_DIV_SHIFT)        /* 0x000000FF */
#define CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_SEL_MASK          (0x7U << CRU_CLKSEL_CON160_MCLK_SPDIF_TX3_SEL_SHIFT)         /* 0x00000700 */
/* CLKSEL_CON161 */
#define CRU_CLKSEL_CON161_OFFSET                           (0x584U)
#define CRU_CLKSEL_CON161_CLK_AUX16MHZ_0_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON161_CLK_AUX16MHZ_0_DIV_MASK          (0xFFU << CRU_CLKSEL_CON161_CLK_AUX16MHZ_0_DIV_SHIFT)        /* 0x000000FF */
/* CLKSEL_CON162 */
#define CRU_CLKSEL_CON162_OFFSET                           (0x588U)
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_DIV_MASK       (0xFFU << CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_DIV_SHIFT)     /* 0x000000FF */
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_SEL_MASK       (0x7U << CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SRC_SEL_SHIFT)      /* 0x00000700 */
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SEL_MASK           (0x1U << CRU_CLKSEL_CON162_MCLK_SAI9_8CH_SEL_SHIFT)          /* 0x00000800 */
/* CLKSEL_CON163 */
#define CRU_CLKSEL_CON163_OFFSET                           (0x58CU)
#define CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_DIV_MASK          (0xFFU << CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_DIV_SHIFT)        /* 0x000000FF */
#define CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_SEL_MASK          (0x7U << CRU_CLKSEL_CON163_MCLK_SPDIF_TX4_SEL_SHIFT)         /* 0x00000700 */
/* CLKSEL_CON164 */
#define CRU_CLKSEL_CON164_OFFSET                           (0x590U)
#define CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_DIV_MASK          (0xFFU << CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_DIV_SHIFT)        /* 0x000000FF */
#define CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_SEL_MASK          (0x7U << CRU_CLKSEL_CON164_MCLK_SPDIF_TX5_SEL_SHIFT)         /* 0x00000700 */
/* CLKSEL_CON165 */
#define CRU_CLKSEL_CON165_OFFSET                           (0x594U)
#define CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_DIV_MASK         (0x1FU << CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_SEL_MASK         (0x7U << CRU_CLKSEL_CON165_CLK_GPU_SRC_PRE_SEL_SHIFT)        /* 0x000000E0 */
#define CRU_CLKSEL_CON165_CLK_GPU_INNER_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON165_CLK_GPU_INNER_SEL_MASK           (0x1U << CRU_CLKSEL_CON165_CLK_GPU_INNER_SEL_SHIFT)          /* 0x00000100 */
#define CRU_CLKSEL_CON165_CLK_GPU_PVTPLL_SRC_SEL_SHIFT     (9U)
#define CRU_CLKSEL_CON165_CLK_GPU_PVTPLL_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON165_CLK_GPU_PVTPLL_SRC_SEL_SHIFT)     /* 0x00000200 */
/* CLKSEL_CON166 */
#define CRU_CLKSEL_CON166_OFFSET                           (0x598U)
#define CRU_CLKSEL_CON166_ACLK_S_GPU_BIU_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON166_ACLK_S_GPU_BIU_DIV_MASK          (0x1FU << CRU_CLKSEL_CON166_ACLK_S_GPU_BIU_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON166_ACLK_M0_GPU_BIU_DIV_SHIFT        (5U)
#define CRU_CLKSEL_CON166_ACLK_M0_GPU_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON166_ACLK_M0_GPU_BIU_DIV_SHIFT)       /* 0x000003E0 */
#define CRU_CLKSEL_CON166_PCLK_GPU_ROOT_SEL_SHIFT          (10U)
#define CRU_CLKSEL_CON166_PCLK_GPU_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON166_PCLK_GPU_ROOT_SEL_SHIFT)          /* 0x00000C00 */
/* CLKSEL_CON167 */
#define CRU_CLKSEL_CON167_OFFSET                           (0x59CU)
#define CRU_CLKSEL_CON167_ACLK_CENTER_ROOT_DIV_SHIFT       (9U)
#define CRU_CLKSEL_CON167_ACLK_CENTER_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON167_ACLK_CENTER_ROOT_DIV_SHIFT)      /* 0x00003E00 */
/* CLKSEL_CON168 */
#define CRU_CLKSEL_CON168_OFFSET                           (0x5A0U)
#define CRU_CLKSEL_CON168_ACLK_CENTER_ROOT_SEL_SHIFT       (5U)
#define CRU_CLKSEL_CON168_ACLK_CENTER_ROOT_SEL_MASK        (0x7U << CRU_CLKSEL_CON168_ACLK_CENTER_ROOT_SEL_SHIFT)       /* 0x000000E0 */
#define CRU_CLKSEL_CON168_ACLK_CENTER_LOW_ROOT_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON168_ACLK_CENTER_LOW_ROOT_SEL_MASK    (0x3U << CRU_CLKSEL_CON168_ACLK_CENTER_LOW_ROOT_SEL_SHIFT)   /* 0x00000300 */
#define CRU_CLKSEL_CON168_HCLK_CENTER_ROOT_SEL_SHIFT       (10U)
#define CRU_CLKSEL_CON168_HCLK_CENTER_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON168_HCLK_CENTER_ROOT_SEL_SHIFT)       /* 0x00000C00 */
#define CRU_CLKSEL_CON168_PCLK_CENTER_ROOT_SEL_SHIFT       (12U)
#define CRU_CLKSEL_CON168_PCLK_CENTER_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON168_PCLK_CENTER_ROOT_SEL_SHIFT)       /* 0x00003000 */
/* CLKSEL_CON178 */
#define CRU_CLKSEL_CON178_OFFSET                           (0x5C8U)
#define CRU_CLKSEL_CON178_HCLK_VEPU1_ROOT_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON178_HCLK_VEPU1_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON178_HCLK_VEPU1_ROOT_SEL_SHIFT)        /* 0x00000003 */
/* CLKSEL_CON180 */
#define CRU_CLKSEL_CON180_OFFSET                           (0x5D0U)
#define CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_DIV_MASK         (0x1FU << CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_SEL_MASK         (0x1U << CRU_CLKSEL_CON180_ACLK_VEPU1_ROOT_SEL_SHIFT)        /* 0x00000020 */
#define CRU_CLKSEL_CON180_CLK_VEPU1_CORE_DIV_SHIFT         (6U)
#define CRU_CLKSEL_CON180_CLK_VEPU1_CORE_DIV_MASK          (0x1FU << CRU_CLKSEL_CON180_CLK_VEPU1_CORE_DIV_SHIFT)        /* 0x000007C0 */
#define CRU_CLKSEL_CON180_CLK_VEPU1_CORE_SEL_SHIFT         (11U)
#define CRU_CLKSEL_CON180_CLK_VEPU1_CORE_SEL_MASK          (0x7U << CRU_CLKSEL_CON180_CLK_VEPU1_CORE_SEL_SHIFT)         /* 0x00003800 */
/* GATE_CON00 */
#define CRU_GATE_CON00_OFFSET                              (0x800U)
#define CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_SHIFT         (0U)
#define CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_MASK          (0x1U << CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_SHIFT        (1U)
#define CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_SHIFT)        /* 0x00000002 */
#define CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_SHIFT        (2U)
#define CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_SHIFT)        /* 0x00000004 */
#define CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_SHIFT        (3U)
#define CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_SHIFT)        /* 0x00000008 */
#define CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_SHIFT        (4U)
#define CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_SHIFT        (5U)
#define CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_SHIFT)        /* 0x00000020 */
#define CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_SHIFT        (6U)
#define CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_SHIFT)        /* 0x00000040 */
#define CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_SHIFT        (7U)
#define CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_SHIFT        (9U)
#define CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_SHIFT)        /* 0x00000200 */
#define CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_SHIFT        (10U)
#define CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_SHIFT)        /* 0x00000400 */
#define CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_SHIFT        (12U)
#define CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_SHIFT)        /* 0x00001000 */
/* GATE_CON01 */
#define CRU_GATE_CON01_OFFSET                              (0x804U)
#define CRU_GATE_CON01_PCLK_TOP_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON01_PCLK_TOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON01_PCLK_TOP_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON01_ACLK_TOP_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON01_ACLK_TOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON01_ACLK_TOP_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON01_CLK_LPLL_SRC_EN_SHIFT               (4U)
#define CRU_GATE_CON01_CLK_LPLL_SRC_EN_MASK                (0x1U << CRU_GATE_CON01_CLK_LPLL_SRC_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON01_PCLK_TOP_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON01_PCLK_TOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON01_PCLK_TOP_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_SHIFT          (6U)
#define CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_MASK           (0x1U << CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_SHIFT)          /* 0x00000040 */
#define CRU_GATE_CON01_ACLK_SECURE_HIGH_BIU_EN_SHIFT       (7U)
#define CRU_GATE_CON01_ACLK_SECURE_HIGH_BIU_EN_MASK        (0x1U << CRU_GATE_CON01_ACLK_SECURE_HIGH_BIU_EN_SHIFT)       /* 0x00000080 */
#define CRU_GATE_CON01_CLK_BPLL_SRC_EN_SHIFT               (8U)
#define CRU_GATE_CON01_CLK_BPLL_SRC_EN_MASK                (0x1U << CRU_GATE_CON01_CLK_BPLL_SRC_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_0_EN_SHIFT    (10U)
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_0_EN_MASK     (0x1U << CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_0_EN_SHIFT)    /* 0x00000400 */
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_1_EN_SHIFT    (11U)
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_1_EN_MASK     (0x1U << CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_1_EN_SHIFT)    /* 0x00000800 */
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_2_EN_SHIFT    (12U)
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_2_EN_MASK     (0x1U << CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_2_EN_SHIFT)    /* 0x00001000 */
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_3_EN_SHIFT    (13U)
#define CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_3_EN_MASK     (0x1U << CRU_GATE_CON01_CLK_MATRIX_AUDIO_FRAC_3_EN_SHIFT)    /* 0x00002000 */
#define CRU_GATE_CON01_HCLK_TOP_BIU_EN_SHIFT               (14U)
#define CRU_GATE_CON01_HCLK_TOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON01_HCLK_TOP_BIU_EN_SHIFT)               /* 0x00004000 */
/* GATE_CON02 */
#define CRU_GATE_CON02_OFFSET                              (0x808U)
#define CRU_GATE_CON02_HCLK_VO0VOP_CHANNEL_BIU_EN_SHIFT    (0U)
#define CRU_GATE_CON02_HCLK_VO0VOP_CHANNEL_BIU_EN_MASK     (0x1U << CRU_GATE_CON02_HCLK_VO0VOP_CHANNEL_BIU_EN_SHIFT)    /* 0x00000001 */
#define CRU_GATE_CON02_ACLK_VO0VOP_CHANNEL_BIU_EN_SHIFT    (1U)
#define CRU_GATE_CON02_ACLK_VO0VOP_CHANNEL_BIU_EN_MASK     (0x1U << CRU_GATE_CON02_ACLK_VO0VOP_CHANNEL_BIU_EN_SHIFT)    /* 0x00000002 */
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_0_EN_SHIFT     (5U)
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_0_EN_MASK      (0x1U << CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_0_EN_SHIFT)     /* 0x00000020 */
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_1_EN_SHIFT     (6U)
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_1_EN_MASK      (0x1U << CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_1_EN_SHIFT)     /* 0x00000040 */
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_2_EN_SHIFT     (7U)
#define CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_2_EN_MASK      (0x1U << CRU_GATE_CON02_CLK_MATRIX_UART_FRAC_2_EN_SHIFT)     /* 0x00000080 */
#define CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_SHIFT            (8U)
#define CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_MASK             (0x1U << CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON02_CLK_TESTOUT_EN_SHIFT                (9U)
#define CRU_GATE_CON02_CLK_TESTOUT_EN_MASK                 (0x1U << CRU_GATE_CON02_CLK_TESTOUT_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_SHIFT           (11U)
#define CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_MASK            (0x1U << CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_SHIFT)           /* 0x00000800 */
#define CRU_GATE_CON02_CLK_UART1_SRC_TOP_EN_SHIFT          (13U)
#define CRU_GATE_CON02_CLK_UART1_SRC_TOP_EN_MASK           (0x1U << CRU_GATE_CON02_CLK_UART1_SRC_TOP_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_0_EN_SHIFT     (14U)
#define CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_0_EN_MASK      (0x1U << CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_0_EN_SHIFT)     /* 0x00004000 */
#define CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_1_EN_SHIFT     (15U)
#define CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_1_EN_MASK      (0x1U << CRU_GATE_CON02_CLK_MATRIX_AUDIO_INT_1_EN_SHIFT)     /* 0x00008000 */
/* GATE_CON03 */
#define CRU_GATE_CON03_OFFSET                              (0x80CU)
#define CRU_GATE_CON03_CLK_MATRIX_AUDIO_INT_2_EN_SHIFT     (0U)
#define CRU_GATE_CON03_CLK_MATRIX_AUDIO_INT_2_EN_MASK      (0x1U << CRU_GATE_CON03_CLK_MATRIX_AUDIO_INT_2_EN_SHIFT)     /* 0x00000001 */
#define CRU_GATE_CON03_CLK_PDM0_SRC_TOP_EN_SHIFT           (2U)
#define CRU_GATE_CON03_CLK_PDM0_SRC_TOP_EN_MASK            (0x1U << CRU_GATE_CON03_CLK_PDM0_SRC_TOP_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON03_CLK_PDM1_OUT_EN_SHIFT               (5U)
#define CRU_GATE_CON03_CLK_PDM1_OUT_EN_MASK                (0x1U << CRU_GATE_CON03_CLK_PDM1_OUT_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON03_CLK_MATRIX_GMAC0_125M_SRC_EN_SHIFT  (6U)
#define CRU_GATE_CON03_CLK_MATRIX_GMAC0_125M_SRC_EN_MASK   (0x1U << CRU_GATE_CON03_CLK_MATRIX_GMAC0_125M_SRC_EN_SHIFT)  /* 0x00000040 */
#define CRU_GATE_CON03_CLK_MATRIX_GMAC1_125M_SRC_EN_SHIFT  (7U)
#define CRU_GATE_CON03_CLK_MATRIX_GMAC1_125M_SRC_EN_MASK   (0x1U << CRU_GATE_CON03_CLK_MATRIX_GMAC1_125M_SRC_EN_SHIFT)  /* 0x00000080 */
#define CRU_GATE_CON03_LCLK_ASRC_SRC_0_EN_SHIFT            (10U)
#define CRU_GATE_CON03_LCLK_ASRC_SRC_0_EN_MASK             (0x1U << CRU_GATE_CON03_LCLK_ASRC_SRC_0_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON03_LCLK_ASRC_SRC_1_EN_SHIFT            (11U)
#define CRU_GATE_CON03_LCLK_ASRC_SRC_1_EN_MASK             (0x1U << CRU_GATE_CON03_LCLK_ASRC_SRC_1_EN_SHIFT)            /* 0x00000800 */
/* GATE_CON04 */
#define CRU_GATE_CON04_OFFSET                              (0x810U)
#define CRU_GATE_CON04_REF_CLK0_OUT_PLL_EN_SHIFT           (1U)
#define CRU_GATE_CON04_REF_CLK0_OUT_PLL_EN_MASK            (0x1U << CRU_GATE_CON04_REF_CLK0_OUT_PLL_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON04_REF_CLK1_OUT_PLL_EN_SHIFT           (2U)
#define CRU_GATE_CON04_REF_CLK1_OUT_PLL_EN_MASK            (0x1U << CRU_GATE_CON04_REF_CLK1_OUT_PLL_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON04_REF_CLK2_OUT_PLL_EN_SHIFT           (3U)
#define CRU_GATE_CON04_REF_CLK2_OUT_PLL_EN_MASK            (0x1U << CRU_GATE_CON04_REF_CLK2_OUT_PLL_EN_SHIFT)           /* 0x00000008 */
/* GATE_CON05 */
#define CRU_GATE_CON05_OFFSET                              (0x814U)
#define CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_SHIFT        (10U)
#define CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_MASK         (0x1U << CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_SHIFT)        /* 0x00000400 */
#define CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_SHIFT        (11U)
#define CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_MASK         (0x1U << CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_SHIFT             (12U)
#define CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_MASK              (0x1U << CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON05_CLK_GMAC0_RMII_CRU_EN_SHIFT         (13U)
#define CRU_GATE_CON05_CLK_GMAC0_RMII_CRU_EN_MASK          (0x1U << CRU_GATE_CON05_CLK_GMAC0_RMII_CRU_EN_SHIFT)         /* 0x00002000 */
#define CRU_GATE_CON05_CLK_GMAC1_RMII_CRU_EN_SHIFT         (14U)
#define CRU_GATE_CON05_CLK_GMAC1_RMII_CRU_EN_MASK          (0x1U << CRU_GATE_CON05_CLK_GMAC1_RMII_CRU_EN_SHIFT)         /* 0x00004000 */
#define CRU_GATE_CON05_CLK_OTPC_AUTO_RD_EN_SHIFT           (15U)
#define CRU_GATE_CON05_CLK_OTPC_AUTO_RD_EN_MASK            (0x1U << CRU_GATE_CON05_CLK_OTPC_AUTO_RD_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON06 */
#define CRU_GATE_CON06_OFFSET                              (0x818U)
#define CRU_GATE_CON06_CLK_OTP_PHY_EN_SHIFT                (0U)
#define CRU_GATE_CON06_CLK_OTP_PHY_EN_MASK                 (0x1U << CRU_GATE_CON06_CLK_OTP_PHY_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON06_CLK_BISRINTF_PLLSRC_EN_SHIFT        (1U)
#define CRU_GATE_CON06_CLK_BISRINTF_PLLSRC_EN_MASK         (0x1U << CRU_GATE_CON06_CLK_BISRINTF_PLLSRC_EN_SHIFT)        /* 0x00000002 */
#define CRU_GATE_CON06_CLK_BISRINTF_EN_SHIFT               (2U)
#define CRU_GATE_CON06_CLK_BISRINTF_EN_MASK                (0x1U << CRU_GATE_CON06_CLK_BISRINTF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M0_EN_SHIFT      (3U)
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M0_EN_MASK       (0x1U << CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M0_EN_SHIFT)      /* 0x00000008 */
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M1_EN_SHIFT      (4U)
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M1_EN_MASK       (0x1U << CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M1_EN_SHIFT)      /* 0x00000010 */
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M2_EN_SHIFT      (5U)
#define CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M2_EN_MASK       (0x1U << CRU_GATE_CON06_CLK_MIPI_CAMERAOUT_M2_EN_SHIFT)      /* 0x00000020 */
#define CRU_GATE_CON06_MCLK_PDM0_SRC_TOP_EN_SHIFT          (8U)
#define CRU_GATE_CON06_MCLK_PDM0_SRC_TOP_EN_MASK           (0x1U << CRU_GATE_CON06_MCLK_PDM0_SRC_TOP_EN_SHIFT)          /* 0x00000100 */
/* GATE_CON07 */
#define CRU_GATE_CON07_OFFSET                              (0x81CU)
#define CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_SHIFT            (1U)
#define CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_SHIFT             (2U)
#define CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_MASK              (0x1U << CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON07_HCLK_ASRC_2CH_0_EN_SHIFT            (3U)
#define CRU_GATE_CON07_HCLK_ASRC_2CH_0_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_ASRC_2CH_0_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON07_HCLK_ASRC_2CH_1_EN_SHIFT            (4U)
#define CRU_GATE_CON07_HCLK_ASRC_2CH_1_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_ASRC_2CH_1_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON07_HCLK_ASRC_4CH_0_EN_SHIFT            (5U)
#define CRU_GATE_CON07_HCLK_ASRC_4CH_0_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_ASRC_4CH_0_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON07_HCLK_ASRC_4CH_1_EN_SHIFT            (6U)
#define CRU_GATE_CON07_HCLK_ASRC_4CH_1_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_ASRC_4CH_1_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON07_CLK_ASRC_2CH_0_EN_SHIFT             (7U)
#define CRU_GATE_CON07_CLK_ASRC_2CH_0_EN_MASK              (0x1U << CRU_GATE_CON07_CLK_ASRC_2CH_0_EN_SHIFT)             /* 0x00000080 */
#define CRU_GATE_CON07_CLK_ASRC_2CH_1_EN_SHIFT             (8U)
#define CRU_GATE_CON07_CLK_ASRC_2CH_1_EN_MASK              (0x1U << CRU_GATE_CON07_CLK_ASRC_2CH_1_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON07_CLK_ASRC_4CH_0_EN_SHIFT             (9U)
#define CRU_GATE_CON07_CLK_ASRC_4CH_0_EN_MASK              (0x1U << CRU_GATE_CON07_CLK_ASRC_4CH_0_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON07_CLK_ASRC_4CH_1_EN_SHIFT             (10U)
#define CRU_GATE_CON07_CLK_ASRC_4CH_1_EN_MASK              (0x1U << CRU_GATE_CON07_CLK_ASRC_4CH_1_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON07_MCLK_SAI0_8CH_SRC_EN_SHIFT          (11U)
#define CRU_GATE_CON07_MCLK_SAI0_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON07_MCLK_SAI0_8CH_SRC_EN_SHIFT)          /* 0x00000800 */
#define CRU_GATE_CON07_MCLK_SAI0_8CH_EN_SHIFT              (12U)
#define CRU_GATE_CON07_MCLK_SAI0_8CH_EN_MASK               (0x1U << CRU_GATE_CON07_MCLK_SAI0_8CH_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON07_HCLK_SAI0_8CH_EN_SHIFT              (13U)
#define CRU_GATE_CON07_HCLK_SAI0_8CH_EN_MASK               (0x1U << CRU_GATE_CON07_HCLK_SAI0_8CH_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON07_HCLK_SPDIFRX0_EN_SHIFT              (14U)
#define CRU_GATE_CON07_HCLK_SPDIFRX0_EN_MASK               (0x1U << CRU_GATE_CON07_HCLK_SPDIFRX0_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON07_MCLK_SPDIFRX0_EN_SHIFT              (15U)
#define CRU_GATE_CON07_MCLK_SPDIFRX0_EN_MASK               (0x1U << CRU_GATE_CON07_MCLK_SPDIFRX0_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON08 */
#define CRU_GATE_CON08_OFFSET                              (0x820U)
#define CRU_GATE_CON08_HCLK_SPDIFRX1_EN_SHIFT              (0U)
#define CRU_GATE_CON08_HCLK_SPDIFRX1_EN_MASK               (0x1U << CRU_GATE_CON08_HCLK_SPDIFRX1_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON08_MCLK_SPDIFRX1_EN_SHIFT              (1U)
#define CRU_GATE_CON08_MCLK_SPDIFRX1_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_SPDIFRX1_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON08_MCLK_SAI1_8CH_SRC_EN_SHIFT          (4U)
#define CRU_GATE_CON08_MCLK_SAI1_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON08_MCLK_SAI1_8CH_SRC_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON08_MCLK_SAI1_8CH_EN_SHIFT              (5U)
#define CRU_GATE_CON08_MCLK_SAI1_8CH_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_SAI1_8CH_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON08_HCLK_SAI1_8CH_EN_SHIFT              (6U)
#define CRU_GATE_CON08_HCLK_SAI1_8CH_EN_MASK               (0x1U << CRU_GATE_CON08_HCLK_SAI1_8CH_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON08_MCLK_SAI2_2CH_SRC_EN_SHIFT          (7U)
#define CRU_GATE_CON08_MCLK_SAI2_2CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON08_MCLK_SAI2_2CH_SRC_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON08_MCLK_SAI2_2CH_EN_SHIFT              (8U)
#define CRU_GATE_CON08_MCLK_SAI2_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_SAI2_2CH_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON08_HCLK_SAI2_2CH_EN_SHIFT              (10U)
#define CRU_GATE_CON08_HCLK_SAI2_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_HCLK_SAI2_2CH_EN_SHIFT)              /* 0x00000400 */
#define CRU_GATE_CON08_MCLK_SAI3_2CH_SRC_EN_SHIFT          (11U)
#define CRU_GATE_CON08_MCLK_SAI3_2CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON08_MCLK_SAI3_2CH_SRC_EN_SHIFT)          /* 0x00000800 */
#define CRU_GATE_CON08_MCLK_SAI3_2CH_EN_SHIFT              (12U)
#define CRU_GATE_CON08_MCLK_SAI3_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_SAI3_2CH_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON08_HCLK_SAI3_2CH_EN_SHIFT              (14U)
#define CRU_GATE_CON08_HCLK_SAI3_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_HCLK_SAI3_2CH_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON08_MCLK_SAI4_2CH_SRC_EN_SHIFT          (15U)
#define CRU_GATE_CON08_MCLK_SAI4_2CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON08_MCLK_SAI4_2CH_SRC_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON09 */
#define CRU_GATE_CON09_OFFSET                              (0x824U)
#define CRU_GATE_CON09_MCLK_SAI4_2CH_EN_SHIFT              (0U)
#define CRU_GATE_CON09_MCLK_SAI4_2CH_EN_MASK               (0x1U << CRU_GATE_CON09_MCLK_SAI4_2CH_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON09_HCLK_SAI4_2CH_EN_SHIFT              (2U)
#define CRU_GATE_CON09_HCLK_SAI4_2CH_EN_MASK               (0x1U << CRU_GATE_CON09_HCLK_SAI4_2CH_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON09_HCLK_ACDCDIG_DSM_EN_SHIFT           (3U)
#define CRU_GATE_CON09_HCLK_ACDCDIG_DSM_EN_MASK            (0x1U << CRU_GATE_CON09_HCLK_ACDCDIG_DSM_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON09_MCLK_ACDCDIG_DSM_EN_SHIFT           (4U)
#define CRU_GATE_CON09_MCLK_ACDCDIG_DSM_EN_MASK            (0x1U << CRU_GATE_CON09_MCLK_ACDCDIG_DSM_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON09_CLK_PDM1_EN_SHIFT                   (5U)
#define CRU_GATE_CON09_CLK_PDM1_EN_MASK                    (0x1U << CRU_GATE_CON09_CLK_PDM1_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON09_HCLK_PDM1_EN_SHIFT                  (7U)
#define CRU_GATE_CON09_HCLK_PDM1_EN_MASK                   (0x1U << CRU_GATE_CON09_HCLK_PDM1_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON09_MCLK_PDM1_EN_SHIFT                  (8U)
#define CRU_GATE_CON09_MCLK_PDM1_EN_MASK                   (0x1U << CRU_GATE_CON09_MCLK_PDM1_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON09_HCLK_SPDIF_TX0_EN_SHIFT             (9U)
#define CRU_GATE_CON09_HCLK_SPDIF_TX0_EN_MASK              (0x1U << CRU_GATE_CON09_HCLK_SPDIF_TX0_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON09_MCLK_SPDIF_TX0_EN_SHIFT             (10U)
#define CRU_GATE_CON09_MCLK_SPDIF_TX0_EN_MASK              (0x1U << CRU_GATE_CON09_MCLK_SPDIF_TX0_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON09_HCLK_SPDIF_TX1_EN_SHIFT             (11U)
#define CRU_GATE_CON09_HCLK_SPDIF_TX1_EN_MASK              (0x1U << CRU_GATE_CON09_HCLK_SPDIF_TX1_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON09_MCLK_SPDIF_TX1_EN_SHIFT             (12U)
#define CRU_GATE_CON09_MCLK_SPDIF_TX1_EN_MASK              (0x1U << CRU_GATE_CON09_MCLK_SPDIF_TX1_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON09_CLK_SAI1_MCLKOUT_EN_SHIFT           (13U)
#define CRU_GATE_CON09_CLK_SAI1_MCLKOUT_EN_MASK            (0x1U << CRU_GATE_CON09_CLK_SAI1_MCLKOUT_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON09_CLK_SAI2_MCLKOUT_EN_SHIFT           (14U)
#define CRU_GATE_CON09_CLK_SAI2_MCLKOUT_EN_MASK            (0x1U << CRU_GATE_CON09_CLK_SAI2_MCLKOUT_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON09_CLK_SAI3_MCLKOUT_EN_SHIFT           (15U)
#define CRU_GATE_CON09_CLK_SAI3_MCLKOUT_EN_MASK            (0x1U << CRU_GATE_CON09_CLK_SAI3_MCLKOUT_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON10 */
#define CRU_GATE_CON10_OFFSET                              (0x828U)
#define CRU_GATE_CON10_CLK_SAI4_MCLKOUT_EN_SHIFT           (0U)
#define CRU_GATE_CON10_CLK_SAI4_MCLKOUT_EN_MASK            (0x1U << CRU_GATE_CON10_CLK_SAI4_MCLKOUT_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON10_CLK_SAI0_MCLKOUT_EN_SHIFT           (1U)
#define CRU_GATE_CON10_CLK_SAI0_MCLKOUT_EN_MASK            (0x1U << CRU_GATE_CON10_CLK_SAI0_MCLKOUT_EN_SHIFT)           /* 0x00000002 */
/* GATE_CON11 */
#define CRU_GATE_CON11_OFFSET                              (0x82CU)
#define CRU_GATE_CON11_HCLK_BUS_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON11_HCLK_BUS_ROOT_EN_MASK               (0x1U << CRU_GATE_CON11_HCLK_BUS_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON11_PCLK_BUS_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON11_PCLK_BUS_ROOT_EN_MASK               (0x1U << CRU_GATE_CON11_PCLK_BUS_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON11_ACLK_BUS_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON11_ACLK_BUS_ROOT_EN_MASK               (0x1U << CRU_GATE_CON11_ACLK_BUS_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON11_ACLK_BUS_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON11_ACLK_BUS_BIU_EN_MASK                (0x1U << CRU_GATE_CON11_ACLK_BUS_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON11_PCLK_BUS_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON11_PCLK_BUS_BIU_EN_MASK                (0x1U << CRU_GATE_CON11_PCLK_BUS_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON11_PCLK_CRU_EN_SHIFT                   (5U)
#define CRU_GATE_CON11_PCLK_CRU_EN_MASK                    (0x1U << CRU_GATE_CON11_PCLK_CRU_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON11_HCLK_CAN0_EN_SHIFT                  (6U)
#define CRU_GATE_CON11_HCLK_CAN0_EN_MASK                   (0x1U << CRU_GATE_CON11_HCLK_CAN0_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON11_CLK_CAN0_EN_SHIFT                   (7U)
#define CRU_GATE_CON11_CLK_CAN0_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_CAN0_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON11_HCLK_CAN1_EN_SHIFT                  (8U)
#define CRU_GATE_CON11_HCLK_CAN1_EN_MASK                   (0x1U << CRU_GATE_CON11_HCLK_CAN1_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON11_CLK_CAN1_EN_SHIFT                   (9U)
#define CRU_GATE_CON11_CLK_CAN1_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_CAN1_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON11_PCLK_INTMUX2BUS_EN_SHIFT            (12U)
#define CRU_GATE_CON11_PCLK_INTMUX2BUS_EN_MASK             (0x1U << CRU_GATE_CON11_PCLK_INTMUX2BUS_EN_SHIFT)            /* 0x00001000 */
#define CRU_GATE_CON11_PCLK_VCCIO_IOC_EN_SHIFT             (13U)
#define CRU_GATE_CON11_PCLK_VCCIO_IOC_EN_MASK              (0x1U << CRU_GATE_CON11_PCLK_VCCIO_IOC_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON11_HCLK_BUS_BIU_EN_SHIFT               (14U)
#define CRU_GATE_CON11_HCLK_BUS_BIU_EN_MASK                (0x1U << CRU_GATE_CON11_HCLK_BUS_BIU_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON11_CLK_KEY_SHIFT_EN_SHIFT              (15U)
#define CRU_GATE_CON11_CLK_KEY_SHIFT_EN_MASK               (0x1U << CRU_GATE_CON11_CLK_KEY_SHIFT_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON12 */
#define CRU_GATE_CON12_OFFSET                              (0x830U)
#define CRU_GATE_CON12_PCLK_I2C1_EN_SHIFT                  (0U)
#define CRU_GATE_CON12_PCLK_I2C1_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C1_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON12_PCLK_I2C2_EN_SHIFT                  (1U)
#define CRU_GATE_CON12_PCLK_I2C2_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C2_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON12_PCLK_I2C3_EN_SHIFT                  (2U)
#define CRU_GATE_CON12_PCLK_I2C3_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C3_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON12_PCLK_I2C4_EN_SHIFT                  (3U)
#define CRU_GATE_CON12_PCLK_I2C4_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C4_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON12_PCLK_I2C5_EN_SHIFT                  (4U)
#define CRU_GATE_CON12_PCLK_I2C5_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C5_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON12_PCLK_I2C6_EN_SHIFT                  (5U)
#define CRU_GATE_CON12_PCLK_I2C6_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C6_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON12_PCLK_I2C7_EN_SHIFT                  (6U)
#define CRU_GATE_CON12_PCLK_I2C7_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C7_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON12_PCLK_I2C8_EN_SHIFT                  (7U)
#define CRU_GATE_CON12_PCLK_I2C8_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C8_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON12_PCLK_I2C9_EN_SHIFT                  (8U)
#define CRU_GATE_CON12_PCLK_I2C9_EN_MASK                   (0x1U << CRU_GATE_CON12_PCLK_I2C9_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON12_PCLK_WDT_BUSMCU_EN_SHIFT            (9U)
#define CRU_GATE_CON12_PCLK_WDT_BUSMCU_EN_MASK             (0x1U << CRU_GATE_CON12_PCLK_WDT_BUSMCU_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON12_TCLK_WDT_BUSMCU_EN_SHIFT            (10U)
#define CRU_GATE_CON12_TCLK_WDT_BUSMCU_EN_MASK             (0x1U << CRU_GATE_CON12_TCLK_WDT_BUSMCU_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON12_ACLK_GIC_EN_SHIFT                   (11U)
#define CRU_GATE_CON12_ACLK_GIC_EN_MASK                    (0x1U << CRU_GATE_CON12_ACLK_GIC_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON12_CLK_I2C1_EN_SHIFT                   (12U)
#define CRU_GATE_CON12_CLK_I2C1_EN_MASK                    (0x1U << CRU_GATE_CON12_CLK_I2C1_EN_SHIFT)                   /* 0x00001000 */
#define CRU_GATE_CON12_CLK_I2C2_EN_SHIFT                   (13U)
#define CRU_GATE_CON12_CLK_I2C2_EN_MASK                    (0x1U << CRU_GATE_CON12_CLK_I2C2_EN_SHIFT)                   /* 0x00002000 */
#define CRU_GATE_CON12_CLK_I2C3_EN_SHIFT                   (14U)
#define CRU_GATE_CON12_CLK_I2C3_EN_MASK                    (0x1U << CRU_GATE_CON12_CLK_I2C3_EN_SHIFT)                   /* 0x00004000 */
#define CRU_GATE_CON12_CLK_I2C4_EN_SHIFT                   (15U)
#define CRU_GATE_CON12_CLK_I2C4_EN_MASK                    (0x1U << CRU_GATE_CON12_CLK_I2C4_EN_SHIFT)                   /* 0x00008000 */
/* GATE_CON13 */
#define CRU_GATE_CON13_OFFSET                              (0x834U)
#define CRU_GATE_CON13_CLK_I2C5_EN_SHIFT                   (0U)
#define CRU_GATE_CON13_CLK_I2C5_EN_MASK                    (0x1U << CRU_GATE_CON13_CLK_I2C5_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GATE_CON13_CLK_I2C6_EN_SHIFT                   (1U)
#define CRU_GATE_CON13_CLK_I2C6_EN_MASK                    (0x1U << CRU_GATE_CON13_CLK_I2C6_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON13_CLK_I2C7_EN_SHIFT                   (2U)
#define CRU_GATE_CON13_CLK_I2C7_EN_MASK                    (0x1U << CRU_GATE_CON13_CLK_I2C7_EN_SHIFT)                   /* 0x00000004 */
#define CRU_GATE_CON13_CLK_I2C8_EN_SHIFT                   (3U)
#define CRU_GATE_CON13_CLK_I2C8_EN_MASK                    (0x1U << CRU_GATE_CON13_CLK_I2C8_EN_SHIFT)                   /* 0x00000008 */
#define CRU_GATE_CON13_CLK_I2C9_EN_SHIFT                   (4U)
#define CRU_GATE_CON13_CLK_I2C9_EN_MASK                    (0x1U << CRU_GATE_CON13_CLK_I2C9_EN_SHIFT)                   /* 0x00000010 */
#define CRU_GATE_CON13_PCLK_SARADC_EN_SHIFT                (6U)
#define CRU_GATE_CON13_PCLK_SARADC_EN_MASK                 (0x1U << CRU_GATE_CON13_PCLK_SARADC_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON13_CLK_SARADC_EN_SHIFT                 (7U)
#define CRU_GATE_CON13_CLK_SARADC_EN_MASK                  (0x1U << CRU_GATE_CON13_CLK_SARADC_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON13_PCLK_TSADC_EN_SHIFT                 (8U)
#define CRU_GATE_CON13_PCLK_TSADC_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_TSADC_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON13_CLK_TSADC_EN_SHIFT                  (9U)
#define CRU_GATE_CON13_CLK_TSADC_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_TSADC_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON13_PCLK_UART0_EN_SHIFT                 (10U)
#define CRU_GATE_CON13_PCLK_UART0_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART0_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON13_PCLK_UART2_EN_SHIFT                 (11U)
#define CRU_GATE_CON13_PCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART2_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON13_PCLK_UART3_EN_SHIFT                 (12U)
#define CRU_GATE_CON13_PCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART3_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON13_PCLK_UART4_EN_SHIFT                 (13U)
#define CRU_GATE_CON13_PCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART4_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON13_PCLK_UART5_EN_SHIFT                 (14U)
#define CRU_GATE_CON13_PCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART5_EN_SHIFT)                 /* 0x00004000 */
#define CRU_GATE_CON13_PCLK_UART6_EN_SHIFT                 (15U)
#define CRU_GATE_CON13_PCLK_UART6_EN_MASK                  (0x1U << CRU_GATE_CON13_PCLK_UART6_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON14 */
#define CRU_GATE_CON14_OFFSET                              (0x838U)
#define CRU_GATE_CON14_PCLK_UART7_EN_SHIFT                 (0U)
#define CRU_GATE_CON14_PCLK_UART7_EN_MASK                  (0x1U << CRU_GATE_CON14_PCLK_UART7_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON14_PCLK_UART8_EN_SHIFT                 (1U)
#define CRU_GATE_CON14_PCLK_UART8_EN_MASK                  (0x1U << CRU_GATE_CON14_PCLK_UART8_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON14_PCLK_UART9_EN_SHIFT                 (2U)
#define CRU_GATE_CON14_PCLK_UART9_EN_MASK                  (0x1U << CRU_GATE_CON14_PCLK_UART9_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON14_PCLK_UART10_EN_SHIFT                (3U)
#define CRU_GATE_CON14_PCLK_UART10_EN_MASK                 (0x1U << CRU_GATE_CON14_PCLK_UART10_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON14_PCLK_UART11_EN_SHIFT                (4U)
#define CRU_GATE_CON14_PCLK_UART11_EN_MASK                 (0x1U << CRU_GATE_CON14_PCLK_UART11_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON14_SCLK_UART0_EN_SHIFT                 (5U)
#define CRU_GATE_CON14_SCLK_UART0_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART0_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON14_SCLK_UART2_EN_SHIFT                 (6U)
#define CRU_GATE_CON14_SCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART2_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON14_SCLK_UART3_EN_SHIFT                 (9U)
#define CRU_GATE_CON14_SCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART3_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON14_SCLK_UART4_EN_SHIFT                 (12U)
#define CRU_GATE_CON14_SCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART4_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON14_SCLK_UART5_EN_SHIFT                 (15U)
#define CRU_GATE_CON14_SCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART5_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON15 */
#define CRU_GATE_CON15_OFFSET                              (0x83CU)
#define CRU_GATE_CON15_SCLK_UART6_EN_SHIFT                 (2U)
#define CRU_GATE_CON15_SCLK_UART6_EN_MASK                  (0x1U << CRU_GATE_CON15_SCLK_UART6_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON15_SCLK_UART7_EN_SHIFT                 (5U)
#define CRU_GATE_CON15_SCLK_UART7_EN_MASK                  (0x1U << CRU_GATE_CON15_SCLK_UART7_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON15_SCLK_UART8_EN_SHIFT                 (8U)
#define CRU_GATE_CON15_SCLK_UART8_EN_MASK                  (0x1U << CRU_GATE_CON15_SCLK_UART8_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON15_SCLK_UART9_EN_SHIFT                 (9U)
#define CRU_GATE_CON15_SCLK_UART9_EN_MASK                  (0x1U << CRU_GATE_CON15_SCLK_UART9_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON15_SCLK_UART10_EN_SHIFT                (10U)
#define CRU_GATE_CON15_SCLK_UART10_EN_MASK                 (0x1U << CRU_GATE_CON15_SCLK_UART10_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON15_SCLK_UART11_EN_SHIFT                (11U)
#define CRU_GATE_CON15_SCLK_UART11_EN_MASK                 (0x1U << CRU_GATE_CON15_SCLK_UART11_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON15_PCLK_SPI0_EN_SHIFT                  (13U)
#define CRU_GATE_CON15_PCLK_SPI0_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_SPI0_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON15_PCLK_SPI1_EN_SHIFT                  (14U)
#define CRU_GATE_CON15_PCLK_SPI1_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_SPI1_EN_SHIFT)                  /* 0x00004000 */
#define CRU_GATE_CON15_PCLK_SPI2_EN_SHIFT                  (15U)
#define CRU_GATE_CON15_PCLK_SPI2_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_SPI2_EN_SHIFT)                  /* 0x00008000 */
/* GATE_CON16 */
#define CRU_GATE_CON16_OFFSET                              (0x840U)
#define CRU_GATE_CON16_PCLK_SPI3_EN_SHIFT                  (0U)
#define CRU_GATE_CON16_PCLK_SPI3_EN_MASK                   (0x1U << CRU_GATE_CON16_PCLK_SPI3_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON16_PCLK_SPI4_EN_SHIFT                  (1U)
#define CRU_GATE_CON16_PCLK_SPI4_EN_MASK                   (0x1U << CRU_GATE_CON16_PCLK_SPI4_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON16_CLK_SPI0_EN_SHIFT                   (2U)
#define CRU_GATE_CON16_CLK_SPI0_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_SPI0_EN_SHIFT)                   /* 0x00000004 */
#define CRU_GATE_CON16_CLK_SPI1_EN_SHIFT                   (3U)
#define CRU_GATE_CON16_CLK_SPI1_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_SPI1_EN_SHIFT)                   /* 0x00000008 */
#define CRU_GATE_CON16_CLK_SPI2_EN_SHIFT                   (4U)
#define CRU_GATE_CON16_CLK_SPI2_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_SPI2_EN_SHIFT)                   /* 0x00000010 */
#define CRU_GATE_CON16_CLK_SPI3_EN_SHIFT                   (5U)
#define CRU_GATE_CON16_CLK_SPI3_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_SPI3_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON16_CLK_SPI4_EN_SHIFT                   (6U)
#define CRU_GATE_CON16_CLK_SPI4_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_SPI4_EN_SHIFT)                   /* 0x00000040 */
#define CRU_GATE_CON16_PCLK_WDT0_EN_SHIFT                  (7U)
#define CRU_GATE_CON16_PCLK_WDT0_EN_MASK                   (0x1U << CRU_GATE_CON16_PCLK_WDT0_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON16_TCLK_WDT0_EN_SHIFT                  (8U)
#define CRU_GATE_CON16_TCLK_WDT0_EN_MASK                   (0x1U << CRU_GATE_CON16_TCLK_WDT0_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON16_PCLK_SYS_GRF_EN_SHIFT               (9U)
#define CRU_GATE_CON16_PCLK_SYS_GRF_EN_MASK                (0x1U << CRU_GATE_CON16_PCLK_SYS_GRF_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON16_PCLK_PWM1_EN_SHIFT                  (10U)
#define CRU_GATE_CON16_PCLK_PWM1_EN_MASK                   (0x1U << CRU_GATE_CON16_PCLK_PWM1_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON16_CLK_PWM1_EN_SHIFT                   (11U)
#define CRU_GATE_CON16_CLK_PWM1_EN_MASK                    (0x1U << CRU_GATE_CON16_CLK_PWM1_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON16_CLK_OSC_PWM1_EN_SHIFT               (13U)
#define CRU_GATE_CON16_CLK_OSC_PWM1_EN_MASK                (0x1U << CRU_GATE_CON16_CLK_OSC_PWM1_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON16_CLK_RC_PWM1_EN_SHIFT                (15U)
#define CRU_GATE_CON16_CLK_RC_PWM1_EN_MASK                 (0x1U << CRU_GATE_CON16_CLK_RC_PWM1_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON17 */
#define CRU_GATE_CON17_OFFSET                              (0x844U)
#define CRU_GATE_CON17_PCLK_BUSTIMER0_EN_SHIFT             (3U)
#define CRU_GATE_CON17_PCLK_BUSTIMER0_EN_MASK              (0x1U << CRU_GATE_CON17_PCLK_BUSTIMER0_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON17_PCLK_BUSTIMER1_EN_SHIFT             (4U)
#define CRU_GATE_CON17_PCLK_BUSTIMER1_EN_MASK              (0x1U << CRU_GATE_CON17_PCLK_BUSTIMER1_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON17_CLK_TIMER0_ROOT_EN_SHIFT            (5U)
#define CRU_GATE_CON17_CLK_TIMER0_ROOT_EN_MASK             (0x1U << CRU_GATE_CON17_CLK_TIMER0_ROOT_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON17_CLK_TIMER0_EN_SHIFT                 (6U)
#define CRU_GATE_CON17_CLK_TIMER0_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER0_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON17_CLK_TIMER1_EN_SHIFT                 (7U)
#define CRU_GATE_CON17_CLK_TIMER1_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER1_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON17_CLK_TIMER2_EN_SHIFT                 (8U)
#define CRU_GATE_CON17_CLK_TIMER2_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER2_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON17_CLK_TIMER3_EN_SHIFT                 (9U)
#define CRU_GATE_CON17_CLK_TIMER3_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER3_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON17_CLK_TIMER4_EN_SHIFT                 (10U)
#define CRU_GATE_CON17_CLK_TIMER4_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER4_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON17_CLK_TIMER5_EN_SHIFT                 (11U)
#define CRU_GATE_CON17_CLK_TIMER5_EN_MASK                  (0x1U << CRU_GATE_CON17_CLK_TIMER5_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON17_PCLK_BUSIOC_EN_SHIFT                (12U)
#define CRU_GATE_CON17_PCLK_BUSIOC_EN_MASK                 (0x1U << CRU_GATE_CON17_PCLK_BUSIOC_EN_SHIFT)                /* 0x00001000 */
#define CRU_GATE_CON17_PCLK_MAILBOX0_EN_SHIFT              (13U)
#define CRU_GATE_CON17_PCLK_MAILBOX0_EN_MASK               (0x1U << CRU_GATE_CON17_PCLK_MAILBOX0_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON17_PCLK_GPIO1_EN_SHIFT                 (15U)
#define CRU_GATE_CON17_PCLK_GPIO1_EN_MASK                  (0x1U << CRU_GATE_CON17_PCLK_GPIO1_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON18 */
#define CRU_GATE_CON18_OFFSET                              (0x848U)
#define CRU_GATE_CON18_DBCLK_GPIO1_EN_SHIFT                (0U)
#define CRU_GATE_CON18_DBCLK_GPIO1_EN_MASK                 (0x1U << CRU_GATE_CON18_DBCLK_GPIO1_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON18_PCLK_GPIO2_EN_SHIFT                 (1U)
#define CRU_GATE_CON18_PCLK_GPIO2_EN_MASK                  (0x1U << CRU_GATE_CON18_PCLK_GPIO2_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON18_DBCLK_GPIO2_EN_SHIFT                (2U)
#define CRU_GATE_CON18_DBCLK_GPIO2_EN_MASK                 (0x1U << CRU_GATE_CON18_DBCLK_GPIO2_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON18_PCLK_GPIO3_EN_SHIFT                 (3U)
#define CRU_GATE_CON18_PCLK_GPIO3_EN_MASK                  (0x1U << CRU_GATE_CON18_PCLK_GPIO3_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON18_DBCLK_GPIO3_EN_SHIFT                (4U)
#define CRU_GATE_CON18_DBCLK_GPIO3_EN_MASK                 (0x1U << CRU_GATE_CON18_DBCLK_GPIO3_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON18_PCLK_GPIO4_EN_SHIFT                 (5U)
#define CRU_GATE_CON18_PCLK_GPIO4_EN_MASK                  (0x1U << CRU_GATE_CON18_PCLK_GPIO4_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON18_DBCLK_GPIO4_EN_SHIFT                (6U)
#define CRU_GATE_CON18_DBCLK_GPIO4_EN_MASK                 (0x1U << CRU_GATE_CON18_DBCLK_GPIO4_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON18_ACLK_DECOM_EN_SHIFT                 (7U)
#define CRU_GATE_CON18_ACLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON18_ACLK_DECOM_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON18_PCLK_DECOM_EN_SHIFT                 (8U)
#define CRU_GATE_CON18_PCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON18_PCLK_DECOM_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON18_DCLK_DECOM_EN_SHIFT                 (9U)
#define CRU_GATE_CON18_DCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON18_DCLK_DECOM_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON18_CLK_TIMER1_ROOT_EN_SHIFT            (10U)
#define CRU_GATE_CON18_CLK_TIMER1_ROOT_EN_MASK             (0x1U << CRU_GATE_CON18_CLK_TIMER1_ROOT_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON18_CLK_TIMER6_EN_SHIFT                 (11U)
#define CRU_GATE_CON18_CLK_TIMER6_EN_MASK                  (0x1U << CRU_GATE_CON18_CLK_TIMER6_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON18_CLK_TIMER7_EN_SHIFT                 (12U)
#define CRU_GATE_CON18_CLK_TIMER7_EN_MASK                  (0x1U << CRU_GATE_CON18_CLK_TIMER7_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON18_CLK_TIMER8_EN_SHIFT                 (13U)
#define CRU_GATE_CON18_CLK_TIMER8_EN_MASK                  (0x1U << CRU_GATE_CON18_CLK_TIMER8_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON18_CLK_TIMER9_EN_SHIFT                 (14U)
#define CRU_GATE_CON18_CLK_TIMER9_EN_MASK                  (0x1U << CRU_GATE_CON18_CLK_TIMER9_EN_SHIFT)                 /* 0x00004000 */
#define CRU_GATE_CON18_CLK_TIMER10_EN_SHIFT                (15U)
#define CRU_GATE_CON18_CLK_TIMER10_EN_MASK                 (0x1U << CRU_GATE_CON18_CLK_TIMER10_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON19 */
#define CRU_GATE_CON19_OFFSET                              (0x84CU)
#define CRU_GATE_CON19_CLK_TIMER11_EN_SHIFT                (0U)
#define CRU_GATE_CON19_CLK_TIMER11_EN_MASK                 (0x1U << CRU_GATE_CON19_CLK_TIMER11_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON19_ACLK_DMAC0_EN_SHIFT                 (1U)
#define CRU_GATE_CON19_ACLK_DMAC0_EN_MASK                  (0x1U << CRU_GATE_CON19_ACLK_DMAC0_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON19_ACLK_DMAC1_EN_SHIFT                 (2U)
#define CRU_GATE_CON19_ACLK_DMAC1_EN_MASK                  (0x1U << CRU_GATE_CON19_ACLK_DMAC1_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON19_ACLK_DMAC2_EN_SHIFT                 (3U)
#define CRU_GATE_CON19_ACLK_DMAC2_EN_MASK                  (0x1U << CRU_GATE_CON19_ACLK_DMAC2_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON19_ACLK_SPINLOCK_EN_SHIFT              (4U)
#define CRU_GATE_CON19_ACLK_SPINLOCK_EN_MASK               (0x1U << CRU_GATE_CON19_ACLK_SPINLOCK_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON19_CLK_REF_PVTPLL_BUS_EN_SHIFT         (5U)
#define CRU_GATE_CON19_CLK_REF_PVTPLL_BUS_EN_MASK          (0x1U << CRU_GATE_CON19_CLK_REF_PVTPLL_BUS_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON19_HCLK_I3C0_EN_SHIFT                  (7U)
#define CRU_GATE_CON19_HCLK_I3C0_EN_MASK                   (0x1U << CRU_GATE_CON19_HCLK_I3C0_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON19_HCLK_I3C1_EN_SHIFT                  (9U)
#define CRU_GATE_CON19_HCLK_I3C1_EN_MASK                   (0x1U << CRU_GATE_CON19_HCLK_I3C1_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON19_HCLK_BUS_CM0_ROOT_EN_SHIFT          (10U)
#define CRU_GATE_CON19_HCLK_BUS_CM0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON19_HCLK_BUS_CM0_ROOT_EN_SHIFT)          /* 0x00000400 */
#define CRU_GATE_CON19_HCLK_BUS_CM0_BIU_EN_SHIFT           (11U)
#define CRU_GATE_CON19_HCLK_BUS_CM0_BIU_EN_MASK            (0x1U << CRU_GATE_CON19_HCLK_BUS_CM0_BIU_EN_SHIFT)           /* 0x00000800 */
#define CRU_GATE_CON19_FCLK_BUS_CM0_CORE_EN_SHIFT          (12U)
#define CRU_GATE_CON19_FCLK_BUS_CM0_CORE_EN_MASK           (0x1U << CRU_GATE_CON19_FCLK_BUS_CM0_CORE_EN_SHIFT)          /* 0x00001000 */
#define CRU_GATE_CON19_CLK_BUS_CM0_RTC_EN_SHIFT            (14U)
#define CRU_GATE_CON19_CLK_BUS_CM0_RTC_EN_MASK             (0x1U << CRU_GATE_CON19_CLK_BUS_CM0_RTC_EN_SHIFT)            /* 0x00004000 */
#define CRU_GATE_CON19_PCLK_PMU2_EN_SHIFT                  (15U)
#define CRU_GATE_CON19_PCLK_PMU2_EN_MASK                   (0x1U << CRU_GATE_CON19_PCLK_PMU2_EN_SHIFT)                  /* 0x00008000 */
/* GATE_CON20 */
#define CRU_GATE_CON20_OFFSET                              (0x850U)
#define CRU_GATE_CON20_PCLK_INTMUX2PMU_EN_SHIFT            (0U)
#define CRU_GATE_CON20_PCLK_INTMUX2PMU_EN_MASK             (0x1U << CRU_GATE_CON20_PCLK_INTMUX2PMU_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON20_PCLK_INTMUX2DDR_EN_SHIFT            (1U)
#define CRU_GATE_CON20_PCLK_INTMUX2DDR_EN_MASK             (0x1U << CRU_GATE_CON20_PCLK_INTMUX2DDR_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON20_CLK_EXTREF_TIMEOUT_BUS_EN_SHIFT     (2U)
#define CRU_GATE_CON20_CLK_EXTREF_TIMEOUT_BUS_EN_MASK      (0x1U << CRU_GATE_CON20_CLK_EXTREF_TIMEOUT_BUS_EN_SHIFT)     /* 0x00000004 */
#define CRU_GATE_CON20_PCLK_PVTPLL_BUS_EN_SHIFT            (3U)
#define CRU_GATE_CON20_PCLK_PVTPLL_BUS_EN_MASK             (0x1U << CRU_GATE_CON20_PCLK_PVTPLL_BUS_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON20_PCLK_PWM2_EN_SHIFT                  (4U)
#define CRU_GATE_CON20_PCLK_PWM2_EN_MASK                   (0x1U << CRU_GATE_CON20_PCLK_PWM2_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON20_CLK_PWM2_EN_SHIFT                   (5U)
#define CRU_GATE_CON20_CLK_PWM2_EN_MASK                    (0x1U << CRU_GATE_CON20_CLK_PWM2_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON20_CLK_RC_PWM2_EN_SHIFT                (6U)
#define CRU_GATE_CON20_CLK_RC_PWM2_EN_MASK                 (0x1U << CRU_GATE_CON20_CLK_RC_PWM2_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON20_CLK_OSC_PWM2_EN_SHIFT               (7U)
#define CRU_GATE_CON20_CLK_OSC_PWM2_EN_MASK                (0x1U << CRU_GATE_CON20_CLK_OSC_PWM2_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON20_CLK_FREQ_PWM1_EN_SHIFT              (8U)
#define CRU_GATE_CON20_CLK_FREQ_PWM1_EN_MASK               (0x1U << CRU_GATE_CON20_CLK_FREQ_PWM1_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON20_CLK_COUNTER_PWM1_EN_SHIFT           (9U)
#define CRU_GATE_CON20_CLK_COUNTER_PWM1_EN_MASK            (0x1U << CRU_GATE_CON20_CLK_COUNTER_PWM1_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON20_SAI_SCLKIN_FREQ_EN_SHIFT            (10U)
#define CRU_GATE_CON20_SAI_SCLKIN_FREQ_EN_MASK             (0x1U << CRU_GATE_CON20_SAI_SCLKIN_FREQ_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON20_SAI_SCLKIN_COUNTER_EN_SHIFT         (11U)
#define CRU_GATE_CON20_SAI_SCLKIN_COUNTER_EN_MASK          (0x1U << CRU_GATE_CON20_SAI_SCLKIN_COUNTER_EN_SHIFT)         /* 0x00000800 */
#define CRU_GATE_CON20_CLK_I3C0_EN_SHIFT                   (12U)
#define CRU_GATE_CON20_CLK_I3C0_EN_MASK                    (0x1U << CRU_GATE_CON20_CLK_I3C0_EN_SHIFT)                   /* 0x00001000 */
#define CRU_GATE_CON20_CLK_I3C1_EN_SHIFT                   (13U)
#define CRU_GATE_CON20_CLK_I3C1_EN_MASK                    (0x1U << CRU_GATE_CON20_CLK_I3C1_EN_SHIFT)                   /* 0x00002000 */
/* GATE_CON21 */
#define CRU_GATE_CON21_OFFSET                              (0x854U)
#define CRU_GATE_CON21_PCLK_DDR_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON21_PCLK_DDR_ROOT_EN_MASK               (0x1U << CRU_GATE_CON21_PCLK_DDR_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON21_PCLK_DDR_MON_CH0_EN_SHIFT           (1U)
#define CRU_GATE_CON21_PCLK_DDR_MON_CH0_EN_MASK            (0x1U << CRU_GATE_CON21_PCLK_DDR_MON_CH0_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON21_PCLK_DDR_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON21_PCLK_DDR_BIU_EN_MASK                (0x1U << CRU_GATE_CON21_PCLK_DDR_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON21_PCLK_DDR_UPCTL_CH0_EN_SHIFT         (3U)
#define CRU_GATE_CON21_PCLK_DDR_UPCTL_CH0_EN_MASK          (0x1U << CRU_GATE_CON21_PCLK_DDR_UPCTL_CH0_EN_SHIFT)         /* 0x00000008 */
#define CRU_GATE_CON21_TMCLK_DDR_MON_CH0_EN_SHIFT          (4U)
#define CRU_GATE_CON21_TMCLK_DDR_MON_CH0_EN_MASK           (0x1U << CRU_GATE_CON21_TMCLK_DDR_MON_CH0_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON21_ACLK_DDR_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON21_ACLK_DDR_BIU_EN_MASK                (0x1U << CRU_GATE_CON21_ACLK_DDR_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON21_CLK_DFI_CH0_EN_SHIFT                (6U)
#define CRU_GATE_CON21_CLK_DFI_CH0_EN_MASK                 (0x1U << CRU_GATE_CON21_CLK_DFI_CH0_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON21_ACLK_DDR_ROOT_EN_SHIFT              (9U)
#define CRU_GATE_CON21_ACLK_DDR_ROOT_EN_MASK               (0x1U << CRU_GATE_CON21_ACLK_DDR_ROOT_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON21_CLK_DDR_MON_CH0_EN_SHIFT            (10U)
#define CRU_GATE_CON21_CLK_DDR_MON_CH0_EN_MASK             (0x1U << CRU_GATE_CON21_CLK_DDR_MON_CH0_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON21_PCLK_DDR_HWLP_CH0_EN_SHIFT          (13U)
#define CRU_GATE_CON21_PCLK_DDR_HWLP_CH0_EN_MASK           (0x1U << CRU_GATE_CON21_PCLK_DDR_HWLP_CH0_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON21_PCLK_DDR_MON_CH1_EN_SHIFT           (14U)
#define CRU_GATE_CON21_PCLK_DDR_MON_CH1_EN_MASK            (0x1U << CRU_GATE_CON21_PCLK_DDR_MON_CH1_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON21_PCLK_DDR_HWLP_CH1_EN_SHIFT          (15U)
#define CRU_GATE_CON21_PCLK_DDR_HWLP_CH1_EN_MASK           (0x1U << CRU_GATE_CON21_PCLK_DDR_HWLP_CH1_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON22 */
#define CRU_GATE_CON22_OFFSET                              (0x858U)
#define CRU_GATE_CON22_PCLK_DDR_UPCTL_CH1_EN_SHIFT         (0U)
#define CRU_GATE_CON22_PCLK_DDR_UPCTL_CH1_EN_MASK          (0x1U << CRU_GATE_CON22_PCLK_DDR_UPCTL_CH1_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON22_TMCLK_DDR_MON_CH1_EN_SHIFT          (1U)
#define CRU_GATE_CON22_TMCLK_DDR_MON_CH1_EN_MASK           (0x1U << CRU_GATE_CON22_TMCLK_DDR_MON_CH1_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON22_CLK_DFI_CH1_EN_SHIFT                (2U)
#define CRU_GATE_CON22_CLK_DFI_CH1_EN_MASK                 (0x1U << CRU_GATE_CON22_CLK_DFI_CH1_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON22_ACLK_DDR01_MSCH0_EN_SHIFT           (3U)
#define CRU_GATE_CON22_ACLK_DDR01_MSCH0_EN_MASK            (0x1U << CRU_GATE_CON22_ACLK_DDR01_MSCH0_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON22_ACLK_DDR01_MSCH1_EN_SHIFT           (4U)
#define CRU_GATE_CON22_ACLK_DDR01_MSCH1_EN_MASK            (0x1U << CRU_GATE_CON22_ACLK_DDR01_MSCH1_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON22_CLK_DDR_MON_CH1_EN_SHIFT            (6U)
#define CRU_GATE_CON22_CLK_DDR_MON_CH1_EN_MASK             (0x1U << CRU_GATE_CON22_CLK_DDR_MON_CH1_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH0_EN_SHIFT        (7U)
#define CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH0_EN_MASK         (0x1U << CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH0_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH1_EN_SHIFT        (8U)
#define CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH1_EN_MASK         (0x1U << CRU_GATE_CON22_PCLK_DDRPHY_SRC_CH1_EN_SHIFT)        /* 0x00000100 */
#define CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH0_EN_SHIFT       (9U)
#define CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH0_EN_MASK        (0x1U << CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH0_EN_SHIFT)       /* 0x00000200 */
#define CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH1_EN_SHIFT       (10U)
#define CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH1_EN_MASK        (0x1U << CRU_GATE_CON22_CLK_DDR_SCRAMBLE_CH1_EN_SHIFT)       /* 0x00000400 */
#define CRU_GATE_CON22_HCLK_DDR_ROOT_EN_SHIFT              (11U)
#define CRU_GATE_CON22_HCLK_DDR_ROOT_EN_MASK               (0x1U << CRU_GATE_CON22_HCLK_DDR_ROOT_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON22_PCLK_AHB2APB_EN_SHIFT               (12U)
#define CRU_GATE_CON22_PCLK_AHB2APB_EN_MASK                (0x1U << CRU_GATE_CON22_PCLK_AHB2APB_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON22_HCLK_AHB2APB_EN_SHIFT               (13U)
#define CRU_GATE_CON22_HCLK_AHB2APB_EN_MASK                (0x1U << CRU_GATE_CON22_HCLK_AHB2APB_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON22_HCLK_DDR_BIU_EN_SHIFT               (14U)
#define CRU_GATE_CON22_HCLK_DDR_BIU_EN_MASK                (0x1U << CRU_GATE_CON22_HCLK_DDR_BIU_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON22_FCLK_DDR_CM0_CORE_EN_SHIFT          (15U)
#define CRU_GATE_CON22_FCLK_DDR_CM0_CORE_EN_MASK           (0x1U << CRU_GATE_CON22_FCLK_DDR_CM0_CORE_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON23 */
#define CRU_GATE_CON23_OFFSET                              (0x85CU)
#define CRU_GATE_CON23_PCLK_DDR01_MSCH0_EN_SHIFT           (1U)
#define CRU_GATE_CON23_PCLK_DDR01_MSCH0_EN_MASK            (0x1U << CRU_GATE_CON23_PCLK_DDR01_MSCH0_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON23_PCLK_DDR01_MSCH1_EN_SHIFT           (2U)
#define CRU_GATE_CON23_PCLK_DDR01_MSCH1_EN_MASK            (0x1U << CRU_GATE_CON23_PCLK_DDR01_MSCH1_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON23_CLK_DDR_TIMER_ROOT_EN_SHIFT         (3U)
#define CRU_GATE_CON23_CLK_DDR_TIMER_ROOT_EN_MASK          (0x1U << CRU_GATE_CON23_CLK_DDR_TIMER_ROOT_EN_SHIFT)         /* 0x00000008 */
#define CRU_GATE_CON23_CLK_DDR_TIMER0_EN_SHIFT             (4U)
#define CRU_GATE_CON23_CLK_DDR_TIMER0_EN_MASK              (0x1U << CRU_GATE_CON23_CLK_DDR_TIMER0_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON23_CLK_DDR_TIMER1_EN_SHIFT             (5U)
#define CRU_GATE_CON23_CLK_DDR_TIMER1_EN_MASK              (0x1U << CRU_GATE_CON23_CLK_DDR_TIMER1_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON23_TCLK_WDT_DDR_EN_SHIFT               (6U)
#define CRU_GATE_CON23_TCLK_WDT_DDR_EN_MASK                (0x1U << CRU_GATE_CON23_TCLK_WDT_DDR_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON23_PCLK_WDT_EN_SHIFT                   (7U)
#define CRU_GATE_CON23_PCLK_WDT_EN_MASK                    (0x1U << CRU_GATE_CON23_PCLK_WDT_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON23_PCLK_TIMER_EN_SHIFT                 (8U)
#define CRU_GATE_CON23_PCLK_TIMER_EN_MASK                  (0x1U << CRU_GATE_CON23_PCLK_TIMER_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON23_CLK_DDR_CM0_RTC_EN_SHIFT            (10U)
#define CRU_GATE_CON23_CLK_DDR_CM0_RTC_EN_MASK             (0x1U << CRU_GATE_CON23_CLK_DDR_CM0_RTC_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON23_PCLK_DDR_GRF_EN_SHIFT               (11U)
#define CRU_GATE_CON23_PCLK_DDR_GRF_EN_MASK                (0x1U << CRU_GATE_CON23_PCLK_DDR_GRF_EN_SHIFT)               /* 0x00000800 */
/* GATE_CON25 */
#define CRU_GATE_CON25_OFFSET                              (0x864U)
#define CRU_GATE_CON25_CLK_DDR_UPCTL_CH0_EN_SHIFT          (1U)
#define CRU_GATE_CON25_CLK_DDR_UPCTL_CH0_EN_MASK           (0x1U << CRU_GATE_CON25_CLK_DDR_UPCTL_CH0_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_0_CH0_EN_SHIFT       (2U)
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_0_CH0_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_UPCTL_0_CH0_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_1_CH0_EN_SHIFT       (3U)
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_1_CH0_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_UPCTL_1_CH0_EN_SHIFT)       /* 0x00000008 */
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_2_CH0_EN_SHIFT       (4U)
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_2_CH0_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_UPCTL_2_CH0_EN_SHIFT)       /* 0x00000010 */
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_3_CH0_EN_SHIFT       (5U)
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_3_CH0_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_UPCTL_3_CH0_EN_SHIFT)       /* 0x00000020 */
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_4_CH0_EN_SHIFT       (6U)
#define CRU_GATE_CON25_ACLK_DDR_UPCTL_4_CH0_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_UPCTL_4_CH0_EN_SHIFT)       /* 0x00000040 */
/* GATE_CON26 */
#define CRU_GATE_CON26_OFFSET                              (0x868U)
#define CRU_GATE_CON26_CLK_DDR_UPCTL_CH1_EN_SHIFT          (1U)
#define CRU_GATE_CON26_CLK_DDR_UPCTL_CH1_EN_MASK           (0x1U << CRU_GATE_CON26_CLK_DDR_UPCTL_CH1_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_0_CH1_EN_SHIFT       (2U)
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_0_CH1_EN_MASK        (0x1U << CRU_GATE_CON26_ACLK_DDR_UPCTL_0_CH1_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_1_CH1_EN_SHIFT       (3U)
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_1_CH1_EN_MASK        (0x1U << CRU_GATE_CON26_ACLK_DDR_UPCTL_1_CH1_EN_SHIFT)       /* 0x00000008 */
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_2_CH1_EN_SHIFT       (4U)
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_2_CH1_EN_MASK        (0x1U << CRU_GATE_CON26_ACLK_DDR_UPCTL_2_CH1_EN_SHIFT)       /* 0x00000010 */
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_3_CH1_EN_SHIFT       (5U)
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_3_CH1_EN_MASK        (0x1U << CRU_GATE_CON26_ACLK_DDR_UPCTL_3_CH1_EN_SHIFT)       /* 0x00000020 */
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_4_CH1_EN_SHIFT       (6U)
#define CRU_GATE_CON26_ACLK_DDR_UPCTL_4_CH1_EN_MASK        (0x1U << CRU_GATE_CON26_ACLK_DDR_UPCTL_4_CH1_EN_SHIFT)       /* 0x00000040 */
/* GATE_CON27 */
#define CRU_GATE_CON27_OFFSET                              (0x86CU)
#define CRU_GATE_CON27_CLK_REF_PVTPLL_DDR_EN_SHIFT         (0U)
#define CRU_GATE_CON27_CLK_REF_PVTPLL_DDR_EN_MASK          (0x1U << CRU_GATE_CON27_CLK_REF_PVTPLL_DDR_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON27_PCLK_PVTPLL_DDR_EN_SHIFT            (1U)
#define CRU_GATE_CON27_PCLK_PVTPLL_DDR_EN_MASK             (0x1U << CRU_GATE_CON27_PCLK_PVTPLL_DDR_EN_SHIFT)            /* 0x00000002 */
/* GATE_CON28 */
#define CRU_GATE_CON28_OFFSET                              (0x870U)
#define CRU_GATE_CON28_ACLK_RKNN0_EN_SHIFT                 (9U)
#define CRU_GATE_CON28_ACLK_RKNN0_EN_MASK                  (0x1U << CRU_GATE_CON28_ACLK_RKNN0_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON28_ACLK_RKNN0_BIU_EN_SHIFT             (11U)
#define CRU_GATE_CON28_ACLK_RKNN0_BIU_EN_MASK              (0x1U << CRU_GATE_CON28_ACLK_RKNN0_BIU_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON28_LCLK_RKNN0_BIU_EN_SHIFT             (12U)
#define CRU_GATE_CON28_LCLK_RKNN0_BIU_EN_MASK              (0x1U << CRU_GATE_CON28_LCLK_RKNN0_BIU_EN_SHIFT)             /* 0x00001000 */
/* GATE_CON29 */
#define CRU_GATE_CON29_OFFSET                              (0x874U)
#define CRU_GATE_CON29_ACLK_RKNN1_EN_SHIFT                 (0U)
#define CRU_GATE_CON29_ACLK_RKNN1_EN_MASK                  (0x1U << CRU_GATE_CON29_ACLK_RKNN1_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON29_ACLK_RKNN1_BIU_EN_SHIFT             (2U)
#define CRU_GATE_CON29_ACLK_RKNN1_BIU_EN_MASK              (0x1U << CRU_GATE_CON29_ACLK_RKNN1_BIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON29_LCLK_RKNN1_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON29_LCLK_RKNN1_BIU_EN_MASK              (0x1U << CRU_GATE_CON29_LCLK_RKNN1_BIU_EN_SHIFT)             /* 0x00000008 */
/* GATE_CON31 */
#define CRU_GATE_CON31_OFFSET                              (0x87CU)
#define CRU_GATE_CON31_LCLK_NPUSUBSYS_BIU_EN_SHIFT         (1U)
#define CRU_GATE_CON31_LCLK_NPUSUBSYS_BIU_EN_MASK          (0x1U << CRU_GATE_CON31_LCLK_NPUSUBSYS_BIU_EN_SHIFT)         /* 0x00000002 */
#define CRU_GATE_CON31_HCLK_RKNN_ROOT_EN_SHIFT             (4U)
#define CRU_GATE_CON31_HCLK_RKNN_ROOT_EN_MASK              (0x1U << CRU_GATE_CON31_HCLK_RKNN_ROOT_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON31_CLK_RKNN_DSU0_DF_EN_SHIFT           (5U)
#define CRU_GATE_CON31_CLK_RKNN_DSU0_DF_EN_MASK            (0x1U << CRU_GATE_CON31_CLK_RKNN_DSU0_DF_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON31_CLK_NPU_PVTPLL_SRC_EN_SHIFT         (6U)
#define CRU_GATE_CON31_CLK_NPU_PVTPLL_SRC_EN_MASK          (0x1U << CRU_GATE_CON31_CLK_NPU_PVTPLL_SRC_EN_SHIFT)         /* 0x00000040 */
#define CRU_GATE_CON31_CLK_RKNN_DSU0_EN_SHIFT              (7U)
#define CRU_GATE_CON31_CLK_RKNN_DSU0_EN_MASK               (0x1U << CRU_GATE_CON31_CLK_RKNN_DSU0_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON31_PCLK_NPUTOP_ROOT_EN_SHIFT           (8U)
#define CRU_GATE_CON31_PCLK_NPUTOP_ROOT_EN_MASK            (0x1U << CRU_GATE_CON31_PCLK_NPUTOP_ROOT_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON31_PCLK_NPUTOP_BIU_EN_SHIFT            (9U)
#define CRU_GATE_CON31_PCLK_NPUTOP_BIU_EN_MASK             (0x1U << CRU_GATE_CON31_PCLK_NPUTOP_BIU_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON31_PCLK_NPU_TIMER_EN_SHIFT             (10U)
#define CRU_GATE_CON31_PCLK_NPU_TIMER_EN_MASK              (0x1U << CRU_GATE_CON31_PCLK_NPU_TIMER_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON31_CLK_NPUTIMER_ROOT_EN_SHIFT          (11U)
#define CRU_GATE_CON31_CLK_NPUTIMER_ROOT_EN_MASK           (0x1U << CRU_GATE_CON31_CLK_NPUTIMER_ROOT_EN_SHIFT)          /* 0x00000800 */
#define CRU_GATE_CON31_CLK_NPUTIMER0_EN_SHIFT              (12U)
#define CRU_GATE_CON31_CLK_NPUTIMER0_EN_MASK               (0x1U << CRU_GATE_CON31_CLK_NPUTIMER0_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON31_CLK_NPUTIMER1_EN_SHIFT              (13U)
#define CRU_GATE_CON31_CLK_NPUTIMER1_EN_MASK               (0x1U << CRU_GATE_CON31_CLK_NPUTIMER1_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON31_PCLK_NPU_WDT_EN_SHIFT               (14U)
#define CRU_GATE_CON31_PCLK_NPU_WDT_EN_MASK                (0x1U << CRU_GATE_CON31_PCLK_NPU_WDT_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON31_TCLK_NPU_WDT_EN_SHIFT               (15U)
#define CRU_GATE_CON31_TCLK_NPU_WDT_EN_MASK                (0x1U << CRU_GATE_CON31_TCLK_NPU_WDT_EN_SHIFT)               /* 0x00008000 */
/* GATE_CON32 */
#define CRU_GATE_CON32_OFFSET                              (0x880U)
#define CRU_GATE_CON32_ACLK_RKNN_CBUF_EN_SHIFT             (0U)
#define CRU_GATE_CON32_ACLK_RKNN_CBUF_EN_MASK              (0x1U << CRU_GATE_CON32_ACLK_RKNN_CBUF_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON32_PCLK_NPU_GRF_EN_SHIFT               (2U)
#define CRU_GATE_CON32_PCLK_NPU_GRF_EN_MASK                (0x1U << CRU_GATE_CON32_PCLK_NPU_GRF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON32_PCLK_PVTPLL_NPU_EN_SHIFT            (3U)
#define CRU_GATE_CON32_PCLK_PVTPLL_NPU_EN_MASK             (0x1U << CRU_GATE_CON32_PCLK_PVTPLL_NPU_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON32_CLK_REF_PVTPLL_NPU_EN_SHIFT         (4U)
#define CRU_GATE_CON32_CLK_REF_PVTPLL_NPU_EN_MASK          (0x1U << CRU_GATE_CON32_CLK_REF_PVTPLL_NPU_EN_SHIFT)         /* 0x00000010 */
#define CRU_GATE_CON32_HCLK_NPU_CM0_ROOT_EN_SHIFT          (5U)
#define CRU_GATE_CON32_HCLK_NPU_CM0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON32_HCLK_NPU_CM0_ROOT_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON32_HCLK_NPU_CM0_BIU_EN_SHIFT           (6U)
#define CRU_GATE_CON32_HCLK_NPU_CM0_BIU_EN_MASK            (0x1U << CRU_GATE_CON32_HCLK_NPU_CM0_BIU_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON32_FCLK_NPU_CM0_CORE_EN_SHIFT          (7U)
#define CRU_GATE_CON32_FCLK_NPU_CM0_CORE_EN_MASK           (0x1U << CRU_GATE_CON32_FCLK_NPU_CM0_CORE_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON32_CLK_NPU_CM0_RTC_EN_SHIFT            (9U)
#define CRU_GATE_CON32_CLK_NPU_CM0_RTC_EN_MASK             (0x1U << CRU_GATE_CON32_CLK_NPU_CM0_RTC_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON32_ACLK_RKNNTOP_BIU_EN_SHIFT           (11U)
#define CRU_GATE_CON32_ACLK_RKNNTOP_BIU_EN_MASK            (0x1U << CRU_GATE_CON32_ACLK_RKNNTOP_BIU_EN_SHIFT)           /* 0x00000800 */
#define CRU_GATE_CON32_HCLK_RKNN_CBUF_EN_SHIFT             (12U)
#define CRU_GATE_CON32_HCLK_RKNN_CBUF_EN_MASK              (0x1U << CRU_GATE_CON32_HCLK_RKNN_CBUF_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON32_HCLK_RKNNTOP_BIU_EN_SHIFT           (13U)
#define CRU_GATE_CON32_HCLK_RKNNTOP_BIU_EN_MASK            (0x1U << CRU_GATE_CON32_HCLK_RKNNTOP_BIU_EN_SHIFT)           /* 0x00002000 */
/* GATE_CON33 */
#define CRU_GATE_CON33_OFFSET                              (0x884U)
#define CRU_GATE_CON33_HCLK_NVM_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON33_HCLK_NVM_ROOT_EN_MASK               (0x1U << CRU_GATE_CON33_HCLK_NVM_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON33_ACLK_NVM_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON33_ACLK_NVM_ROOT_EN_MASK               (0x1U << CRU_GATE_CON33_ACLK_NVM_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON33_HCLK_NVM_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON33_HCLK_NVM_BIU_EN_MASK                (0x1U << CRU_GATE_CON33_HCLK_NVM_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON33_ACLK_NVM_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON33_ACLK_NVM_BIU_EN_MASK                (0x1U << CRU_GATE_CON33_ACLK_NVM_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON33_SCLK_FSPI_X2_EN_SHIFT               (6U)
#define CRU_GATE_CON33_SCLK_FSPI_X2_EN_MASK                (0x1U << CRU_GATE_CON33_SCLK_FSPI_X2_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON33_HCLK_FSPI_EN_SHIFT                  (7U)
#define CRU_GATE_CON33_HCLK_FSPI_EN_MASK                   (0x1U << CRU_GATE_CON33_HCLK_FSPI_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON33_CCLK_SRC_EMMC_EN_SHIFT              (8U)
#define CRU_GATE_CON33_CCLK_SRC_EMMC_EN_MASK               (0x1U << CRU_GATE_CON33_CCLK_SRC_EMMC_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON33_HCLK_EMMC_EN_SHIFT                  (9U)
#define CRU_GATE_CON33_HCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON33_HCLK_EMMC_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON33_ACLK_EMMC_EN_SHIFT                  (10U)
#define CRU_GATE_CON33_ACLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON33_ACLK_EMMC_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON33_BCLK_EMMC_EN_SHIFT                  (11U)
#define CRU_GATE_CON33_BCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON33_BCLK_EMMC_EN_SHIFT)                  /* 0x00000800 */
#define CRU_GATE_CON33_TCLK_EMMC_EN_SHIFT                  (12U)
#define CRU_GATE_CON33_TCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON33_TCLK_EMMC_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON33_CLK_EXTREF_TIMEOUT_NVM_EN_SHIFT     (13U)
#define CRU_GATE_CON33_CLK_EXTREF_TIMEOUT_NVM_EN_MASK      (0x1U << CRU_GATE_CON33_CLK_EXTREF_TIMEOUT_NVM_EN_SHIFT)     /* 0x00002000 */
/* GATE_CON34 */
#define CRU_GATE_CON34_OFFSET                              (0x888U)
#define CRU_GATE_CON34_PCLK_PHP_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON34_PCLK_PHP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON34_PCLK_PHP_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON34_PCLK_GRF_EN_SHIFT                   (1U)
#define CRU_GATE_CON34_PCLK_GRF_EN_MASK                    (0x1U << CRU_GATE_CON34_PCLK_GRF_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON34_PCLK_PHP_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON34_PCLK_PHP_BIU_EN_MASK                (0x1U << CRU_GATE_CON34_PCLK_PHP_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON34_ACLK_PHP_ROOT_EN_SHIFT              (7U)
#define CRU_GATE_CON34_ACLK_PHP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON34_ACLK_PHP_ROOT_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON34_ACLK_PHP_BIU_EN_SHIFT               (9U)
#define CRU_GATE_CON34_ACLK_PHP_BIU_EN_MASK                (0x1U << CRU_GATE_CON34_ACLK_PHP_BIU_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON34_PCLK_PCIE0_EN_SHIFT                 (13U)
#define CRU_GATE_CON34_PCLK_PCIE0_EN_MASK                  (0x1U << CRU_GATE_CON34_PCLK_PCIE0_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON34_CLK_PCIE0_AUX_EN_SHIFT              (14U)
#define CRU_GATE_CON34_CLK_PCIE0_AUX_EN_MASK               (0x1U << CRU_GATE_CON34_CLK_PCIE0_AUX_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON34_ACLK_PCIE0_MSTR_EN_SHIFT            (15U)
#define CRU_GATE_CON34_ACLK_PCIE0_MSTR_EN_MASK             (0x1U << CRU_GATE_CON34_ACLK_PCIE0_MSTR_EN_SHIFT)            /* 0x00008000 */
/* GATE_CON35 */
#define CRU_GATE_CON35_OFFSET                              (0x88CU)
#define CRU_GATE_CON35_ACLK_PCIE0_SLV_EN_SHIFT             (0U)
#define CRU_GATE_CON35_ACLK_PCIE0_SLV_EN_MASK              (0x1U << CRU_GATE_CON35_ACLK_PCIE0_SLV_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON35_ACLK_PCIE0_DBI_EN_SHIFT             (1U)
#define CRU_GATE_CON35_ACLK_PCIE0_DBI_EN_MASK              (0x1U << CRU_GATE_CON35_ACLK_PCIE0_DBI_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON35_ACLK_USB3OTG1_EN_SHIFT              (3U)
#define CRU_GATE_CON35_ACLK_USB3OTG1_EN_MASK               (0x1U << CRU_GATE_CON35_ACLK_USB3OTG1_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON35_CLK_REF_USB3OTG1_EN_SHIFT           (4U)
#define CRU_GATE_CON35_CLK_REF_USB3OTG1_EN_MASK            (0x1U << CRU_GATE_CON35_CLK_REF_USB3OTG1_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON35_CLK_SUSPEND_USB3OTG1_EN_SHIFT       (5U)
#define CRU_GATE_CON35_CLK_SUSPEND_USB3OTG1_EN_MASK        (0x1U << CRU_GATE_CON35_CLK_SUSPEND_USB3OTG1_EN_SHIFT)       /* 0x00000020 */
#define CRU_GATE_CON35_ACLK_MMU0_EN_SHIFT                  (11U)
#define CRU_GATE_CON35_ACLK_MMU0_EN_MASK                   (0x1U << CRU_GATE_CON35_ACLK_MMU0_EN_SHIFT)                  /* 0x00000800 */
#define CRU_GATE_CON35_ACLK_SLV_MMU0_EN_SHIFT              (13U)
#define CRU_GATE_CON35_ACLK_SLV_MMU0_EN_MASK               (0x1U << CRU_GATE_CON35_ACLK_SLV_MMU0_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON35_ACLK_MMU1_EN_SHIFT                  (14U)
#define CRU_GATE_CON35_ACLK_MMU1_EN_MASK                   (0x1U << CRU_GATE_CON35_ACLK_MMU1_EN_SHIFT)                  /* 0x00004000 */
/* GATE_CON36 */
#define CRU_GATE_CON36_OFFSET                              (0x890U)
#define CRU_GATE_CON36_ACLK_SLV_MMU1_EN_SHIFT              (0U)
#define CRU_GATE_CON36_ACLK_SLV_MMU1_EN_MASK               (0x1U << CRU_GATE_CON36_ACLK_SLV_MMU1_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON36_CLK_EXTREF_TIMEOUT_PHP_EN_SHIFT     (2U)
#define CRU_GATE_CON36_CLK_EXTREF_TIMEOUT_PHP_EN_MASK      (0x1U << CRU_GATE_CON36_CLK_EXTREF_TIMEOUT_PHP_EN_SHIFT)     /* 0x00000004 */
#define CRU_GATE_CON36_PCLK_PCIE1_EN_SHIFT                 (7U)
#define CRU_GATE_CON36_PCLK_PCIE1_EN_MASK                  (0x1U << CRU_GATE_CON36_PCLK_PCIE1_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON36_CLK_PCIE1_AUX_EN_SHIFT              (8U)
#define CRU_GATE_CON36_CLK_PCIE1_AUX_EN_MASK               (0x1U << CRU_GATE_CON36_CLK_PCIE1_AUX_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON36_ACLK_PCIE1_MSTR_EN_SHIFT            (9U)
#define CRU_GATE_CON36_ACLK_PCIE1_MSTR_EN_MASK             (0x1U << CRU_GATE_CON36_ACLK_PCIE1_MSTR_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON36_ACLK_PCIE1_SLV_EN_SHIFT             (10U)
#define CRU_GATE_CON36_ACLK_PCIE1_SLV_EN_MASK              (0x1U << CRU_GATE_CON36_ACLK_PCIE1_SLV_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON36_ACLK_PCIE1_DBI_EN_SHIFT             (11U)
#define CRU_GATE_CON36_ACLK_PCIE1_DBI_EN_MASK              (0x1U << CRU_GATE_CON36_ACLK_PCIE1_DBI_EN_SHIFT)             /* 0x00000800 */
/* GATE_CON37 */
#define CRU_GATE_CON37_OFFSET                              (0x894U)
#define CRU_GATE_CON37_CLK_RXOOB0_EN_SHIFT                 (0U)
#define CRU_GATE_CON37_CLK_RXOOB0_EN_MASK                  (0x1U << CRU_GATE_CON37_CLK_RXOOB0_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON37_CLK_RXOOB1_EN_SHIFT                 (1U)
#define CRU_GATE_CON37_CLK_RXOOB1_EN_MASK                  (0x1U << CRU_GATE_CON37_CLK_RXOOB1_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON37_CLK_PMALIVE0_EN_SHIFT               (2U)
#define CRU_GATE_CON37_CLK_PMALIVE0_EN_MASK                (0x1U << CRU_GATE_CON37_CLK_PMALIVE0_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON37_CLK_PMALIVE1_EN_SHIFT               (3U)
#define CRU_GATE_CON37_CLK_PMALIVE1_EN_MASK                (0x1U << CRU_GATE_CON37_CLK_PMALIVE1_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON37_ACLK_SATA0_EN_SHIFT                 (4U)
#define CRU_GATE_CON37_ACLK_SATA0_EN_MASK                  (0x1U << CRU_GATE_CON37_ACLK_SATA0_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON37_ACLK_SATA1_EN_SHIFT                 (5U)
#define CRU_GATE_CON37_ACLK_SATA1_EN_MASK                  (0x1U << CRU_GATE_CON37_ACLK_SATA1_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON37_CLK_ASIC1_EN_SHIFT                  (6U)
#define CRU_GATE_CON37_CLK_ASIC1_EN_MASK                   (0x1U << CRU_GATE_CON37_CLK_ASIC1_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON37_CLK_ASIC0_EN_SHIFT                  (7U)
#define CRU_GATE_CON37_CLK_ASIC0_EN_MASK                   (0x1U << CRU_GATE_CON37_CLK_ASIC0_EN_SHIFT)                  /* 0x00000080 */
/* GATE_CON38 */
#define CRU_GATE_CON38_OFFSET                              (0x898U)
#define CRU_GATE_CON38_CLK_USB3OTG1_PIPE_PCLK_EN_SHIFT     (0U)
#define CRU_GATE_CON38_CLK_USB3OTG1_PIPE_PCLK_EN_MASK      (0x1U << CRU_GATE_CON38_CLK_USB3OTG1_PIPE_PCLK_EN_SHIFT)     /* 0x00000001 */
#define CRU_GATE_CON38_CLK_USB3OTG1_UTMI_EN_SHIFT          (1U)
#define CRU_GATE_CON38_CLK_USB3OTG1_UTMI_EN_MASK           (0x1U << CRU_GATE_CON38_CLK_USB3OTG1_UTMI_EN_SHIFT)          /* 0x00000002 */
/* GATE_CON39 */
#define CRU_GATE_CON39_OFFSET                              (0x89CU)
#define CRU_GATE_CON39_CLK_USB3OTG0_PIPE_PCLK_EN_SHIFT     (0U)
#define CRU_GATE_CON39_CLK_USB3OTG0_PIPE_PCLK_EN_MASK      (0x1U << CRU_GATE_CON39_CLK_USB3OTG0_PIPE_PCLK_EN_SHIFT)     /* 0x00000001 */
#define CRU_GATE_CON39_CLK_USB3OTG0_UTMI_EN_SHIFT          (1U)
#define CRU_GATE_CON39_CLK_USB3OTG0_UTMI_EN_MASK           (0x1U << CRU_GATE_CON39_CLK_USB3OTG0_UTMI_EN_SHIFT)          /* 0x00000002 */
/* GATE_CON40 */
#define CRU_GATE_CON40_OFFSET                              (0x8A0U)
#define CRU_GATE_CON40_PCLK_CSIDPHY1_EN_SHIFT              (2U)
#define CRU_GATE_CON40_PCLK_CSIDPHY1_EN_MASK               (0x1U << CRU_GATE_CON40_PCLK_CSIDPHY1_EN_SHIFT)              /* 0x00000004 */
/* GATE_CON42 */
#define CRU_GATE_CON42_OFFSET                              (0x8A8U)
#define CRU_GATE_CON42_HCLK_SDGMAC_ROOT_EN_SHIFT           (0U)
#define CRU_GATE_CON42_HCLK_SDGMAC_ROOT_EN_MASK            (0x1U << CRU_GATE_CON42_HCLK_SDGMAC_ROOT_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON42_ACLK_SDGMAC_ROOT_EN_SHIFT           (1U)
#define CRU_GATE_CON42_ACLK_SDGMAC_ROOT_EN_MASK            (0x1U << CRU_GATE_CON42_ACLK_SDGMAC_ROOT_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON42_PCLK_SDGMAC_ROOT_EN_SHIFT           (2U)
#define CRU_GATE_CON42_PCLK_SDGMAC_ROOT_EN_MASK            (0x1U << CRU_GATE_CON42_PCLK_SDGMAC_ROOT_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON42_PCLK_SDGMAC_GRF_EN_SHIFT            (3U)
#define CRU_GATE_CON42_PCLK_SDGMAC_GRF_EN_MASK             (0x1U << CRU_GATE_CON42_PCLK_SDGMAC_GRF_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON42_PCLK_SDGMAC_BIU_EN_SHIFT            (4U)
#define CRU_GATE_CON42_PCLK_SDGMAC_BIU_EN_MASK             (0x1U << CRU_GATE_CON42_PCLK_SDGMAC_BIU_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON42_ACLK_SDGMAC_BIU_EN_SHIFT            (5U)
#define CRU_GATE_CON42_ACLK_SDGMAC_BIU_EN_MASK             (0x1U << CRU_GATE_CON42_ACLK_SDGMAC_BIU_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON42_HCLK_SDGMAC_BIU_EN_SHIFT            (6U)
#define CRU_GATE_CON42_HCLK_SDGMAC_BIU_EN_MASK             (0x1U << CRU_GATE_CON42_HCLK_SDGMAC_BIU_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON42_ACLK_GMAC0_EN_SHIFT                 (7U)
#define CRU_GATE_CON42_ACLK_GMAC0_EN_MASK                  (0x1U << CRU_GATE_CON42_ACLK_GMAC0_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON42_ACLK_GMAC1_EN_SHIFT                 (8U)
#define CRU_GATE_CON42_ACLK_GMAC1_EN_MASK                  (0x1U << CRU_GATE_CON42_ACLK_GMAC1_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON42_PCLK_GMAC0_EN_SHIFT                 (9U)
#define CRU_GATE_CON42_PCLK_GMAC0_EN_MASK                  (0x1U << CRU_GATE_CON42_PCLK_GMAC0_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON42_PCLK_GMAC1_EN_SHIFT                 (10U)
#define CRU_GATE_CON42_PCLK_GMAC1_EN_MASK                  (0x1U << CRU_GATE_CON42_PCLK_GMAC1_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON42_CCLK_SRC_SDIO_EN_SHIFT              (11U)
#define CRU_GATE_CON42_CCLK_SRC_SDIO_EN_MASK               (0x1U << CRU_GATE_CON42_CCLK_SRC_SDIO_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON42_HCLK_SDIO_EN_SHIFT                  (12U)
#define CRU_GATE_CON42_HCLK_SDIO_EN_MASK                   (0x1U << CRU_GATE_CON42_HCLK_SDIO_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON42_CLK_GMAC1_PTP_REF_EN_SHIFT          (13U)
#define CRU_GATE_CON42_CLK_GMAC1_PTP_REF_EN_MASK           (0x1U << CRU_GATE_CON42_CLK_GMAC1_PTP_REF_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON42_CLK_GMAC0_PTP_REF_EN_SHIFT          (14U)
#define CRU_GATE_CON42_CLK_GMAC0_PTP_REF_EN_MASK           (0x1U << CRU_GATE_CON42_CLK_GMAC0_PTP_REF_EN_SHIFT)          /* 0x00004000 */
#define CRU_GATE_CON42_CLK_GMAC1_PTP_REF_SRC_EN_SHIFT      (15U)
#define CRU_GATE_CON42_CLK_GMAC1_PTP_REF_SRC_EN_MASK       (0x1U << CRU_GATE_CON42_CLK_GMAC1_PTP_REF_SRC_EN_SHIFT)      /* 0x00008000 */
/* GATE_CON43 */
#define CRU_GATE_CON43_OFFSET                              (0x8ACU)
#define CRU_GATE_CON43_CLK_GMAC0_PTP_REF_SRC_EN_SHIFT      (0U)
#define CRU_GATE_CON43_CLK_GMAC0_PTP_REF_SRC_EN_MASK       (0x1U << CRU_GATE_CON43_CLK_GMAC0_PTP_REF_SRC_EN_SHIFT)      /* 0x00000001 */
#define CRU_GATE_CON43_CCLK_SRC_SDMMC0_EN_SHIFT            (1U)
#define CRU_GATE_CON43_CCLK_SRC_SDMMC0_EN_MASK             (0x1U << CRU_GATE_CON43_CCLK_SRC_SDMMC0_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON43_HCLK_SDMMC0_EN_SHIFT                (2U)
#define CRU_GATE_CON43_HCLK_SDMMC0_EN_MASK                 (0x1U << CRU_GATE_CON43_HCLK_SDMMC0_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON43_SCLK_FSPI1_X2_EN_SHIFT              (3U)
#define CRU_GATE_CON43_SCLK_FSPI1_X2_EN_MASK               (0x1U << CRU_GATE_CON43_SCLK_FSPI1_X2_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON43_HCLK_FSPI1_EN_SHIFT                 (4U)
#define CRU_GATE_CON43_HCLK_FSPI1_EN_MASK                  (0x1U << CRU_GATE_CON43_HCLK_FSPI1_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON43_ACLK_DSMC_ROOT_EN_SHIFT             (5U)
#define CRU_GATE_CON43_ACLK_DSMC_ROOT_EN_MASK              (0x1U << CRU_GATE_CON43_ACLK_DSMC_ROOT_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON43_ACLK_DSMC_BIU_EN_SHIFT              (6U)
#define CRU_GATE_CON43_ACLK_DSMC_BIU_EN_MASK               (0x1U << CRU_GATE_CON43_ACLK_DSMC_BIU_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON43_ACLK_DSMC_EN_SHIFT                  (7U)
#define CRU_GATE_CON43_ACLK_DSMC_EN_MASK                   (0x1U << CRU_GATE_CON43_ACLK_DSMC_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON43_PCLK_DSMC_EN_SHIFT                  (8U)
#define CRU_GATE_CON43_PCLK_DSMC_EN_MASK                   (0x1U << CRU_GATE_CON43_PCLK_DSMC_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON43_CLK_DSMC_SYS_EN_SHIFT               (9U)
#define CRU_GATE_CON43_CLK_DSMC_SYS_EN_MASK                (0x1U << CRU_GATE_CON43_CLK_DSMC_SYS_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON43_HCLK_FLEXBUS_EN_SHIFT               (10U)
#define CRU_GATE_CON43_HCLK_FLEXBUS_EN_MASK                (0x1U << CRU_GATE_CON43_HCLK_FLEXBUS_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON43_CLK_FLEXBUS_TX_EN_SHIFT             (11U)
#define CRU_GATE_CON43_CLK_FLEXBUS_TX_EN_MASK              (0x1U << CRU_GATE_CON43_CLK_FLEXBUS_TX_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON43_CLK_FLEXBUS_RX_EN_SHIFT             (12U)
#define CRU_GATE_CON43_CLK_FLEXBUS_RX_EN_MASK              (0x1U << CRU_GATE_CON43_CLK_FLEXBUS_RX_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON43_ACLK_FLEXBUS_EN_SHIFT               (13U)
#define CRU_GATE_CON43_ACLK_FLEXBUS_EN_MASK                (0x1U << CRU_GATE_CON43_ACLK_FLEXBUS_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON43_CLK_EXTREF_TIMEOUT_SDGMAC_EN_SHIFT  (14U)
#define CRU_GATE_CON43_CLK_EXTREF_TIMEOUT_SDGMAC_EN_MASK   (0x1U << CRU_GATE_CON43_CLK_EXTREF_TIMEOUT_SDGMAC_EN_SHIFT)  /* 0x00004000 */
/* GATE_CON45 */
#define CRU_GATE_CON45_OFFSET                              (0x8B4U)
#define CRU_GATE_CON45_HCLK_RKVDEC_ROOT_EN_SHIFT           (0U)
#define CRU_GATE_CON45_HCLK_RKVDEC_ROOT_EN_MASK            (0x1U << CRU_GATE_CON45_HCLK_RKVDEC_ROOT_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_PRE_EN_SHIFT       (1U)
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_PRE_EN_MASK        (0x1U << CRU_GATE_CON45_ACLK_RKVDEC_ROOT_PRE_EN_SHIFT)       /* 0x00000002 */
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_BAK_EN_SHIFT       (2U)
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_BAK_EN_MASK        (0x1U << CRU_GATE_CON45_ACLK_RKVDEC_ROOT_BAK_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON45_HCLK_RKVDEC_EN_SHIFT                (3U)
#define CRU_GATE_CON45_HCLK_RKVDEC_EN_MASK                 (0x1U << CRU_GATE_CON45_HCLK_RKVDEC_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON45_HCLK_RKVDEC_BIU_EN_SHIFT            (5U)
#define CRU_GATE_CON45_HCLK_RKVDEC_BIU_EN_MASK             (0x1U << CRU_GATE_CON45_HCLK_RKVDEC_BIU_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON45_ACLK_RKVDEC_BIU_EN_SHIFT            (6U)
#define CRU_GATE_CON45_ACLK_RKVDEC_BIU_EN_MASK             (0x1U << CRU_GATE_CON45_ACLK_RKVDEC_BIU_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_EN_SHIFT           (7U)
#define CRU_GATE_CON45_ACLK_RKVDEC_ROOT_EN_MASK            (0x1U << CRU_GATE_CON45_ACLK_RKVDEC_ROOT_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON45_CLK_RKVDEC_HEVC_CA_EN_SHIFT         (8U)
#define CRU_GATE_CON45_CLK_RKVDEC_HEVC_CA_EN_MASK          (0x1U << CRU_GATE_CON45_CLK_RKVDEC_HEVC_CA_EN_SHIFT)         /* 0x00000100 */
#define CRU_GATE_CON45_CLK_RKVDEC_CORE_EN_SHIFT            (9U)
#define CRU_GATE_CON45_CLK_RKVDEC_CORE_EN_MASK             (0x1U << CRU_GATE_CON45_CLK_RKVDEC_CORE_EN_SHIFT)            /* 0x00000200 */
/* GATE_CON47 */
#define CRU_GATE_CON47_OFFSET                              (0x8BCU)
#define CRU_GATE_CON47_ACLK_UFS_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON47_ACLK_UFS_ROOT_EN_MASK               (0x1U << CRU_GATE_CON47_ACLK_UFS_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON47_ACLK_USB_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON47_ACLK_USB_ROOT_EN_MASK               (0x1U << CRU_GATE_CON47_ACLK_USB_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON47_PCLK_USB_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON47_PCLK_USB_ROOT_EN_MASK               (0x1U << CRU_GATE_CON47_PCLK_USB_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON47_ACLK_USB_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON47_ACLK_USB_BIU_EN_MASK                (0x1U << CRU_GATE_CON47_ACLK_USB_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON47_PCLK_USBUFS_BIU_EN_SHIFT            (4U)
#define CRU_GATE_CON47_PCLK_USBUFS_BIU_EN_MASK             (0x1U << CRU_GATE_CON47_PCLK_USBUFS_BIU_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON47_ACLK_USB3OTG0_EN_SHIFT              (5U)
#define CRU_GATE_CON47_ACLK_USB3OTG0_EN_MASK               (0x1U << CRU_GATE_CON47_ACLK_USB3OTG0_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON47_CLK_REF_USB3OTG0_EN_SHIFT           (6U)
#define CRU_GATE_CON47_CLK_REF_USB3OTG0_EN_MASK            (0x1U << CRU_GATE_CON47_CLK_REF_USB3OTG0_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON47_CLK_SUSPEND_USB3OTG0_EN_SHIFT       (7U)
#define CRU_GATE_CON47_CLK_SUSPEND_USB3OTG0_EN_MASK        (0x1U << CRU_GATE_CON47_CLK_SUSPEND_USB3OTG0_EN_SHIFT)       /* 0x00000080 */
#define CRU_GATE_CON47_ACLK_UFS_BIU_EN_SHIFT               (10U)
#define CRU_GATE_CON47_ACLK_UFS_BIU_EN_MASK                (0x1U << CRU_GATE_CON47_ACLK_UFS_BIU_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON47_ACLK_MMU2_EN_SHIFT                  (12U)
#define CRU_GATE_CON47_ACLK_MMU2_EN_MASK                   (0x1U << CRU_GATE_CON47_ACLK_MMU2_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON47_ACLK_SLV_MMU2_EN_SHIFT              (13U)
#define CRU_GATE_CON47_ACLK_SLV_MMU2_EN_MASK               (0x1U << CRU_GATE_CON47_ACLK_SLV_MMU2_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON47_ACLK_UFS_SYS_EN_SHIFT               (15U)
#define CRU_GATE_CON47_ACLK_UFS_SYS_EN_MASK                (0x1U << CRU_GATE_CON47_ACLK_UFS_SYS_EN_SHIFT)               /* 0x00008000 */
/* GATE_CON48 */
#define CRU_GATE_CON48_OFFSET                              (0x8C0U)
#define CRU_GATE_CON48_PCLK_USBUFS_GRF_EN_SHIFT            (1U)
#define CRU_GATE_CON48_PCLK_USBUFS_GRF_EN_MASK             (0x1U << CRU_GATE_CON48_PCLK_USBUFS_GRF_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON48_PCLK_UFS_GRF_EN_SHIFT               (2U)
#define CRU_GATE_CON48_PCLK_UFS_GRF_EN_MASK                (0x1U << CRU_GATE_CON48_PCLK_UFS_GRF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON48_CLK_EXTREF_TIMEOUT_USB_EN_SHIFT     (3U)
#define CRU_GATE_CON48_CLK_EXTREF_TIMEOUT_USB_EN_MASK      (0x1U << CRU_GATE_CON48_CLK_EXTREF_TIMEOUT_USB_EN_SHIFT)     /* 0x00000008 */
/* GATE_CON49 */
#define CRU_GATE_CON49_OFFSET                              (0x8C4U)
#define CRU_GATE_CON49_ACLK_VPU_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON49_ACLK_VPU_ROOT_EN_MASK               (0x1U << CRU_GATE_CON49_ACLK_VPU_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON49_ACLK_VPU_MID_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON49_ACLK_VPU_MID_ROOT_EN_MASK           (0x1U << CRU_GATE_CON49_ACLK_VPU_MID_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON49_HCLK_VPU_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON49_HCLK_VPU_ROOT_EN_MASK               (0x1U << CRU_GATE_CON49_HCLK_VPU_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON49_ACLK_JPEG_ROOT_EN_SHIFT             (3U)
#define CRU_GATE_CON49_ACLK_JPEG_ROOT_EN_MASK              (0x1U << CRU_GATE_CON49_ACLK_JPEG_ROOT_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON49_ACLK_VPU_LOW_ROOT_EN_SHIFT          (4U)
#define CRU_GATE_CON49_ACLK_VPU_LOW_ROOT_EN_MASK           (0x1U << CRU_GATE_CON49_ACLK_VPU_LOW_ROOT_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON49_HCLK_VPU_BIU_EN_SHIFT               (6U)
#define CRU_GATE_CON49_HCLK_VPU_BIU_EN_MASK                (0x1U << CRU_GATE_CON49_HCLK_VPU_BIU_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON49_ACLK_JPEG_BIU_EN_SHIFT              (7U)
#define CRU_GATE_CON49_ACLK_JPEG_BIU_EN_MASK               (0x1U << CRU_GATE_CON49_ACLK_JPEG_BIU_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON49_ACLK_RGA_BIU_EN_SHIFT               (10U)
#define CRU_GATE_CON49_ACLK_RGA_BIU_EN_MASK                (0x1U << CRU_GATE_CON49_ACLK_RGA_BIU_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON49_ACLK_VDPP_BIU_EN_SHIFT              (11U)
#define CRU_GATE_CON49_ACLK_VDPP_BIU_EN_MASK               (0x1U << CRU_GATE_CON49_ACLK_VDPP_BIU_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON49_ACLK_EBC_BIU_EN_SHIFT               (12U)
#define CRU_GATE_CON49_ACLK_EBC_BIU_EN_MASK                (0x1U << CRU_GATE_CON49_ACLK_EBC_BIU_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON49_HCLK_RGA2E_0_EN_SHIFT               (13U)
#define CRU_GATE_CON49_HCLK_RGA2E_0_EN_MASK                (0x1U << CRU_GATE_CON49_HCLK_RGA2E_0_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON49_ACLK_RGA2E_0_EN_SHIFT               (14U)
#define CRU_GATE_CON49_ACLK_RGA2E_0_EN_MASK                (0x1U << CRU_GATE_CON49_ACLK_RGA2E_0_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON49_CLK_CORE_RGA2E_0_EN_SHIFT           (15U)
#define CRU_GATE_CON49_CLK_CORE_RGA2E_0_EN_MASK            (0x1U << CRU_GATE_CON49_CLK_CORE_RGA2E_0_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON50 */
#define CRU_GATE_CON50_OFFSET                              (0x8C8U)
#define CRU_GATE_CON50_ACLK_JPEG_EN_SHIFT                  (0U)
#define CRU_GATE_CON50_ACLK_JPEG_EN_MASK                   (0x1U << CRU_GATE_CON50_ACLK_JPEG_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON50_HCLK_JPEG_EN_SHIFT                  (1U)
#define CRU_GATE_CON50_HCLK_JPEG_EN_MASK                   (0x1U << CRU_GATE_CON50_HCLK_JPEG_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON50_HCLK_VDPP_EN_SHIFT                  (2U)
#define CRU_GATE_CON50_HCLK_VDPP_EN_MASK                   (0x1U << CRU_GATE_CON50_HCLK_VDPP_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON50_ACLK_VDPP_EN_SHIFT                  (3U)
#define CRU_GATE_CON50_ACLK_VDPP_EN_MASK                   (0x1U << CRU_GATE_CON50_ACLK_VDPP_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON50_CLK_CORE_VDPP_EN_SHIFT              (4U)
#define CRU_GATE_CON50_CLK_CORE_VDPP_EN_MASK               (0x1U << CRU_GATE_CON50_CLK_CORE_VDPP_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON50_HCLK_RGA2E_1_EN_SHIFT               (5U)
#define CRU_GATE_CON50_HCLK_RGA2E_1_EN_MASK                (0x1U << CRU_GATE_CON50_HCLK_RGA2E_1_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON50_ACLK_RGA2E_1_EN_SHIFT               (6U)
#define CRU_GATE_CON50_ACLK_RGA2E_1_EN_MASK                (0x1U << CRU_GATE_CON50_ACLK_RGA2E_1_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON50_CLK_CORE_RGA2E_1_EN_SHIFT           (7U)
#define CRU_GATE_CON50_CLK_CORE_RGA2E_1_EN_MASK            (0x1U << CRU_GATE_CON50_CLK_CORE_RGA2E_1_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON50_DCLK_EBC_FRAC_SRC_EN_SHIFT          (9U)
#define CRU_GATE_CON50_DCLK_EBC_FRAC_SRC_EN_MASK           (0x1U << CRU_GATE_CON50_DCLK_EBC_FRAC_SRC_EN_SHIFT)          /* 0x00000200 */
#define CRU_GATE_CON50_HCLK_EBC_EN_SHIFT                   (10U)
#define CRU_GATE_CON50_HCLK_EBC_EN_MASK                    (0x1U << CRU_GATE_CON50_HCLK_EBC_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON50_ACLK_EBC_EN_SHIFT                   (11U)
#define CRU_GATE_CON50_ACLK_EBC_EN_MASK                    (0x1U << CRU_GATE_CON50_ACLK_EBC_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON50_DCLK_EBC_EN_SHIFT                   (12U)
#define CRU_GATE_CON50_DCLK_EBC_EN_MASK                    (0x1U << CRU_GATE_CON50_DCLK_EBC_EN_SHIFT)                   /* 0x00001000 */
/* GATE_CON51 */
#define CRU_GATE_CON51_OFFSET                              (0x8CCU)
#define CRU_GATE_CON51_HCLK_VEPU0_ROOT_EN_SHIFT            (0U)
#define CRU_GATE_CON51_HCLK_VEPU0_ROOT_EN_MASK             (0x1U << CRU_GATE_CON51_HCLK_VEPU0_ROOT_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON51_ACLK_VEPU0_ROOT_EN_SHIFT            (1U)
#define CRU_GATE_CON51_ACLK_VEPU0_ROOT_EN_MASK             (0x1U << CRU_GATE_CON51_ACLK_VEPU0_ROOT_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON51_HCLK_VEPU0_BIU_EN_SHIFT             (2U)
#define CRU_GATE_CON51_HCLK_VEPU0_BIU_EN_MASK              (0x1U << CRU_GATE_CON51_HCLK_VEPU0_BIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON51_ACLK_VEPU0_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON51_ACLK_VEPU0_BIU_EN_MASK              (0x1U << CRU_GATE_CON51_ACLK_VEPU0_BIU_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON51_HCLK_VEPU0_EN_SHIFT                 (4U)
#define CRU_GATE_CON51_HCLK_VEPU0_EN_MASK                  (0x1U << CRU_GATE_CON51_HCLK_VEPU0_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON51_ACLK_VEPU0_EN_SHIFT                 (5U)
#define CRU_GATE_CON51_ACLK_VEPU0_EN_MASK                  (0x1U << CRU_GATE_CON51_ACLK_VEPU0_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON51_CLK_VEPU0_CORE_EN_SHIFT             (6U)
#define CRU_GATE_CON51_CLK_VEPU0_CORE_EN_MASK              (0x1U << CRU_GATE_CON51_CLK_VEPU0_CORE_EN_SHIFT)             /* 0x00000040 */
/* GATE_CON53 */
#define CRU_GATE_CON53_OFFSET                              (0x8D4U)
#define CRU_GATE_CON53_ACLK_VI_ROOT_EN_SHIFT               (0U)
#define CRU_GATE_CON53_ACLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON53_ACLK_VI_ROOT_EN_SHIFT)               /* 0x00000001 */
#define CRU_GATE_CON53_HCLK_VI_ROOT_EN_SHIFT               (1U)
#define CRU_GATE_CON53_HCLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON53_HCLK_VI_ROOT_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON53_PCLK_VI_ROOT_EN_SHIFT               (2U)
#define CRU_GATE_CON53_PCLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON53_PCLK_VI_ROOT_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON53_ACLK_VI_BIU_EN_SHIFT                (3U)
#define CRU_GATE_CON53_ACLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON53_ACLK_VI_BIU_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON53_HCLK_VI_BIU_EN_SHIFT                (4U)
#define CRU_GATE_CON53_HCLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON53_HCLK_VI_BIU_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON53_PCLK_VI_BIU_EN_SHIFT                (5U)
#define CRU_GATE_CON53_PCLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON53_PCLK_VI_BIU_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON53_DCLK_VICAP_EN_SHIFT                 (6U)
#define CRU_GATE_CON53_DCLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON53_DCLK_VICAP_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON53_ACLK_VICAP_EN_SHIFT                 (7U)
#define CRU_GATE_CON53_ACLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON53_ACLK_VICAP_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON53_HCLK_VICAP_EN_SHIFT                 (8U)
#define CRU_GATE_CON53_HCLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON53_HCLK_VICAP_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON53_CLK_ISP0_CORE_EN_SHIFT              (9U)
#define CRU_GATE_CON53_CLK_ISP0_CORE_EN_MASK               (0x1U << CRU_GATE_CON53_CLK_ISP0_CORE_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON53_CLK_ISP0_CORE_MARVIN_EN_SHIFT       (10U)
#define CRU_GATE_CON53_CLK_ISP0_CORE_MARVIN_EN_MASK        (0x1U << CRU_GATE_CON53_CLK_ISP0_CORE_MARVIN_EN_SHIFT)       /* 0x00000400 */
#define CRU_GATE_CON53_CLK_ISP0_CORE_VICAP_EN_SHIFT        (11U)
#define CRU_GATE_CON53_CLK_ISP0_CORE_VICAP_EN_MASK         (0x1U << CRU_GATE_CON53_CLK_ISP0_CORE_VICAP_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON53_ACLK_ISP0_EN_SHIFT                  (12U)
#define CRU_GATE_CON53_ACLK_ISP0_EN_MASK                   (0x1U << CRU_GATE_CON53_ACLK_ISP0_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON53_HCLK_ISP0_EN_SHIFT                  (13U)
#define CRU_GATE_CON53_HCLK_ISP0_EN_MASK                   (0x1U << CRU_GATE_CON53_HCLK_ISP0_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON53_ACLK_VPSS_EN_SHIFT                  (15U)
#define CRU_GATE_CON53_ACLK_VPSS_EN_MASK                   (0x1U << CRU_GATE_CON53_ACLK_VPSS_EN_SHIFT)                  /* 0x00008000 */
/* GATE_CON54 */
#define CRU_GATE_CON54_OFFSET                              (0x8D8U)
#define CRU_GATE_CON54_HCLK_VPSS_EN_SHIFT                  (0U)
#define CRU_GATE_CON54_HCLK_VPSS_EN_MASK                   (0x1U << CRU_GATE_CON54_HCLK_VPSS_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON54_CLK_CORE_VPSS_EN_SHIFT              (1U)
#define CRU_GATE_CON54_CLK_CORE_VPSS_EN_MASK               (0x1U << CRU_GATE_CON54_CLK_CORE_VPSS_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON54_PCLK_CSI_HOST_0_EN_SHIFT            (4U)
#define CRU_GATE_CON54_PCLK_CSI_HOST_0_EN_MASK             (0x1U << CRU_GATE_CON54_PCLK_CSI_HOST_0_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON54_PCLK_CSI_HOST_1_EN_SHIFT            (5U)
#define CRU_GATE_CON54_PCLK_CSI_HOST_1_EN_MASK             (0x1U << CRU_GATE_CON54_PCLK_CSI_HOST_1_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON54_PCLK_CSI_HOST_2_EN_SHIFT            (6U)
#define CRU_GATE_CON54_PCLK_CSI_HOST_2_EN_MASK             (0x1U << CRU_GATE_CON54_PCLK_CSI_HOST_2_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON54_PCLK_CSI_HOST_3_EN_SHIFT            (7U)
#define CRU_GATE_CON54_PCLK_CSI_HOST_3_EN_MASK             (0x1U << CRU_GATE_CON54_PCLK_CSI_HOST_3_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON54_PCLK_CSI_HOST_4_EN_SHIFT            (8U)
#define CRU_GATE_CON54_PCLK_CSI_HOST_4_EN_MASK             (0x1U << CRU_GATE_CON54_PCLK_CSI_HOST_4_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON54_ICLK_CSIHOST01_EN_SHIFT             (10U)
#define CRU_GATE_CON54_ICLK_CSIHOST01_EN_MASK              (0x1U << CRU_GATE_CON54_ICLK_CSIHOST01_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON54_ICLK_CSIHOST0_EN_SHIFT              (11U)
#define CRU_GATE_CON54_ICLK_CSIHOST0_EN_MASK               (0x1U << CRU_GATE_CON54_ICLK_CSIHOST0_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON54_CLK_ISP_PVTPLL_SRC_EN_SHIFT         (12U)
#define CRU_GATE_CON54_CLK_ISP_PVTPLL_SRC_EN_MASK          (0x1U << CRU_GATE_CON54_CLK_ISP_PVTPLL_SRC_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON54_ACLK_VI_ROOT_INTER_EN_SHIFT         (13U)
#define CRU_GATE_CON54_ACLK_VI_ROOT_INTER_EN_MASK          (0x1U << CRU_GATE_CON54_ACLK_VI_ROOT_INTER_EN_SHIFT)         /* 0x00002000 */
/* GATE_CON59 */
#define CRU_GATE_CON59_OFFSET                              (0x8ECU)
#define CRU_GATE_CON59_CLK_VICAP_I0CLK_EN_SHIFT            (1U)
#define CRU_GATE_CON59_CLK_VICAP_I0CLK_EN_MASK             (0x1U << CRU_GATE_CON59_CLK_VICAP_I0CLK_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON59_CLK_VICAP_I1CLK_EN_SHIFT            (2U)
#define CRU_GATE_CON59_CLK_VICAP_I1CLK_EN_MASK             (0x1U << CRU_GATE_CON59_CLK_VICAP_I1CLK_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON59_CLK_VICAP_I2CLK_EN_SHIFT            (3U)
#define CRU_GATE_CON59_CLK_VICAP_I2CLK_EN_MASK             (0x1U << CRU_GATE_CON59_CLK_VICAP_I2CLK_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON59_CLK_VICAP_I3CLK_EN_SHIFT            (4U)
#define CRU_GATE_CON59_CLK_VICAP_I3CLK_EN_MASK             (0x1U << CRU_GATE_CON59_CLK_VICAP_I3CLK_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON59_CLK_VICAP_I4CLK_EN_SHIFT            (5U)
#define CRU_GATE_CON59_CLK_VICAP_I4CLK_EN_MASK             (0x1U << CRU_GATE_CON59_CLK_VICAP_I4CLK_EN_SHIFT)            /* 0x00000020 */
/* GATE_CON61 */
#define CRU_GATE_CON61_OFFSET                              (0x8F4U)
#define CRU_GATE_CON61_ACLK_VOP_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON61_ACLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON61_ACLK_VOP_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON61_HCLK_VOP_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON61_HCLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON61_HCLK_VOP_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON61_PCLK_VOP_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON61_PCLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON61_PCLK_VOP_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON61_ACLK_VOP_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON61_ACLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON61_ACLK_VOP_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON61_ACLK_VOP2_BIU_EN_SHIFT              (5U)
#define CRU_GATE_CON61_ACLK_VOP2_BIU_EN_MASK               (0x1U << CRU_GATE_CON61_ACLK_VOP2_BIU_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON61_HCLK_VOP_BIU_EN_SHIFT               (6U)
#define CRU_GATE_CON61_HCLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON61_HCLK_VOP_BIU_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON61_PCLK_VOP_BIU_EN_SHIFT               (7U)
#define CRU_GATE_CON61_PCLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON61_PCLK_VOP_BIU_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON61_HCLK_VOP_EN_SHIFT                   (8U)
#define CRU_GATE_CON61_HCLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON61_HCLK_VOP_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON61_ACLK_VOP_EN_SHIFT                   (9U)
#define CRU_GATE_CON61_ACLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON61_ACLK_VOP_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON61_DCLK_VP0_SRC_EN_SHIFT               (10U)
#define CRU_GATE_CON61_DCLK_VP0_SRC_EN_MASK                (0x1U << CRU_GATE_CON61_DCLK_VP0_SRC_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON61_DCLK_VP1_SRC_EN_SHIFT               (11U)
#define CRU_GATE_CON61_DCLK_VP1_SRC_EN_MASK                (0x1U << CRU_GATE_CON61_DCLK_VP1_SRC_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON61_DCLK_VP2_SRC_EN_SHIFT               (12U)
#define CRU_GATE_CON61_DCLK_VP2_SRC_EN_MASK                (0x1U << CRU_GATE_CON61_DCLK_VP2_SRC_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON61_DCLK_VP0_EN_SHIFT                   (13U)
#define CRU_GATE_CON61_DCLK_VP0_EN_MASK                    (0x1U << CRU_GATE_CON61_DCLK_VP0_EN_SHIFT)                   /* 0x00002000 */
/* GATE_CON62 */
#define CRU_GATE_CON62_OFFSET                              (0x8F8U)
#define CRU_GATE_CON62_DCLK_VP1_EN_SHIFT                   (0U)
#define CRU_GATE_CON62_DCLK_VP1_EN_MASK                    (0x1U << CRU_GATE_CON62_DCLK_VP1_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GATE_CON62_DCLK_VP2_EN_SHIFT                   (1U)
#define CRU_GATE_CON62_DCLK_VP2_EN_MASK                    (0x1U << CRU_GATE_CON62_DCLK_VP2_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON62_PCLK_VOP2_BIU_EN_SHIFT              (2U)
#define CRU_GATE_CON62_PCLK_VOP2_BIU_EN_MASK               (0x1U << CRU_GATE_CON62_PCLK_VOP2_BIU_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON62_PCLK_VOPGRF_EN_SHIFT                (3U)
#define CRU_GATE_CON62_PCLK_VOPGRF_EN_MASK                 (0x1U << CRU_GATE_CON62_PCLK_VOPGRF_EN_SHIFT)                /* 0x00000008 */
/* GATE_CON63 */
#define CRU_GATE_CON63_OFFSET                              (0x8FCU)
#define CRU_GATE_CON63_ACLK_VO0_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON63_ACLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON63_ACLK_VO0_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON63_HCLK_VO0_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON63_HCLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON63_HCLK_VO0_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON63_PCLK_VO0_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON63_PCLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON63_PCLK_VO0_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON63_HCLK_VO0_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON63_HCLK_VO0_BIU_EN_MASK                (0x1U << CRU_GATE_CON63_HCLK_VO0_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON63_PCLK_VO0_BIU_EN_SHIFT               (7U)
#define CRU_GATE_CON63_PCLK_VO0_BIU_EN_MASK                (0x1U << CRU_GATE_CON63_PCLK_VO0_BIU_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON63_ACLK_HDCP0_BIU_EN_SHIFT             (9U)
#define CRU_GATE_CON63_ACLK_HDCP0_BIU_EN_MASK              (0x1U << CRU_GATE_CON63_ACLK_HDCP0_BIU_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON63_PCLK_VO0_GRF_EN_SHIFT               (10U)
#define CRU_GATE_CON63_PCLK_VO0_GRF_EN_MASK                (0x1U << CRU_GATE_CON63_PCLK_VO0_GRF_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON63_ACLK_HDCP0_EN_SHIFT                 (12U)
#define CRU_GATE_CON63_ACLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON63_ACLK_HDCP0_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON63_HCLK_HDCP0_EN_SHIFT                 (13U)
#define CRU_GATE_CON63_HCLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON63_HCLK_HDCP0_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON63_PCLK_HDCP0_EN_SHIFT                 (14U)
#define CRU_GATE_CON63_PCLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON63_PCLK_HDCP0_EN_SHIFT)                 /* 0x00004000 */
/* GATE_CON64 */
#define CRU_GATE_CON64_OFFSET                              (0x900U)
#define CRU_GATE_CON64_CLK_TRNG0_SKP_EN_SHIFT              (4U)
#define CRU_GATE_CON64_CLK_TRNG0_SKP_EN_MASK               (0x1U << CRU_GATE_CON64_CLK_TRNG0_SKP_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON64_PCLK_DSIHOST0_EN_SHIFT              (5U)
#define CRU_GATE_CON64_PCLK_DSIHOST0_EN_MASK               (0x1U << CRU_GATE_CON64_PCLK_DSIHOST0_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON64_CLK_DSIHOST0_EN_SHIFT               (6U)
#define CRU_GATE_CON64_CLK_DSIHOST0_EN_MASK                (0x1U << CRU_GATE_CON64_CLK_DSIHOST0_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON64_PCLK_HDMITX0_EN_SHIFT               (7U)
#define CRU_GATE_CON64_PCLK_HDMITX0_EN_MASK                (0x1U << CRU_GATE_CON64_PCLK_HDMITX0_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON64_CLK_HDMITX0_EARC_EN_SHIFT           (8U)
#define CRU_GATE_CON64_CLK_HDMITX0_EARC_EN_MASK            (0x1U << CRU_GATE_CON64_CLK_HDMITX0_EARC_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON64_CLK_HDMITX0_REF_EN_SHIFT            (9U)
#define CRU_GATE_CON64_CLK_HDMITX0_REF_EN_MASK             (0x1U << CRU_GATE_CON64_CLK_HDMITX0_REF_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON64_CLK_EXTREF_TIMEOUT_VO0_EN_SHIFT     (11U)
#define CRU_GATE_CON64_CLK_EXTREF_TIMEOUT_VO0_EN_MASK      (0x1U << CRU_GATE_CON64_CLK_EXTREF_TIMEOUT_VO0_EN_SHIFT)     /* 0x00000800 */
#define CRU_GATE_CON64_PCLK_EDP0_EN_SHIFT                  (13U)
#define CRU_GATE_CON64_PCLK_EDP0_EN_MASK                   (0x1U << CRU_GATE_CON64_PCLK_EDP0_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON64_CLK_EDP0_24M_EN_SHIFT               (14U)
#define CRU_GATE_CON64_CLK_EDP0_24M_EN_MASK                (0x1U << CRU_GATE_CON64_CLK_EDP0_24M_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON64_CLK_EDP0_200M_EN_SHIFT              (15U)
#define CRU_GATE_CON64_CLK_EDP0_200M_EN_MASK               (0x1U << CRU_GATE_CON64_CLK_EDP0_200M_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON65 */
#define CRU_GATE_CON65_OFFSET                              (0x904U)
#define CRU_GATE_CON65_MCLK_SAI5_8CH_SRC_EN_SHIFT          (3U)
#define CRU_GATE_CON65_MCLK_SAI5_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON65_MCLK_SAI5_8CH_SRC_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON65_MCLK_SAI5_8CH_EN_SHIFT              (4U)
#define CRU_GATE_CON65_MCLK_SAI5_8CH_EN_MASK               (0x1U << CRU_GATE_CON65_MCLK_SAI5_8CH_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON65_HCLK_SAI5_8CH_EN_SHIFT              (5U)
#define CRU_GATE_CON65_HCLK_SAI5_8CH_EN_MASK               (0x1U << CRU_GATE_CON65_HCLK_SAI5_8CH_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON65_MCLK_SAI6_8CH_SRC_EN_SHIFT          (7U)
#define CRU_GATE_CON65_MCLK_SAI6_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON65_MCLK_SAI6_8CH_SRC_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON65_MCLK_SAI6_8CH_EN_SHIFT              (8U)
#define CRU_GATE_CON65_MCLK_SAI6_8CH_EN_MASK               (0x1U << CRU_GATE_CON65_MCLK_SAI6_8CH_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON65_HCLK_SAI6_8CH_EN_SHIFT              (9U)
#define CRU_GATE_CON65_HCLK_SAI6_8CH_EN_MASK               (0x1U << CRU_GATE_CON65_HCLK_SAI6_8CH_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON65_HCLK_SPDIF_TX2_EN_SHIFT             (10U)
#define CRU_GATE_CON65_HCLK_SPDIF_TX2_EN_MASK              (0x1U << CRU_GATE_CON65_HCLK_SPDIF_TX2_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON65_MCLK_SPDIF_TX2_EN_SHIFT             (13U)
#define CRU_GATE_CON65_MCLK_SPDIF_TX2_EN_MASK              (0x1U << CRU_GATE_CON65_MCLK_SPDIF_TX2_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON65_HCLK_SPDIFRX2_EN_SHIFT              (14U)
#define CRU_GATE_CON65_HCLK_SPDIFRX2_EN_MASK               (0x1U << CRU_GATE_CON65_HCLK_SPDIFRX2_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON65_MCLK_SPDIFRX2_EN_SHIFT              (15U)
#define CRU_GATE_CON65_MCLK_SPDIFRX2_EN_MASK               (0x1U << CRU_GATE_CON65_MCLK_SPDIFRX2_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON66 */
#define CRU_GATE_CON66_OFFSET                              (0x908U)
#define CRU_GATE_CON66_HCLK_SAI8_8CH_EN_SHIFT              (0U)
#define CRU_GATE_CON66_HCLK_SAI8_8CH_EN_MASK               (0x1U << CRU_GATE_CON66_HCLK_SAI8_8CH_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON66_MCLK_SAI8_8CH_SRC_EN_SHIFT          (1U)
#define CRU_GATE_CON66_MCLK_SAI8_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON66_MCLK_SAI8_8CH_SRC_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON66_MCLK_SAI8_8CH_EN_SHIFT              (2U)
#define CRU_GATE_CON66_MCLK_SAI8_8CH_EN_MASK               (0x1U << CRU_GATE_CON66_MCLK_SAI8_8CH_EN_SHIFT)              /* 0x00000004 */
/* GATE_CON67 */
#define CRU_GATE_CON67_OFFSET                              (0x90CU)
#define CRU_GATE_CON67_ACLK_VO1_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON67_ACLK_VO1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON67_ACLK_VO1_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON67_HCLK_VO1_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON67_HCLK_VO1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON67_HCLK_VO1_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON67_PCLK_VO1_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON67_PCLK_VO1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON67_PCLK_VO1_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON67_HCLK_VO1_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON67_HCLK_VO1_BIU_EN_MASK                (0x1U << CRU_GATE_CON67_HCLK_VO1_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON67_PCLK_VO1_BIU_EN_SHIFT               (6U)
#define CRU_GATE_CON67_PCLK_VO1_BIU_EN_MASK                (0x1U << CRU_GATE_CON67_PCLK_VO1_BIU_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON67_MCLK_SAI7_8CH_SRC_EN_SHIFT          (8U)
#define CRU_GATE_CON67_MCLK_SAI7_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON67_MCLK_SAI7_8CH_SRC_EN_SHIFT)          /* 0x00000100 */
#define CRU_GATE_CON67_MCLK_SAI7_8CH_EN_SHIFT              (9U)
#define CRU_GATE_CON67_MCLK_SAI7_8CH_EN_MASK               (0x1U << CRU_GATE_CON67_MCLK_SAI7_8CH_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON67_HCLK_SAI7_8CH_EN_SHIFT              (10U)
#define CRU_GATE_CON67_HCLK_SAI7_8CH_EN_MASK               (0x1U << CRU_GATE_CON67_HCLK_SAI7_8CH_EN_SHIFT)              /* 0x00000400 */
#define CRU_GATE_CON67_HCLK_SPDIF_TX3_EN_SHIFT             (11U)
#define CRU_GATE_CON67_HCLK_SPDIF_TX3_EN_MASK              (0x1U << CRU_GATE_CON67_HCLK_SPDIF_TX3_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON67_HCLK_SPDIF_TX4_EN_SHIFT             (12U)
#define CRU_GATE_CON67_HCLK_SPDIF_TX4_EN_MASK              (0x1U << CRU_GATE_CON67_HCLK_SPDIF_TX4_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON67_HCLK_SPDIF_TX5_EN_SHIFT             (13U)
#define CRU_GATE_CON67_HCLK_SPDIF_TX5_EN_MASK              (0x1U << CRU_GATE_CON67_HCLK_SPDIF_TX5_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON67_MCLK_SPDIF_TX3_EN_SHIFT             (14U)
#define CRU_GATE_CON67_MCLK_SPDIF_TX3_EN_MASK              (0x1U << CRU_GATE_CON67_MCLK_SPDIF_TX3_EN_SHIFT)             /* 0x00004000 */
#define CRU_GATE_CON67_CLK_AUX16MHZ_0_EN_SHIFT             (15U)
#define CRU_GATE_CON67_CLK_AUX16MHZ_0_EN_MASK              (0x1U << CRU_GATE_CON67_CLK_AUX16MHZ_0_EN_SHIFT)             /* 0x00008000 */
/* GATE_CON68 */
#define CRU_GATE_CON68_OFFSET                              (0x910U)
#define CRU_GATE_CON68_ACLK_DP0_EN_SHIFT                   (0U)
#define CRU_GATE_CON68_ACLK_DP0_EN_MASK                    (0x1U << CRU_GATE_CON68_ACLK_DP0_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GATE_CON68_PCLK_DP0_EN_SHIFT                   (1U)
#define CRU_GATE_CON68_PCLK_DP0_EN_MASK                    (0x1U << CRU_GATE_CON68_PCLK_DP0_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON68_PCLK_VO1_GRF_EN_SHIFT               (2U)
#define CRU_GATE_CON68_PCLK_VO1_GRF_EN_MASK                (0x1U << CRU_GATE_CON68_PCLK_VO1_GRF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON68_ACLK_HDCP1_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON68_ACLK_HDCP1_BIU_EN_MASK              (0x1U << CRU_GATE_CON68_ACLK_HDCP1_BIU_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON68_ACLK_HDCP1_EN_SHIFT                 (4U)
#define CRU_GATE_CON68_ACLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON68_ACLK_HDCP1_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON68_HCLK_HDCP1_EN_SHIFT                 (5U)
#define CRU_GATE_CON68_HCLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON68_HCLK_HDCP1_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON68_PCLK_HDCP1_EN_SHIFT                 (6U)
#define CRU_GATE_CON68_PCLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON68_PCLK_HDCP1_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON68_CLK_TRNG1_SKP_EN_SHIFT              (7U)
#define CRU_GATE_CON68_CLK_TRNG1_SKP_EN_MASK               (0x1U << CRU_GATE_CON68_CLK_TRNG1_SKP_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON68_HCLK_SAI9_8CH_EN_SHIFT              (9U)
#define CRU_GATE_CON68_HCLK_SAI9_8CH_EN_MASK               (0x1U << CRU_GATE_CON68_HCLK_SAI9_8CH_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON68_MCLK_SAI9_8CH_SRC_EN_SHIFT          (10U)
#define CRU_GATE_CON68_MCLK_SAI9_8CH_SRC_EN_MASK           (0x1U << CRU_GATE_CON68_MCLK_SAI9_8CH_SRC_EN_SHIFT)          /* 0x00000400 */
#define CRU_GATE_CON68_MCLK_SAI9_8CH_EN_SHIFT              (11U)
#define CRU_GATE_CON68_MCLK_SAI9_8CH_EN_MASK               (0x1U << CRU_GATE_CON68_MCLK_SAI9_8CH_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON68_MCLK_SPDIF_TX4_EN_SHIFT             (12U)
#define CRU_GATE_CON68_MCLK_SPDIF_TX4_EN_MASK              (0x1U << CRU_GATE_CON68_MCLK_SPDIF_TX4_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON68_MCLK_SPDIF_TX5_EN_SHIFT             (13U)
#define CRU_GATE_CON68_MCLK_SPDIF_TX5_EN_MASK              (0x1U << CRU_GATE_CON68_MCLK_SPDIF_TX5_EN_SHIFT)             /* 0x00002000 */
/* GATE_CON69 */
#define CRU_GATE_CON69_OFFSET                              (0x914U)
#define CRU_GATE_CON69_CLK_GPU_SRC_PRE_EN_SHIFT            (1U)
#define CRU_GATE_CON69_CLK_GPU_SRC_PRE_EN_MASK             (0x1U << CRU_GATE_CON69_CLK_GPU_SRC_PRE_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON69_CLK_GPU_INNER_EN_SHIFT              (2U)
#define CRU_GATE_CON69_CLK_GPU_INNER_EN_MASK               (0x1U << CRU_GATE_CON69_CLK_GPU_INNER_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON69_CLK_GPU_EN_SHIFT                    (3U)
#define CRU_GATE_CON69_CLK_GPU_EN_MASK                     (0x1U << CRU_GATE_CON69_CLK_GPU_EN_SHIFT)                    /* 0x00000008 */
#define CRU_GATE_CON69_CLK_GPU_PVTPLL_SRC_EN_SHIFT         (4U)
#define CRU_GATE_CON69_CLK_GPU_PVTPLL_SRC_EN_MASK          (0x1U << CRU_GATE_CON69_CLK_GPU_PVTPLL_SRC_EN_SHIFT)         /* 0x00000010 */
#define CRU_GATE_CON69_ACLK_S_GPU_BIU_EN_SHIFT             (6U)
#define CRU_GATE_CON69_ACLK_S_GPU_BIU_EN_MASK              (0x1U << CRU_GATE_CON69_ACLK_S_GPU_BIU_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON69_ACLK_M0_GPU_BIU_EN_SHIFT            (7U)
#define CRU_GATE_CON69_ACLK_M0_GPU_BIU_EN_MASK             (0x1U << CRU_GATE_CON69_ACLK_M0_GPU_BIU_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON69_PCLK_GPU_ROOT_EN_SHIFT              (8U)
#define CRU_GATE_CON69_PCLK_GPU_ROOT_EN_MASK               (0x1U << CRU_GATE_CON69_PCLK_GPU_ROOT_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON69_PCLK_GPU_BIU_EN_SHIFT               (9U)
#define CRU_GATE_CON69_PCLK_GPU_BIU_EN_MASK                (0x1U << CRU_GATE_CON69_PCLK_GPU_BIU_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON69_PCLK_GPU_GRF_EN_SHIFT               (13U)
#define CRU_GATE_CON69_PCLK_GPU_GRF_EN_MASK                (0x1U << CRU_GATE_CON69_PCLK_GPU_GRF_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON69_CLK_REF_PVTPLL_GPU_EN_SHIFT         (14U)
#define CRU_GATE_CON69_CLK_REF_PVTPLL_GPU_EN_MASK          (0x1U << CRU_GATE_CON69_CLK_REF_PVTPLL_GPU_EN_SHIFT)         /* 0x00004000 */
#define CRU_GATE_CON69_PCLK_PVTPLL_GPU_EN_SHIFT            (15U)
#define CRU_GATE_CON69_PCLK_PVTPLL_GPU_EN_MASK             (0x1U << CRU_GATE_CON69_PCLK_PVTPLL_GPU_EN_SHIFT)            /* 0x00008000 */
/* GATE_CON72 */
#define CRU_GATE_CON72_OFFSET                              (0x920U)
#define CRU_GATE_CON72_ACLK_CENTER_ROOT_EN_SHIFT           (0U)
#define CRU_GATE_CON72_ACLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON72_ACLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON72_ACLK_CENTER_LOW_ROOT_EN_SHIFT       (1U)
#define CRU_GATE_CON72_ACLK_CENTER_LOW_ROOT_EN_MASK        (0x1U << CRU_GATE_CON72_ACLK_CENTER_LOW_ROOT_EN_SHIFT)       /* 0x00000002 */
#define CRU_GATE_CON72_HCLK_CENTER_ROOT_EN_SHIFT           (2U)
#define CRU_GATE_CON72_HCLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON72_HCLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON72_PCLK_CENTER_ROOT_EN_SHIFT           (3U)
#define CRU_GATE_CON72_PCLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON72_PCLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON72_ACLK_CENTER_BIU_EN_SHIFT            (4U)
#define CRU_GATE_CON72_ACLK_CENTER_BIU_EN_MASK             (0x1U << CRU_GATE_CON72_ACLK_CENTER_BIU_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON72_ACLK_DMA2DDR_EN_SHIFT               (5U)
#define CRU_GATE_CON72_ACLK_DMA2DDR_EN_MASK                (0x1U << CRU_GATE_CON72_ACLK_DMA2DDR_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON72_ACLK_DDR_SHAREMEM_EN_SHIFT          (6U)
#define CRU_GATE_CON72_ACLK_DDR_SHAREMEM_EN_MASK           (0x1U << CRU_GATE_CON72_ACLK_DDR_SHAREMEM_EN_SHIFT)          /* 0x00000040 */
#define CRU_GATE_CON72_ACLK_DDR_SHAREMEM_BIU_EN_SHIFT      (7U)
#define CRU_GATE_CON72_ACLK_DDR_SHAREMEM_BIU_EN_MASK       (0x1U << CRU_GATE_CON72_ACLK_DDR_SHAREMEM_BIU_EN_SHIFT)      /* 0x00000080 */
#define CRU_GATE_CON72_HCLK_CENTER_BIU_EN_SHIFT            (8U)
#define CRU_GATE_CON72_HCLK_CENTER_BIU_EN_MASK             (0x1U << CRU_GATE_CON72_HCLK_CENTER_BIU_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON72_PCLK_CENTER_GRF_EN_SHIFT            (9U)
#define CRU_GATE_CON72_PCLK_CENTER_GRF_EN_MASK             (0x1U << CRU_GATE_CON72_PCLK_CENTER_GRF_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON72_PCLK_DMA2DDR_EN_SHIFT               (10U)
#define CRU_GATE_CON72_PCLK_DMA2DDR_EN_MASK                (0x1U << CRU_GATE_CON72_PCLK_DMA2DDR_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON72_PCLK_SHAREMEM_EN_SHIFT              (11U)
#define CRU_GATE_CON72_PCLK_SHAREMEM_EN_MASK               (0x1U << CRU_GATE_CON72_PCLK_SHAREMEM_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON72_PCLK_CENTER_BIU_EN_SHIFT            (12U)
#define CRU_GATE_CON72_PCLK_CENTER_BIU_EN_MASK             (0x1U << CRU_GATE_CON72_PCLK_CENTER_BIU_EN_SHIFT)            /* 0x00001000 */
/* GATE_CON78 */
#define CRU_GATE_CON78_OFFSET                              (0x938U)
#define CRU_GATE_CON78_HCLK_VEPU1_ROOT_EN_SHIFT            (0U)
#define CRU_GATE_CON78_HCLK_VEPU1_ROOT_EN_MASK             (0x1U << CRU_GATE_CON78_HCLK_VEPU1_ROOT_EN_SHIFT)            /* 0x00000001 */
/* GATE_CON79 */
#define CRU_GATE_CON79_OFFSET                              (0x93CU)
#define CRU_GATE_CON79_ACLK_VEPU1_ROOT_EN_SHIFT            (0U)
#define CRU_GATE_CON79_ACLK_VEPU1_ROOT_EN_MASK             (0x1U << CRU_GATE_CON79_ACLK_VEPU1_ROOT_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON79_HCLK_VEPU1_BIU_EN_SHIFT             (1U)
#define CRU_GATE_CON79_HCLK_VEPU1_BIU_EN_MASK              (0x1U << CRU_GATE_CON79_HCLK_VEPU1_BIU_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON79_ACLK_VEPU1_BIU_EN_SHIFT             (2U)
#define CRU_GATE_CON79_ACLK_VEPU1_BIU_EN_MASK              (0x1U << CRU_GATE_CON79_ACLK_VEPU1_BIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON79_HCLK_VEPU1_EN_SHIFT                 (3U)
#define CRU_GATE_CON79_HCLK_VEPU1_EN_MASK                  (0x1U << CRU_GATE_CON79_HCLK_VEPU1_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON79_ACLK_VEPU1_EN_SHIFT                 (4U)
#define CRU_GATE_CON79_ACLK_VEPU1_EN_MASK                  (0x1U << CRU_GATE_CON79_ACLK_VEPU1_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON79_CLK_VEPU1_CORE_EN_SHIFT             (5U)
#define CRU_GATE_CON79_CLK_VEPU1_CORE_EN_MASK              (0x1U << CRU_GATE_CON79_CLK_VEPU1_CORE_EN_SHIFT)             /* 0x00000020 */
/* SOFTRST_CON01 */
#define CRU_SOFTRST_CON01_OFFSET                           (0xA04U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON01_ARESETN_TOP_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON01_PRESETN_TOP_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON01_PRESETN_TOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON01_PRESETN_TOP_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON01_ARESETN_TOP_MID_BIU_SHIFT        (6U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_MID_BIU_MASK         (0x1U << CRU_SOFTRST_CON01_ARESETN_TOP_MID_BIU_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON01_ARESETN_SECURE_HIGH_BIU_SHIFT    (7U)
#define CRU_SOFTRST_CON01_ARESETN_SECURE_HIGH_BIU_MASK     (0x1U << CRU_SOFTRST_CON01_ARESETN_SECURE_HIGH_BIU_SHIFT)    /* 0x00000080 */
#define CRU_SOFTRST_CON01_HRESETN_TOP_BIU_SHIFT            (14U)
#define CRU_SOFTRST_CON01_HRESETN_TOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON01_HRESETN_TOP_BIU_SHIFT)            /* 0x00004000 */
/* SOFTRST_CON02 */
#define CRU_SOFTRST_CON02_OFFSET                           (0xA08U)
#define CRU_SOFTRST_CON02_HRESETN_VO0VOP_CHANNEL_BIU_SHIFT (0U)
#define CRU_SOFTRST_CON02_HRESETN_VO0VOP_CHANNEL_BIU_MASK  (0x1U << CRU_SOFTRST_CON02_HRESETN_VO0VOP_CHANNEL_BIU_SHIFT) /* 0x00000001 */
#define CRU_SOFTRST_CON02_ARESETN_VO0VOP_CHANNEL_BIU_SHIFT (1U)
#define CRU_SOFTRST_CON02_ARESETN_VO0VOP_CHANNEL_BIU_MASK  (0x1U << CRU_SOFTRST_CON02_ARESETN_VO0VOP_CHANNEL_BIU_SHIFT) /* 0x00000002 */
/* SOFTRST_CON06 */
#define CRU_SOFTRST_CON06_OFFSET                           (0xA18U)
#define CRU_SOFTRST_CON06_RESETN_BISRINTF_SHIFT            (2U)
#define CRU_SOFTRST_CON06_RESETN_BISRINTF_MASK             (0x1U << CRU_SOFTRST_CON06_RESETN_BISRINTF_SHIFT)            /* 0x00000004 */
/* SOFTRST_CON07 */
#define CRU_SOFTRST_CON07_OFFSET                           (0xA1CU)
#define CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_SHIFT          (2U)
#define CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_MASK           (0x1U << CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_0_SHIFT         (3U)
#define CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_0_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_0_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_1_SHIFT         (4U)
#define CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_1_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_ASRC_2CH_1_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_0_SHIFT         (5U)
#define CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_0_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_0_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_1_SHIFT         (6U)
#define CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_1_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_ASRC_4CH_1_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON07_RESETN_ASRC_2CH_0_SHIFT          (7U)
#define CRU_SOFTRST_CON07_RESETN_ASRC_2CH_0_MASK           (0x1U << CRU_SOFTRST_CON07_RESETN_ASRC_2CH_0_SHIFT)          /* 0x00000080 */
#define CRU_SOFTRST_CON07_RESETN_ASRC_2CH_1_SHIFT          (8U)
#define CRU_SOFTRST_CON07_RESETN_ASRC_2CH_1_MASK           (0x1U << CRU_SOFTRST_CON07_RESETN_ASRC_2CH_1_SHIFT)          /* 0x00000100 */
#define CRU_SOFTRST_CON07_RESETN_ASRC_4CH_0_SHIFT          (9U)
#define CRU_SOFTRST_CON07_RESETN_ASRC_4CH_0_MASK           (0x1U << CRU_SOFTRST_CON07_RESETN_ASRC_4CH_0_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON07_RESETN_ASRC_4CH_1_SHIFT          (10U)
#define CRU_SOFTRST_CON07_RESETN_ASRC_4CH_1_MASK           (0x1U << CRU_SOFTRST_CON07_RESETN_ASRC_4CH_1_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON07_MRESETN_SAI0_8CH_SHIFT           (12U)
#define CRU_SOFTRST_CON07_MRESETN_SAI0_8CH_MASK            (0x1U << CRU_SOFTRST_CON07_MRESETN_SAI0_8CH_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON07_HRESETN_SAI0_8CH_SHIFT           (13U)
#define CRU_SOFTRST_CON07_HRESETN_SAI0_8CH_MASK            (0x1U << CRU_SOFTRST_CON07_HRESETN_SAI0_8CH_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON07_HRESETN_SPDIFRX0_SHIFT           (14U)
#define CRU_SOFTRST_CON07_HRESETN_SPDIFRX0_MASK            (0x1U << CRU_SOFTRST_CON07_HRESETN_SPDIFRX0_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON07_MRESETN_SPDIFRX0_SHIFT           (15U)
#define CRU_SOFTRST_CON07_MRESETN_SPDIFRX0_MASK            (0x1U << CRU_SOFTRST_CON07_MRESETN_SPDIFRX0_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON08 */
#define CRU_SOFTRST_CON08_OFFSET                           (0xA20U)
#define CRU_SOFTRST_CON08_HRESETN_SPDIFRX1_SHIFT           (0U)
#define CRU_SOFTRST_CON08_HRESETN_SPDIFRX1_MASK            (0x1U << CRU_SOFTRST_CON08_HRESETN_SPDIFRX1_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON08_MRESETN_SPDIFRX1_SHIFT           (1U)
#define CRU_SOFTRST_CON08_MRESETN_SPDIFRX1_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_SPDIFRX1_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON08_MRESETN_SAI1_8CH_SHIFT           (5U)
#define CRU_SOFTRST_CON08_MRESETN_SAI1_8CH_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_SAI1_8CH_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON08_HRESETN_SAI1_8CH_SHIFT           (6U)
#define CRU_SOFTRST_CON08_HRESETN_SAI1_8CH_MASK            (0x1U << CRU_SOFTRST_CON08_HRESETN_SAI1_8CH_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON08_MRESETN_SAI2_2CH_SHIFT           (8U)
#define CRU_SOFTRST_CON08_MRESETN_SAI2_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_SAI2_2CH_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON08_HRESETN_SAI2_2CH_SHIFT           (10U)
#define CRU_SOFTRST_CON08_HRESETN_SAI2_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_HRESETN_SAI2_2CH_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON08_MRESETN_SAI3_2CH_SHIFT           (12U)
#define CRU_SOFTRST_CON08_MRESETN_SAI3_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_SAI3_2CH_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON08_HRESETN_SAI3_2CH_SHIFT           (14U)
#define CRU_SOFTRST_CON08_HRESETN_SAI3_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_HRESETN_SAI3_2CH_SHIFT)           /* 0x00004000 */
/* SOFTRST_CON09 */
#define CRU_SOFTRST_CON09_OFFSET                           (0xA24U)
#define CRU_SOFTRST_CON09_MRESETN_SAI4_2CH_SHIFT           (0U)
#define CRU_SOFTRST_CON09_MRESETN_SAI4_2CH_MASK            (0x1U << CRU_SOFTRST_CON09_MRESETN_SAI4_2CH_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON09_HRESETN_SAI4_2CH_SHIFT           (2U)
#define CRU_SOFTRST_CON09_HRESETN_SAI4_2CH_MASK            (0x1U << CRU_SOFTRST_CON09_HRESETN_SAI4_2CH_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON09_HRESETN_ACDCDIG_DSM_SHIFT        (3U)
#define CRU_SOFTRST_CON09_HRESETN_ACDCDIG_DSM_MASK         (0x1U << CRU_SOFTRST_CON09_HRESETN_ACDCDIG_DSM_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON09_MRESETN_ACDCDIG_DSM_SHIFT        (4U)
#define CRU_SOFTRST_CON09_MRESETN_ACDCDIG_DSM_MASK         (0x1U << CRU_SOFTRST_CON09_MRESETN_ACDCDIG_DSM_SHIFT)        /* 0x00000010 */
#define CRU_SOFTRST_CON09_RESETN_PDM1_SHIFT                (5U)
#define CRU_SOFTRST_CON09_RESETN_PDM1_MASK                 (0x1U << CRU_SOFTRST_CON09_RESETN_PDM1_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON09_HRESETN_PDM1_SHIFT               (7U)
#define CRU_SOFTRST_CON09_HRESETN_PDM1_MASK                (0x1U << CRU_SOFTRST_CON09_HRESETN_PDM1_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON09_MRESETN_PDM1_SHIFT               (8U)
#define CRU_SOFTRST_CON09_MRESETN_PDM1_MASK                (0x1U << CRU_SOFTRST_CON09_MRESETN_PDM1_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON09_HRESETN_SPDIF_TX0_SHIFT          (9U)
#define CRU_SOFTRST_CON09_HRESETN_SPDIF_TX0_MASK           (0x1U << CRU_SOFTRST_CON09_HRESETN_SPDIF_TX0_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON09_MRESETN_SPDIF_TX0_SHIFT          (10U)
#define CRU_SOFTRST_CON09_MRESETN_SPDIF_TX0_MASK           (0x1U << CRU_SOFTRST_CON09_MRESETN_SPDIF_TX0_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON09_HRESETN_SPDIF_TX1_SHIFT          (11U)
#define CRU_SOFTRST_CON09_HRESETN_SPDIF_TX1_MASK           (0x1U << CRU_SOFTRST_CON09_HRESETN_SPDIF_TX1_SHIFT)          /* 0x00000800 */
#define CRU_SOFTRST_CON09_MRESETN_SPDIF_TX1_SHIFT          (12U)
#define CRU_SOFTRST_CON09_MRESETN_SPDIF_TX1_MASK           (0x1U << CRU_SOFTRST_CON09_MRESETN_SPDIF_TX1_SHIFT)          /* 0x00001000 */
/* SOFTRST_CON11 */
#define CRU_SOFTRST_CON11_OFFSET                           (0xA2CU)
#define CRU_SOFTRST_CON11_ARESETN_BUS_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON11_ARESETN_BUS_BIU_MASK             (0x1U << CRU_SOFTRST_CON11_ARESETN_BUS_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON11_PRESETN_BUS_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON11_PRESETN_BUS_BIU_MASK             (0x1U << CRU_SOFTRST_CON11_PRESETN_BUS_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON11_PRESETN_CRU_SHIFT                (5U)
#define CRU_SOFTRST_CON11_PRESETN_CRU_MASK                 (0x1U << CRU_SOFTRST_CON11_PRESETN_CRU_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON11_HRESETN_CAN0_SHIFT               (6U)
#define CRU_SOFTRST_CON11_HRESETN_CAN0_MASK                (0x1U << CRU_SOFTRST_CON11_HRESETN_CAN0_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON11_RESETN_CAN0_SHIFT                (7U)
#define CRU_SOFTRST_CON11_RESETN_CAN0_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_CAN0_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON11_HRESETN_CAN1_SHIFT               (8U)
#define CRU_SOFTRST_CON11_HRESETN_CAN1_MASK                (0x1U << CRU_SOFTRST_CON11_HRESETN_CAN1_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON11_RESETN_CAN1_SHIFT                (9U)
#define CRU_SOFTRST_CON11_RESETN_CAN1_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_CAN1_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON11_PRESETN_INTMUX2BUS_SHIFT         (12U)
#define CRU_SOFTRST_CON11_PRESETN_INTMUX2BUS_MASK          (0x1U << CRU_SOFTRST_CON11_PRESETN_INTMUX2BUS_SHIFT)         /* 0x00001000 */
#define CRU_SOFTRST_CON11_PRESETN_VCCIO_IOC_SHIFT          (13U)
#define CRU_SOFTRST_CON11_PRESETN_VCCIO_IOC_MASK           (0x1U << CRU_SOFTRST_CON11_PRESETN_VCCIO_IOC_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON11_HRESETN_BUS_BIU_SHIFT            (14U)
#define CRU_SOFTRST_CON11_HRESETN_BUS_BIU_MASK             (0x1U << CRU_SOFTRST_CON11_HRESETN_BUS_BIU_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON11_RESETN_KEY_SHIFT_SHIFT           (15U)
#define CRU_SOFTRST_CON11_RESETN_KEY_SHIFT_MASK            (0x1U << CRU_SOFTRST_CON11_RESETN_KEY_SHIFT_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON12 */
#define CRU_SOFTRST_CON12_OFFSET                           (0xA30U)
#define CRU_SOFTRST_CON12_PRESETN_I2C1_SHIFT               (0U)
#define CRU_SOFTRST_CON12_PRESETN_I2C1_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C1_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON12_PRESETN_I2C2_SHIFT               (1U)
#define CRU_SOFTRST_CON12_PRESETN_I2C2_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C2_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON12_PRESETN_I2C3_SHIFT               (2U)
#define CRU_SOFTRST_CON12_PRESETN_I2C3_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C3_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON12_PRESETN_I2C4_SHIFT               (3U)
#define CRU_SOFTRST_CON12_PRESETN_I2C4_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C4_SHIFT)               /* 0x00000008 */
#define CRU_SOFTRST_CON12_PRESETN_I2C5_SHIFT               (4U)
#define CRU_SOFTRST_CON12_PRESETN_I2C5_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C5_SHIFT)               /* 0x00000010 */
#define CRU_SOFTRST_CON12_PRESETN_I2C6_SHIFT               (5U)
#define CRU_SOFTRST_CON12_PRESETN_I2C6_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C6_SHIFT)               /* 0x00000020 */
#define CRU_SOFTRST_CON12_PRESETN_I2C7_SHIFT               (6U)
#define CRU_SOFTRST_CON12_PRESETN_I2C7_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C7_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON12_PRESETN_I2C8_SHIFT               (7U)
#define CRU_SOFTRST_CON12_PRESETN_I2C8_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C8_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON12_PRESETN_I2C9_SHIFT               (8U)
#define CRU_SOFTRST_CON12_PRESETN_I2C9_MASK                (0x1U << CRU_SOFTRST_CON12_PRESETN_I2C9_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON12_PRESETN_WDT_BUSMCU_SHIFT         (9U)
#define CRU_SOFTRST_CON12_PRESETN_WDT_BUSMCU_MASK          (0x1U << CRU_SOFTRST_CON12_PRESETN_WDT_BUSMCU_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON12_TRESETN_WDT_BUSMCU_SHIFT         (10U)
#define CRU_SOFTRST_CON12_TRESETN_WDT_BUSMCU_MASK          (0x1U << CRU_SOFTRST_CON12_TRESETN_WDT_BUSMCU_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON12_ARESETN_GIC_SHIFT                (11U)
#define CRU_SOFTRST_CON12_ARESETN_GIC_MASK                 (0x1U << CRU_SOFTRST_CON12_ARESETN_GIC_SHIFT)                /* 0x00000800 */
#define CRU_SOFTRST_CON12_RESETN_I2C1_SHIFT                (12U)
#define CRU_SOFTRST_CON12_RESETN_I2C1_MASK                 (0x1U << CRU_SOFTRST_CON12_RESETN_I2C1_SHIFT)                /* 0x00001000 */
#define CRU_SOFTRST_CON12_RESETN_I2C2_SHIFT                (13U)
#define CRU_SOFTRST_CON12_RESETN_I2C2_MASK                 (0x1U << CRU_SOFTRST_CON12_RESETN_I2C2_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON12_RESETN_I2C3_SHIFT                (14U)
#define CRU_SOFTRST_CON12_RESETN_I2C3_MASK                 (0x1U << CRU_SOFTRST_CON12_RESETN_I2C3_SHIFT)                /* 0x00004000 */
#define CRU_SOFTRST_CON12_RESETN_I2C4_SHIFT                (15U)
#define CRU_SOFTRST_CON12_RESETN_I2C4_MASK                 (0x1U << CRU_SOFTRST_CON12_RESETN_I2C4_SHIFT)                /* 0x00008000 */
/* SOFTRST_CON13 */
#define CRU_SOFTRST_CON13_OFFSET                           (0xA34U)
#define CRU_SOFTRST_CON13_RESETN_I2C5_SHIFT                (0U)
#define CRU_SOFTRST_CON13_RESETN_I2C5_MASK                 (0x1U << CRU_SOFTRST_CON13_RESETN_I2C5_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON13_RESETN_I2C6_SHIFT                (1U)
#define CRU_SOFTRST_CON13_RESETN_I2C6_MASK                 (0x1U << CRU_SOFTRST_CON13_RESETN_I2C6_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON13_RESETN_I2C7_SHIFT                (2U)
#define CRU_SOFTRST_CON13_RESETN_I2C7_MASK                 (0x1U << CRU_SOFTRST_CON13_RESETN_I2C7_SHIFT)                /* 0x00000004 */
#define CRU_SOFTRST_CON13_RESETN_I2C8_SHIFT                (3U)
#define CRU_SOFTRST_CON13_RESETN_I2C8_MASK                 (0x1U << CRU_SOFTRST_CON13_RESETN_I2C8_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON13_RESETN_I2C9_SHIFT                (4U)
#define CRU_SOFTRST_CON13_RESETN_I2C9_MASK                 (0x1U << CRU_SOFTRST_CON13_RESETN_I2C9_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON13_PRESETN_SARADC_SHIFT             (6U)
#define CRU_SOFTRST_CON13_PRESETN_SARADC_MASK              (0x1U << CRU_SOFTRST_CON13_PRESETN_SARADC_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON13_RESETN_SARADC_SHIFT              (7U)
#define CRU_SOFTRST_CON13_RESETN_SARADC_MASK               (0x1U << CRU_SOFTRST_CON13_RESETN_SARADC_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON13_PRESETN_TSADC_SHIFT              (8U)
#define CRU_SOFTRST_CON13_PRESETN_TSADC_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_TSADC_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON13_RESETN_TSADC_SHIFT               (9U)
#define CRU_SOFTRST_CON13_RESETN_TSADC_MASK                (0x1U << CRU_SOFTRST_CON13_RESETN_TSADC_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON13_PRESETN_UART0_SHIFT              (10U)
#define CRU_SOFTRST_CON13_PRESETN_UART0_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART0_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON13_PRESETN_UART2_SHIFT              (11U)
#define CRU_SOFTRST_CON13_PRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART2_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON13_PRESETN_UART3_SHIFT              (12U)
#define CRU_SOFTRST_CON13_PRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART3_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON13_PRESETN_UART4_SHIFT              (13U)
#define CRU_SOFTRST_CON13_PRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART4_SHIFT)              /* 0x00002000 */
#define CRU_SOFTRST_CON13_PRESETN_UART5_SHIFT              (14U)
#define CRU_SOFTRST_CON13_PRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART5_SHIFT)              /* 0x00004000 */
#define CRU_SOFTRST_CON13_PRESETN_UART6_SHIFT              (15U)
#define CRU_SOFTRST_CON13_PRESETN_UART6_MASK               (0x1U << CRU_SOFTRST_CON13_PRESETN_UART6_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON14 */
#define CRU_SOFTRST_CON14_OFFSET                           (0xA38U)
#define CRU_SOFTRST_CON14_PRESETN_UART7_SHIFT              (0U)
#define CRU_SOFTRST_CON14_PRESETN_UART7_MASK               (0x1U << CRU_SOFTRST_CON14_PRESETN_UART7_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON14_PRESETN_UART8_SHIFT              (1U)
#define CRU_SOFTRST_CON14_PRESETN_UART8_MASK               (0x1U << CRU_SOFTRST_CON14_PRESETN_UART8_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON14_PRESETN_UART9_SHIFT              (2U)
#define CRU_SOFTRST_CON14_PRESETN_UART9_MASK               (0x1U << CRU_SOFTRST_CON14_PRESETN_UART9_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON14_PRESETN_UART10_SHIFT             (3U)
#define CRU_SOFTRST_CON14_PRESETN_UART10_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_UART10_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON14_PRESETN_UART11_SHIFT             (4U)
#define CRU_SOFTRST_CON14_PRESETN_UART11_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_UART11_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON14_SRESETN_UART0_SHIFT              (5U)
#define CRU_SOFTRST_CON14_SRESETN_UART0_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART0_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON14_SRESETN_UART2_SHIFT              (6U)
#define CRU_SOFTRST_CON14_SRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART2_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON14_SRESETN_UART3_SHIFT              (9U)
#define CRU_SOFTRST_CON14_SRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART3_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON14_SRESETN_UART4_SHIFT              (12U)
#define CRU_SOFTRST_CON14_SRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART4_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON14_SRESETN_UART5_SHIFT              (15U)
#define CRU_SOFTRST_CON14_SRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART5_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON15 */
#define CRU_SOFTRST_CON15_OFFSET                           (0xA3CU)
#define CRU_SOFTRST_CON15_SRESETN_UART6_SHIFT              (2U)
#define CRU_SOFTRST_CON15_SRESETN_UART6_MASK               (0x1U << CRU_SOFTRST_CON15_SRESETN_UART6_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON15_SRESETN_UART7_SHIFT              (5U)
#define CRU_SOFTRST_CON15_SRESETN_UART7_MASK               (0x1U << CRU_SOFTRST_CON15_SRESETN_UART7_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON15_SRESETN_UART8_SHIFT              (8U)
#define CRU_SOFTRST_CON15_SRESETN_UART8_MASK               (0x1U << CRU_SOFTRST_CON15_SRESETN_UART8_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON15_SRESETN_UART9_SHIFT              (9U)
#define CRU_SOFTRST_CON15_SRESETN_UART9_MASK               (0x1U << CRU_SOFTRST_CON15_SRESETN_UART9_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON15_SRESETN_UART10_SHIFT             (10U)
#define CRU_SOFTRST_CON15_SRESETN_UART10_MASK              (0x1U << CRU_SOFTRST_CON15_SRESETN_UART10_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON15_SRESETN_UART11_SHIFT             (11U)
#define CRU_SOFTRST_CON15_SRESETN_UART11_MASK              (0x1U << CRU_SOFTRST_CON15_SRESETN_UART11_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON15_PRESETN_SPI0_SHIFT               (13U)
#define CRU_SOFTRST_CON15_PRESETN_SPI0_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_SPI0_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON15_PRESETN_SPI1_SHIFT               (14U)
#define CRU_SOFTRST_CON15_PRESETN_SPI1_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_SPI1_SHIFT)               /* 0x00004000 */
#define CRU_SOFTRST_CON15_PRESETN_SPI2_SHIFT               (15U)
#define CRU_SOFTRST_CON15_PRESETN_SPI2_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_SPI2_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON16 */
#define CRU_SOFTRST_CON16_OFFSET                           (0xA40U)
#define CRU_SOFTRST_CON16_PRESETN_SPI3_SHIFT               (0U)
#define CRU_SOFTRST_CON16_PRESETN_SPI3_MASK                (0x1U << CRU_SOFTRST_CON16_PRESETN_SPI3_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON16_PRESETN_SPI4_SHIFT               (1U)
#define CRU_SOFTRST_CON16_PRESETN_SPI4_MASK                (0x1U << CRU_SOFTRST_CON16_PRESETN_SPI4_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON16_RESETN_SPI0_SHIFT                (2U)
#define CRU_SOFTRST_CON16_RESETN_SPI0_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_SPI0_SHIFT)                /* 0x00000004 */
#define CRU_SOFTRST_CON16_RESETN_SPI1_SHIFT                (3U)
#define CRU_SOFTRST_CON16_RESETN_SPI1_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_SPI1_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON16_RESETN_SPI2_SHIFT                (4U)
#define CRU_SOFTRST_CON16_RESETN_SPI2_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_SPI2_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON16_RESETN_SPI3_SHIFT                (5U)
#define CRU_SOFTRST_CON16_RESETN_SPI3_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_SPI3_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON16_RESETN_SPI4_SHIFT                (6U)
#define CRU_SOFTRST_CON16_RESETN_SPI4_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_SPI4_SHIFT)                /* 0x00000040 */
#define CRU_SOFTRST_CON16_PRESETN_WDT0_SHIFT               (7U)
#define CRU_SOFTRST_CON16_PRESETN_WDT0_MASK                (0x1U << CRU_SOFTRST_CON16_PRESETN_WDT0_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON16_TRESETN_WDT0_SHIFT               (8U)
#define CRU_SOFTRST_CON16_TRESETN_WDT0_MASK                (0x1U << CRU_SOFTRST_CON16_TRESETN_WDT0_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON16_PRESETN_SYS_GRF_SHIFT            (9U)
#define CRU_SOFTRST_CON16_PRESETN_SYS_GRF_MASK             (0x1U << CRU_SOFTRST_CON16_PRESETN_SYS_GRF_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON16_PRESETN_PWM1_SHIFT               (10U)
#define CRU_SOFTRST_CON16_PRESETN_PWM1_MASK                (0x1U << CRU_SOFTRST_CON16_PRESETN_PWM1_SHIFT)               /* 0x00000400 */
#define CRU_SOFTRST_CON16_RESETN_PWM1_SHIFT                (11U)
#define CRU_SOFTRST_CON16_RESETN_PWM1_MASK                 (0x1U << CRU_SOFTRST_CON16_RESETN_PWM1_SHIFT)                /* 0x00000800 */
/* SOFTRST_CON17 */
#define CRU_SOFTRST_CON17_OFFSET                           (0xA44U)
#define CRU_SOFTRST_CON17_PRESETN_BUSTIMER0_SHIFT          (3U)
#define CRU_SOFTRST_CON17_PRESETN_BUSTIMER0_MASK           (0x1U << CRU_SOFTRST_CON17_PRESETN_BUSTIMER0_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON17_PRESETN_BUSTIMER1_SHIFT          (4U)
#define CRU_SOFTRST_CON17_PRESETN_BUSTIMER1_MASK           (0x1U << CRU_SOFTRST_CON17_PRESETN_BUSTIMER1_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON17_RESETN_TIMER0_SHIFT              (6U)
#define CRU_SOFTRST_CON17_RESETN_TIMER0_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER0_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON17_RESETN_TIMER1_SHIFT              (7U)
#define CRU_SOFTRST_CON17_RESETN_TIMER1_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER1_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON17_RESETN_TIMER2_SHIFT              (8U)
#define CRU_SOFTRST_CON17_RESETN_TIMER2_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER2_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON17_RESETN_TIMER3_SHIFT              (9U)
#define CRU_SOFTRST_CON17_RESETN_TIMER3_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER3_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON17_RESETN_TIMER4_SHIFT              (10U)
#define CRU_SOFTRST_CON17_RESETN_TIMER4_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER4_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON17_RESETN_TIMER5_SHIFT              (11U)
#define CRU_SOFTRST_CON17_RESETN_TIMER5_MASK               (0x1U << CRU_SOFTRST_CON17_RESETN_TIMER5_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON17_PRESETN_BUSIOC_SHIFT             (12U)
#define CRU_SOFTRST_CON17_PRESETN_BUSIOC_MASK              (0x1U << CRU_SOFTRST_CON17_PRESETN_BUSIOC_SHIFT)             /* 0x00001000 */
#define CRU_SOFTRST_CON17_PRESETN_MAILBOX0_SHIFT           (13U)
#define CRU_SOFTRST_CON17_PRESETN_MAILBOX0_MASK            (0x1U << CRU_SOFTRST_CON17_PRESETN_MAILBOX0_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON17_PRESETN_GPIO1_SHIFT              (15U)
#define CRU_SOFTRST_CON17_PRESETN_GPIO1_MASK               (0x1U << CRU_SOFTRST_CON17_PRESETN_GPIO1_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON18 */
#define CRU_SOFTRST_CON18_OFFSET                           (0xA48U)
#define CRU_SOFTRST_CON18_DBRESETN_GPIO1_SHIFT             (0U)
#define CRU_SOFTRST_CON18_DBRESETN_GPIO1_MASK              (0x1U << CRU_SOFTRST_CON18_DBRESETN_GPIO1_SHIFT)             /* 0x00000001 */
#define CRU_SOFTRST_CON18_PRESETN_GPIO2_SHIFT              (1U)
#define CRU_SOFTRST_CON18_PRESETN_GPIO2_MASK               (0x1U << CRU_SOFTRST_CON18_PRESETN_GPIO2_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON18_DBRESETN_GPIO2_SHIFT             (2U)
#define CRU_SOFTRST_CON18_DBRESETN_GPIO2_MASK              (0x1U << CRU_SOFTRST_CON18_DBRESETN_GPIO2_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON18_PRESETN_GPIO3_SHIFT              (3U)
#define CRU_SOFTRST_CON18_PRESETN_GPIO3_MASK               (0x1U << CRU_SOFTRST_CON18_PRESETN_GPIO3_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON18_DBRESETN_GPIO3_SHIFT             (4U)
#define CRU_SOFTRST_CON18_DBRESETN_GPIO3_MASK              (0x1U << CRU_SOFTRST_CON18_DBRESETN_GPIO3_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON18_PRESETN_GPIO4_SHIFT              (5U)
#define CRU_SOFTRST_CON18_PRESETN_GPIO4_MASK               (0x1U << CRU_SOFTRST_CON18_PRESETN_GPIO4_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON18_DBRESETN_GPIO4_SHIFT             (6U)
#define CRU_SOFTRST_CON18_DBRESETN_GPIO4_MASK              (0x1U << CRU_SOFTRST_CON18_DBRESETN_GPIO4_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON18_ARESETN_DECOM_SHIFT              (7U)
#define CRU_SOFTRST_CON18_ARESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON18_ARESETN_DECOM_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON18_PRESETN_DECOM_SHIFT              (8U)
#define CRU_SOFTRST_CON18_PRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON18_PRESETN_DECOM_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON18_DRESETN_DECOM_SHIFT              (9U)
#define CRU_SOFTRST_CON18_DRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON18_DRESETN_DECOM_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON18_RESETN_TIMER6_SHIFT              (11U)
#define CRU_SOFTRST_CON18_RESETN_TIMER6_MASK               (0x1U << CRU_SOFTRST_CON18_RESETN_TIMER6_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON18_RESETN_TIMER7_SHIFT              (12U)
#define CRU_SOFTRST_CON18_RESETN_TIMER7_MASK               (0x1U << CRU_SOFTRST_CON18_RESETN_TIMER7_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON18_RESETN_TIMER8_SHIFT              (13U)
#define CRU_SOFTRST_CON18_RESETN_TIMER8_MASK               (0x1U << CRU_SOFTRST_CON18_RESETN_TIMER8_SHIFT)              /* 0x00002000 */
#define CRU_SOFTRST_CON18_RESETN_TIMER9_SHIFT              (14U)
#define CRU_SOFTRST_CON18_RESETN_TIMER9_MASK               (0x1U << CRU_SOFTRST_CON18_RESETN_TIMER9_SHIFT)              /* 0x00004000 */
#define CRU_SOFTRST_CON18_RESETN_TIMER10_SHIFT             (15U)
#define CRU_SOFTRST_CON18_RESETN_TIMER10_MASK              (0x1U << CRU_SOFTRST_CON18_RESETN_TIMER10_SHIFT)             /* 0x00008000 */
/* SOFTRST_CON19 */
#define CRU_SOFTRST_CON19_OFFSET                           (0xA4CU)
#define CRU_SOFTRST_CON19_RESETN_TIMER11_SHIFT             (0U)
#define CRU_SOFTRST_CON19_RESETN_TIMER11_MASK              (0x1U << CRU_SOFTRST_CON19_RESETN_TIMER11_SHIFT)             /* 0x00000001 */
#define CRU_SOFTRST_CON19_ARESETN_DMAC0_SHIFT              (1U)
#define CRU_SOFTRST_CON19_ARESETN_DMAC0_MASK               (0x1U << CRU_SOFTRST_CON19_ARESETN_DMAC0_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON19_ARESETN_DMAC1_SHIFT              (2U)
#define CRU_SOFTRST_CON19_ARESETN_DMAC1_MASK               (0x1U << CRU_SOFTRST_CON19_ARESETN_DMAC1_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON19_ARESETN_DMAC2_SHIFT              (3U)
#define CRU_SOFTRST_CON19_ARESETN_DMAC2_MASK               (0x1U << CRU_SOFTRST_CON19_ARESETN_DMAC2_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON19_ARESETN_SPINLOCK_SHIFT           (4U)
#define CRU_SOFTRST_CON19_ARESETN_SPINLOCK_MASK            (0x1U << CRU_SOFTRST_CON19_ARESETN_SPINLOCK_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON19_RESETN_REF_PVTPLL_BUS_SHIFT      (5U)
#define CRU_SOFTRST_CON19_RESETN_REF_PVTPLL_BUS_MASK       (0x1U << CRU_SOFTRST_CON19_RESETN_REF_PVTPLL_BUS_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON19_HRESETN_I3C0_SHIFT               (7U)
#define CRU_SOFTRST_CON19_HRESETN_I3C0_MASK                (0x1U << CRU_SOFTRST_CON19_HRESETN_I3C0_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON19_HRESETN_I3C1_SHIFT               (9U)
#define CRU_SOFTRST_CON19_HRESETN_I3C1_MASK                (0x1U << CRU_SOFTRST_CON19_HRESETN_I3C1_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON19_HRESETN_BUS_CM0_BIU_SHIFT        (11U)
#define CRU_SOFTRST_CON19_HRESETN_BUS_CM0_BIU_MASK         (0x1U << CRU_SOFTRST_CON19_HRESETN_BUS_CM0_BIU_SHIFT)        /* 0x00000800 */
#define CRU_SOFTRST_CON19_FRESETN_BUS_CM0_CORE_SHIFT       (12U)
#define CRU_SOFTRST_CON19_FRESETN_BUS_CM0_CORE_MASK        (0x1U << CRU_SOFTRST_CON19_FRESETN_BUS_CM0_CORE_SHIFT)       /* 0x00001000 */
#define CRU_SOFTRST_CON19_TRESETN_BUS_CM0_JTAG_SHIFT       (13U)
#define CRU_SOFTRST_CON19_TRESETN_BUS_CM0_JTAG_MASK        (0x1U << CRU_SOFTRST_CON19_TRESETN_BUS_CM0_JTAG_SHIFT)       /* 0x00002000 */
/* SOFTRST_CON20 */
#define CRU_SOFTRST_CON20_OFFSET                           (0xA50U)
#define CRU_SOFTRST_CON20_PRESETN_INTMUX2PMU_SHIFT         (0U)
#define CRU_SOFTRST_CON20_PRESETN_INTMUX2PMU_MASK          (0x1U << CRU_SOFTRST_CON20_PRESETN_INTMUX2PMU_SHIFT)         /* 0x00000001 */
#define CRU_SOFTRST_CON20_PRESETN_INTMUX2DDR_SHIFT         (1U)
#define CRU_SOFTRST_CON20_PRESETN_INTMUX2DDR_MASK          (0x1U << CRU_SOFTRST_CON20_PRESETN_INTMUX2DDR_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON20_PRESETN_PVTPLL_BUS_SHIFT         (3U)
#define CRU_SOFTRST_CON20_PRESETN_PVTPLL_BUS_MASK          (0x1U << CRU_SOFTRST_CON20_PRESETN_PVTPLL_BUS_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON20_PRESETN_PWM2_SHIFT               (4U)
#define CRU_SOFTRST_CON20_PRESETN_PWM2_MASK                (0x1U << CRU_SOFTRST_CON20_PRESETN_PWM2_SHIFT)               /* 0x00000010 */
#define CRU_SOFTRST_CON20_RESETN_PWM2_SHIFT                (5U)
#define CRU_SOFTRST_CON20_RESETN_PWM2_MASK                 (0x1U << CRU_SOFTRST_CON20_RESETN_PWM2_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON20_RESETN_FREQ_PWM1_SHIFT           (8U)
#define CRU_SOFTRST_CON20_RESETN_FREQ_PWM1_MASK            (0x1U << CRU_SOFTRST_CON20_RESETN_FREQ_PWM1_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON20_RESETN_COUNTER_PWM1_SHIFT        (9U)
#define CRU_SOFTRST_CON20_RESETN_COUNTER_PWM1_MASK         (0x1U << CRU_SOFTRST_CON20_RESETN_COUNTER_PWM1_SHIFT)        /* 0x00000200 */
#define CRU_SOFTRST_CON20_RESETN_I3C0_SHIFT                (12U)
#define CRU_SOFTRST_CON20_RESETN_I3C0_MASK                 (0x1U << CRU_SOFTRST_CON20_RESETN_I3C0_SHIFT)                /* 0x00001000 */
#define CRU_SOFTRST_CON20_RESETN_I3C1_SHIFT                (13U)
#define CRU_SOFTRST_CON20_RESETN_I3C1_MASK                 (0x1U << CRU_SOFTRST_CON20_RESETN_I3C1_SHIFT)                /* 0x00002000 */
/* SOFTRST_CON21 */
#define CRU_SOFTRST_CON21_OFFSET                           (0xA54U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH0_SHIFT        (1U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH0_MASK         (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH0_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON21_PRESETN_DDR_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_BIU_MASK             (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH0_SHIFT      (3U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH0_MASK       (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH0_SHIFT)      /* 0x00000008 */
#define CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH0_SHIFT       (4U)
#define CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH0_MASK        (0x1U << CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH0_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON21_ARESETN_DDR_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON21_ARESETN_DDR_BIU_MASK             (0x1U << CRU_SOFTRST_CON21_ARESETN_DDR_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON21_RESETN_DFI_CH0_SHIFT             (6U)
#define CRU_SOFTRST_CON21_RESETN_DFI_CH0_MASK              (0x1U << CRU_SOFTRST_CON21_RESETN_DFI_CH0_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON21_RESETN_DDR_MON_CH0_SHIFT         (10U)
#define CRU_SOFTRST_CON21_RESETN_DDR_MON_CH0_MASK          (0x1U << CRU_SOFTRST_CON21_RESETN_DDR_MON_CH0_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH0_SHIFT       (13U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH0_MASK        (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH0_SHIFT)       /* 0x00002000 */
#define CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH1_SHIFT        (14U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH1_MASK         (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_MON_CH1_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH1_SHIFT       (15U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH1_MASK        (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_HWLP_CH1_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON22 */
#define CRU_SOFTRST_CON22_OFFSET                           (0xA58U)
#define CRU_SOFTRST_CON22_PRESETN_DDR_UPCTL_CH1_SHIFT      (0U)
#define CRU_SOFTRST_CON22_PRESETN_DDR_UPCTL_CH1_MASK       (0x1U << CRU_SOFTRST_CON22_PRESETN_DDR_UPCTL_CH1_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON22_TMRESETN_DDR_MON_CH1_SHIFT       (1U)
#define CRU_SOFTRST_CON22_TMRESETN_DDR_MON_CH1_MASK        (0x1U << CRU_SOFTRST_CON22_TMRESETN_DDR_MON_CH1_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON22_RESETN_DFI_CH1_SHIFT             (2U)
#define CRU_SOFTRST_CON22_RESETN_DFI_CH1_MASK              (0x1U << CRU_SOFTRST_CON22_RESETN_DFI_CH1_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH0_SHIFT        (3U)
#define CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH0_MASK         (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH0_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH1_SHIFT        (4U)
#define CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH1_MASK         (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR01_MSCH1_SHIFT)        /* 0x00000010 */
#define CRU_SOFTRST_CON22_RESETN_DDR_MON_CH1_SHIFT         (6U)
#define CRU_SOFTRST_CON22_RESETN_DDR_MON_CH1_MASK          (0x1U << CRU_SOFTRST_CON22_RESETN_DDR_MON_CH1_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH0_SHIFT    (9U)
#define CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH0_MASK     (0x1U << CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH0_SHIFT)    /* 0x00000200 */
#define CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH1_SHIFT    (10U)
#define CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH1_MASK     (0x1U << CRU_SOFTRST_CON22_RESETN_DDR_SCRAMBLE_CH1_SHIFT)    /* 0x00000400 */
#define CRU_SOFTRST_CON22_PRESETN_AHB2APB_SHIFT            (12U)
#define CRU_SOFTRST_CON22_PRESETN_AHB2APB_MASK             (0x1U << CRU_SOFTRST_CON22_PRESETN_AHB2APB_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON22_HRESETN_AHB2APB_SHIFT            (13U)
#define CRU_SOFTRST_CON22_HRESETN_AHB2APB_MASK             (0x1U << CRU_SOFTRST_CON22_HRESETN_AHB2APB_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON22_HRESETN_DDR_BIU_SHIFT            (14U)
#define CRU_SOFTRST_CON22_HRESETN_DDR_BIU_MASK             (0x1U << CRU_SOFTRST_CON22_HRESETN_DDR_BIU_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON22_FRESETN_DDR_CM0_CORE_SHIFT       (15U)
#define CRU_SOFTRST_CON22_FRESETN_DDR_CM0_CORE_MASK        (0x1U << CRU_SOFTRST_CON22_FRESETN_DDR_CM0_CORE_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON23 */
#define CRU_SOFTRST_CON23_OFFSET                           (0xA5CU)
#define CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH0_SHIFT        (1U)
#define CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH0_MASK         (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH0_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH1_SHIFT        (2U)
#define CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH1_MASK         (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR01_MSCH1_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON23_RESETN_DDR_TIMER0_SHIFT          (4U)
#define CRU_SOFTRST_CON23_RESETN_DDR_TIMER0_MASK           (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_TIMER0_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON23_RESETN_DDR_TIMER1_SHIFT          (5U)
#define CRU_SOFTRST_CON23_RESETN_DDR_TIMER1_MASK           (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_TIMER1_SHIFT)          /* 0x00000020 */
#define CRU_SOFTRST_CON23_TRESETN_WDT_DDR_SHIFT            (6U)
#define CRU_SOFTRST_CON23_TRESETN_WDT_DDR_MASK             (0x1U << CRU_SOFTRST_CON23_TRESETN_WDT_DDR_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON23_PRESETN_WDT_SHIFT                (7U)
#define CRU_SOFTRST_CON23_PRESETN_WDT_MASK                 (0x1U << CRU_SOFTRST_CON23_PRESETN_WDT_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON23_PRESETN_TIMER_SHIFT              (8U)
#define CRU_SOFTRST_CON23_PRESETN_TIMER_MASK               (0x1U << CRU_SOFTRST_CON23_PRESETN_TIMER_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON23_TRESETN_DDR_CM0_JTAG_SHIFT       (9U)
#define CRU_SOFTRST_CON23_TRESETN_DDR_CM0_JTAG_MASK        (0x1U << CRU_SOFTRST_CON23_TRESETN_DDR_CM0_JTAG_SHIFT)       /* 0x00000200 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_GRF_SHIFT            (11U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_GRF_MASK             (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_GRF_SHIFT)            /* 0x00000800 */
/* SOFTRST_CON25 */
#define CRU_SOFTRST_CON25_OFFSET                           (0xA64U)
#define CRU_SOFTRST_CON25_RESETN_DDR_UPCTL_CH0_SHIFT       (1U)
#define CRU_SOFTRST_CON25_RESETN_DDR_UPCTL_CH0_MASK        (0x1U << CRU_SOFTRST_CON25_RESETN_DDR_UPCTL_CH0_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_0_CH0_SHIFT    (2U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_0_CH0_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_0_CH0_SHIFT)    /* 0x00000004 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_1_CH0_SHIFT    (3U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_1_CH0_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_1_CH0_SHIFT)    /* 0x00000008 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_2_CH0_SHIFT    (4U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_2_CH0_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_2_CH0_SHIFT)    /* 0x00000010 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_3_CH0_SHIFT    (5U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_3_CH0_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_3_CH0_SHIFT)    /* 0x00000020 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_4_CH0_SHIFT    (6U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_4_CH0_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_UPCTL_4_CH0_SHIFT)    /* 0x00000040 */
/* SOFTRST_CON26 */
#define CRU_SOFTRST_CON26_OFFSET                           (0xA68U)
#define CRU_SOFTRST_CON26_RESETN_DDR_UPCTL_CH1_SHIFT       (1U)
#define CRU_SOFTRST_CON26_RESETN_DDR_UPCTL_CH1_MASK        (0x1U << CRU_SOFTRST_CON26_RESETN_DDR_UPCTL_CH1_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_0_CH1_SHIFT    (2U)
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_0_CH1_MASK     (0x1U << CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_0_CH1_SHIFT)    /* 0x00000004 */
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_1_CH1_SHIFT    (3U)
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_1_CH1_MASK     (0x1U << CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_1_CH1_SHIFT)    /* 0x00000008 */
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_2_CH1_SHIFT    (4U)
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_2_CH1_MASK     (0x1U << CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_2_CH1_SHIFT)    /* 0x00000010 */
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_3_CH1_SHIFT    (5U)
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_3_CH1_MASK     (0x1U << CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_3_CH1_SHIFT)    /* 0x00000020 */
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_4_CH1_SHIFT    (6U)
#define CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_4_CH1_MASK     (0x1U << CRU_SOFTRST_CON26_ARESETN_DDR_UPCTL_4_CH1_SHIFT)    /* 0x00000040 */
/* SOFTRST_CON27 */
#define CRU_SOFTRST_CON27_OFFSET                           (0xA6CU)
#define CRU_SOFTRST_CON27_RESETN_REF_PVTPLL_DDR_SHIFT      (0U)
#define CRU_SOFTRST_CON27_RESETN_REF_PVTPLL_DDR_MASK       (0x1U << CRU_SOFTRST_CON27_RESETN_REF_PVTPLL_DDR_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON27_PRESETN_PVTPLL_DDR_SHIFT         (1U)
#define CRU_SOFTRST_CON27_PRESETN_PVTPLL_DDR_MASK          (0x1U << CRU_SOFTRST_CON27_PRESETN_PVTPLL_DDR_SHIFT)         /* 0x00000002 */
/* SOFTRST_CON28 */
#define CRU_SOFTRST_CON28_OFFSET                           (0xA70U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN0_SHIFT              (9U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN0_MASK               (0x1U << CRU_SOFTRST_CON28_ARESETN_RKNN0_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON28_ARESETN_RKNN0_BIU_SHIFT          (11U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN0_BIU_MASK           (0x1U << CRU_SOFTRST_CON28_ARESETN_RKNN0_BIU_SHIFT)          /* 0x00000800 */
#define CRU_SOFTRST_CON28_LRESETN_RKNN0_BIU_SHIFT          (12U)
#define CRU_SOFTRST_CON28_LRESETN_RKNN0_BIU_MASK           (0x1U << CRU_SOFTRST_CON28_LRESETN_RKNN0_BIU_SHIFT)          /* 0x00001000 */
/* SOFTRST_CON29 */
#define CRU_SOFTRST_CON29_OFFSET                           (0xA74U)
#define CRU_SOFTRST_CON29_ARESETN_RKNN1_SHIFT              (0U)
#define CRU_SOFTRST_CON29_ARESETN_RKNN1_MASK               (0x1U << CRU_SOFTRST_CON29_ARESETN_RKNN1_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON29_ARESETN_RKNN1_BIU_SHIFT          (2U)
#define CRU_SOFTRST_CON29_ARESETN_RKNN1_BIU_MASK           (0x1U << CRU_SOFTRST_CON29_ARESETN_RKNN1_BIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON29_LRESETN_RKNN1_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON29_LRESETN_RKNN1_BIU_MASK           (0x1U << CRU_SOFTRST_CON29_LRESETN_RKNN1_BIU_SHIFT)          /* 0x00000008 */
/* SOFTRST_CON31 */
#define CRU_SOFTRST_CON31_OFFSET                           (0xA7CU)
#define CRU_SOFTRST_CON31_RESETN_NPU_DAP_SHIFT             (0U)
#define CRU_SOFTRST_CON31_RESETN_NPU_DAP_MASK              (0x1U << CRU_SOFTRST_CON31_RESETN_NPU_DAP_SHIFT)             /* 0x00000001 */
#define CRU_SOFTRST_CON31_LRESETN_NPUSUBSYS_BIU_SHIFT      (1U)
#define CRU_SOFTRST_CON31_LRESETN_NPUSUBSYS_BIU_MASK       (0x1U << CRU_SOFTRST_CON31_LRESETN_NPUSUBSYS_BIU_SHIFT)      /* 0x00000002 */
#define CRU_SOFTRST_CON31_PRESETN_NPUTOP_BIU_SHIFT         (9U)
#define CRU_SOFTRST_CON31_PRESETN_NPUTOP_BIU_MASK          (0x1U << CRU_SOFTRST_CON31_PRESETN_NPUTOP_BIU_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON31_PRESETN_NPU_TIMER_SHIFT          (10U)
#define CRU_SOFTRST_CON31_PRESETN_NPU_TIMER_MASK           (0x1U << CRU_SOFTRST_CON31_PRESETN_NPU_TIMER_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON31_RESETN_NPUTIMER0_SHIFT           (12U)
#define CRU_SOFTRST_CON31_RESETN_NPUTIMER0_MASK            (0x1U << CRU_SOFTRST_CON31_RESETN_NPUTIMER0_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON31_RESETN_NPUTIMER1_SHIFT           (13U)
#define CRU_SOFTRST_CON31_RESETN_NPUTIMER1_MASK            (0x1U << CRU_SOFTRST_CON31_RESETN_NPUTIMER1_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON31_PRESETN_NPU_WDT_SHIFT            (14U)
#define CRU_SOFTRST_CON31_PRESETN_NPU_WDT_MASK             (0x1U << CRU_SOFTRST_CON31_PRESETN_NPU_WDT_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON31_TRESETN_NPU_WDT_SHIFT            (15U)
#define CRU_SOFTRST_CON31_TRESETN_NPU_WDT_MASK             (0x1U << CRU_SOFTRST_CON31_TRESETN_NPU_WDT_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON32 */
#define CRU_SOFTRST_CON32_OFFSET                           (0xA80U)
#define CRU_SOFTRST_CON32_ARESETN_RKNN_CBUF_SHIFT          (0U)
#define CRU_SOFTRST_CON32_ARESETN_RKNN_CBUF_MASK           (0x1U << CRU_SOFTRST_CON32_ARESETN_RKNN_CBUF_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON32_ARESETN_RVCORE0_SHIFT            (1U)
#define CRU_SOFTRST_CON32_ARESETN_RVCORE0_MASK             (0x1U << CRU_SOFTRST_CON32_ARESETN_RVCORE0_SHIFT)            /* 0x00000002 */
#define CRU_SOFTRST_CON32_PRESETN_NPU_GRF_SHIFT            (2U)
#define CRU_SOFTRST_CON32_PRESETN_NPU_GRF_MASK             (0x1U << CRU_SOFTRST_CON32_PRESETN_NPU_GRF_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON32_PRESETN_PVTPLL_NPU_SHIFT         (3U)
#define CRU_SOFTRST_CON32_PRESETN_PVTPLL_NPU_MASK          (0x1U << CRU_SOFTRST_CON32_PRESETN_PVTPLL_NPU_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON32_RESETN_NPU_PVTPLL_SHIFT          (4U)
#define CRU_SOFTRST_CON32_RESETN_NPU_PVTPLL_MASK           (0x1U << CRU_SOFTRST_CON32_RESETN_NPU_PVTPLL_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON32_HRESETN_NPU_CM0_BIU_SHIFT        (6U)
#define CRU_SOFTRST_CON32_HRESETN_NPU_CM0_BIU_MASK         (0x1U << CRU_SOFTRST_CON32_HRESETN_NPU_CM0_BIU_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON32_FRESETN_NPU_CM0_CORE_SHIFT       (7U)
#define CRU_SOFTRST_CON32_FRESETN_NPU_CM0_CORE_MASK        (0x1U << CRU_SOFTRST_CON32_FRESETN_NPU_CM0_CORE_SHIFT)       /* 0x00000080 */
#define CRU_SOFTRST_CON32_TRESETN_NPU_CM0_JTAG_SHIFT       (8U)
#define CRU_SOFTRST_CON32_TRESETN_NPU_CM0_JTAG_MASK        (0x1U << CRU_SOFTRST_CON32_TRESETN_NPU_CM0_JTAG_SHIFT)       /* 0x00000100 */
#define CRU_SOFTRST_CON32_ARESETN_RKNNTOP_BIU_SHIFT        (11U)
#define CRU_SOFTRST_CON32_ARESETN_RKNNTOP_BIU_MASK         (0x1U << CRU_SOFTRST_CON32_ARESETN_RKNNTOP_BIU_SHIFT)        /* 0x00000800 */
#define CRU_SOFTRST_CON32_HRESETN_RKNN_CBUF_SHIFT          (12U)
#define CRU_SOFTRST_CON32_HRESETN_RKNN_CBUF_MASK           (0x1U << CRU_SOFTRST_CON32_HRESETN_RKNN_CBUF_SHIFT)          /* 0x00001000 */
#define CRU_SOFTRST_CON32_HRESETN_RKNNTOP_BIU_SHIFT        (13U)
#define CRU_SOFTRST_CON32_HRESETN_RKNNTOP_BIU_MASK         (0x1U << CRU_SOFTRST_CON32_HRESETN_RKNNTOP_BIU_SHIFT)        /* 0x00002000 */
/* SOFTRST_CON33 */
#define CRU_SOFTRST_CON33_OFFSET                           (0xA84U)
#define CRU_SOFTRST_CON33_HRESETN_NVM_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON33_HRESETN_NVM_BIU_MASK             (0x1U << CRU_SOFTRST_CON33_HRESETN_NVM_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON33_ARESETN_NVM_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON33_ARESETN_NVM_BIU_MASK             (0x1U << CRU_SOFTRST_CON33_ARESETN_NVM_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON33_SRESETN_FSPI_SHIFT               (6U)
#define CRU_SOFTRST_CON33_SRESETN_FSPI_MASK                (0x1U << CRU_SOFTRST_CON33_SRESETN_FSPI_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON33_HRESETN_FSPI_SHIFT               (7U)
#define CRU_SOFTRST_CON33_HRESETN_FSPI_MASK                (0x1U << CRU_SOFTRST_CON33_HRESETN_FSPI_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON33_CRESETN_EMMC_SHIFT               (8U)
#define CRU_SOFTRST_CON33_CRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON33_CRESETN_EMMC_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON33_HRESETN_EMMC_SHIFT               (9U)
#define CRU_SOFTRST_CON33_HRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON33_HRESETN_EMMC_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON33_ARESETN_EMMC_SHIFT               (10U)
#define CRU_SOFTRST_CON33_ARESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON33_ARESETN_EMMC_SHIFT)               /* 0x00000400 */
#define CRU_SOFTRST_CON33_BRESETN_EMMC_SHIFT               (11U)
#define CRU_SOFTRST_CON33_BRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON33_BRESETN_EMMC_SHIFT)               /* 0x00000800 */
#define CRU_SOFTRST_CON33_TRESETN_EMMC_SHIFT               (12U)
#define CRU_SOFTRST_CON33_TRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON33_TRESETN_EMMC_SHIFT)               /* 0x00001000 */
/* SOFTRST_CON34 */
#define CRU_SOFTRST_CON34_OFFSET                           (0xA88U)
#define CRU_SOFTRST_CON34_PRESETN_GRF_SHIFT                (1U)
#define CRU_SOFTRST_CON34_PRESETN_GRF_MASK                 (0x1U << CRU_SOFTRST_CON34_PRESETN_GRF_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON34_PRESETN_PHP_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON34_PRESETN_PHP_BIU_MASK             (0x1U << CRU_SOFTRST_CON34_PRESETN_PHP_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON34_ARESETN_PHP_BIU_SHIFT            (9U)
#define CRU_SOFTRST_CON34_ARESETN_PHP_BIU_MASK             (0x1U << CRU_SOFTRST_CON34_ARESETN_PHP_BIU_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON34_PRESETN_PCIE0_SHIFT              (13U)
#define CRU_SOFTRST_CON34_PRESETN_PCIE0_MASK               (0x1U << CRU_SOFTRST_CON34_PRESETN_PCIE0_SHIFT)              /* 0x00002000 */
#define CRU_SOFTRST_CON34_RESETN_PCIE0_POWER_UP_SHIFT      (15U)
#define CRU_SOFTRST_CON34_RESETN_PCIE0_POWER_UP_MASK       (0x1U << CRU_SOFTRST_CON34_RESETN_PCIE0_POWER_UP_SHIFT)      /* 0x00008000 */
/* SOFTRST_CON35 */
#define CRU_SOFTRST_CON35_OFFSET                           (0xA8CU)
#define CRU_SOFTRST_CON35_ARESETN_USB3OTG1_SHIFT           (3U)
#define CRU_SOFTRST_CON35_ARESETN_USB3OTG1_MASK            (0x1U << CRU_SOFTRST_CON35_ARESETN_USB3OTG1_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON35_ARESETN_MMU0_SHIFT               (11U)
#define CRU_SOFTRST_CON35_ARESETN_MMU0_MASK                (0x1U << CRU_SOFTRST_CON35_ARESETN_MMU0_SHIFT)               /* 0x00000800 */
#define CRU_SOFTRST_CON35_ARESETN_SLV_MMU0_SHIFT           (13U)
#define CRU_SOFTRST_CON35_ARESETN_SLV_MMU0_MASK            (0x1U << CRU_SOFTRST_CON35_ARESETN_SLV_MMU0_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON35_ARESETN_MMU1_SHIFT               (14U)
#define CRU_SOFTRST_CON35_ARESETN_MMU1_MASK                (0x1U << CRU_SOFTRST_CON35_ARESETN_MMU1_SHIFT)               /* 0x00004000 */
/* SOFTRST_CON36 */
#define CRU_SOFTRST_CON36_OFFSET                           (0xA90U)
#define CRU_SOFTRST_CON36_ARESETN_SLV_MMU1_SHIFT           (0U)
#define CRU_SOFTRST_CON36_ARESETN_SLV_MMU1_MASK            (0x1U << CRU_SOFTRST_CON36_ARESETN_SLV_MMU1_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON36_PRESETN_PCIE1_SHIFT              (7U)
#define CRU_SOFTRST_CON36_PRESETN_PCIE1_MASK               (0x1U << CRU_SOFTRST_CON36_PRESETN_PCIE1_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON36_RESETN_PCIE1_POWER_UP_SHIFT      (9U)
#define CRU_SOFTRST_CON36_RESETN_PCIE1_POWER_UP_MASK       (0x1U << CRU_SOFTRST_CON36_RESETN_PCIE1_POWER_UP_SHIFT)      /* 0x00000200 */
/* SOFTRST_CON37 */
#define CRU_SOFTRST_CON37_OFFSET                           (0xA94U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB0_SHIFT              (0U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB0_MASK               (0x1U << CRU_SOFTRST_CON37_RESETN_RXOOB0_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON37_RESETN_RXOOB1_SHIFT              (1U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB1_MASK               (0x1U << CRU_SOFTRST_CON37_RESETN_RXOOB1_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON37_RESETN_PMALIVE0_SHIFT            (2U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE0_MASK             (0x1U << CRU_SOFTRST_CON37_RESETN_PMALIVE0_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON37_RESETN_PMALIVE1_SHIFT            (3U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE1_MASK             (0x1U << CRU_SOFTRST_CON37_RESETN_PMALIVE1_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON37_ARESETN_SATA0_SHIFT              (4U)
#define CRU_SOFTRST_CON37_ARESETN_SATA0_MASK               (0x1U << CRU_SOFTRST_CON37_ARESETN_SATA0_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON37_ARESETN_SATA1_SHIFT              (5U)
#define CRU_SOFTRST_CON37_ARESETN_SATA1_MASK               (0x1U << CRU_SOFTRST_CON37_ARESETN_SATA1_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON37_RESETN_ASIC1_SHIFT               (6U)
#define CRU_SOFTRST_CON37_RESETN_ASIC1_MASK                (0x1U << CRU_SOFTRST_CON37_RESETN_ASIC1_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON37_RESETN_ASIC0_SHIFT               (7U)
#define CRU_SOFTRST_CON37_RESETN_ASIC0_MASK                (0x1U << CRU_SOFTRST_CON37_RESETN_ASIC0_SHIFT)               /* 0x00000080 */
/* SOFTRST_CON40 */
#define CRU_SOFTRST_CON40_OFFSET                           (0xAA0U)
#define CRU_SOFTRST_CON40_PRESETN_CSIDPHY1_SHIFT           (2U)
#define CRU_SOFTRST_CON40_PRESETN_CSIDPHY1_MASK            (0x1U << CRU_SOFTRST_CON40_PRESETN_CSIDPHY1_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON40_SCANRESETN_CSIDPHY1_SHIFT        (3U)
#define CRU_SOFTRST_CON40_SCANRESETN_CSIDPHY1_MASK         (0x1U << CRU_SOFTRST_CON40_SCANRESETN_CSIDPHY1_SHIFT)        /* 0x00000008 */
/* SOFTRST_CON42 */
#define CRU_SOFTRST_CON42_OFFSET                           (0xAA8U)
#define CRU_SOFTRST_CON42_PRESETN_SDGMAC_GRF_SHIFT         (3U)
#define CRU_SOFTRST_CON42_PRESETN_SDGMAC_GRF_MASK          (0x1U << CRU_SOFTRST_CON42_PRESETN_SDGMAC_GRF_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON42_PRESETN_SDGMAC_BIU_SHIFT         (4U)
#define CRU_SOFTRST_CON42_PRESETN_SDGMAC_BIU_MASK          (0x1U << CRU_SOFTRST_CON42_PRESETN_SDGMAC_BIU_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON42_ARESETN_SDGMAC_BIU_SHIFT         (5U)
#define CRU_SOFTRST_CON42_ARESETN_SDGMAC_BIU_MASK          (0x1U << CRU_SOFTRST_CON42_ARESETN_SDGMAC_BIU_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON42_HRESETN_SDGMAC_BIU_SHIFT         (6U)
#define CRU_SOFTRST_CON42_HRESETN_SDGMAC_BIU_MASK          (0x1U << CRU_SOFTRST_CON42_HRESETN_SDGMAC_BIU_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON42_ARESETN_GMAC0_SHIFT              (7U)
#define CRU_SOFTRST_CON42_ARESETN_GMAC0_MASK               (0x1U << CRU_SOFTRST_CON42_ARESETN_GMAC0_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON42_ARESETN_GMAC1_SHIFT              (8U)
#define CRU_SOFTRST_CON42_ARESETN_GMAC1_MASK               (0x1U << CRU_SOFTRST_CON42_ARESETN_GMAC1_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON42_PRESETN_GMAC0_SHIFT              (9U)
#define CRU_SOFTRST_CON42_PRESETN_GMAC0_MASK               (0x1U << CRU_SOFTRST_CON42_PRESETN_GMAC0_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON42_PRESETN_GMAC1_SHIFT              (10U)
#define CRU_SOFTRST_CON42_PRESETN_GMAC1_MASK               (0x1U << CRU_SOFTRST_CON42_PRESETN_GMAC1_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON42_HRESETN_SDIO_SHIFT               (12U)
#define CRU_SOFTRST_CON42_HRESETN_SDIO_MASK                (0x1U << CRU_SOFTRST_CON42_HRESETN_SDIO_SHIFT)               /* 0x00001000 */
/* SOFTRST_CON43 */
#define CRU_SOFTRST_CON43_OFFSET                           (0xAACU)
#define CRU_SOFTRST_CON43_HRESETN_SDMMC0_SHIFT             (2U)
#define CRU_SOFTRST_CON43_HRESETN_SDMMC0_MASK              (0x1U << CRU_SOFTRST_CON43_HRESETN_SDMMC0_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON43_SRESETN_FSPI1_SHIFT              (3U)
#define CRU_SOFTRST_CON43_SRESETN_FSPI1_MASK               (0x1U << CRU_SOFTRST_CON43_SRESETN_FSPI1_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON43_HRESETN_FSPI1_SHIFT              (4U)
#define CRU_SOFTRST_CON43_HRESETN_FSPI1_MASK               (0x1U << CRU_SOFTRST_CON43_HRESETN_FSPI1_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON43_ARESETN_DSMC_BIU_SHIFT           (6U)
#define CRU_SOFTRST_CON43_ARESETN_DSMC_BIU_MASK            (0x1U << CRU_SOFTRST_CON43_ARESETN_DSMC_BIU_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON43_ARESETN_DSMC_SHIFT               (7U)
#define CRU_SOFTRST_CON43_ARESETN_DSMC_MASK                (0x1U << CRU_SOFTRST_CON43_ARESETN_DSMC_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON43_PRESETN_DSMC_SHIFT               (8U)
#define CRU_SOFTRST_CON43_PRESETN_DSMC_MASK                (0x1U << CRU_SOFTRST_CON43_PRESETN_DSMC_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON43_HRESETN_FLEXBUS_SHIFT            (10U)
#define CRU_SOFTRST_CON43_HRESETN_FLEXBUS_MASK             (0x1U << CRU_SOFTRST_CON43_HRESETN_FLEXBUS_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON43_RESETN_FLEXBUS_SHIFT             (11U)
#define CRU_SOFTRST_CON43_RESETN_FLEXBUS_MASK              (0x1U << CRU_SOFTRST_CON43_RESETN_FLEXBUS_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON43_ARESETN_FLEXBUS_SHIFT            (13U)
#define CRU_SOFTRST_CON43_ARESETN_FLEXBUS_MASK             (0x1U << CRU_SOFTRST_CON43_ARESETN_FLEXBUS_SHIFT)            /* 0x00002000 */
/* SOFTRST_CON45 */
#define CRU_SOFTRST_CON45_OFFSET                           (0xAB4U)
#define CRU_SOFTRST_CON45_HRESETN_RKVDEC_SHIFT             (3U)
#define CRU_SOFTRST_CON45_HRESETN_RKVDEC_MASK              (0x1U << CRU_SOFTRST_CON45_HRESETN_RKVDEC_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON45_HRESETN_RKVDEC_BIU_SHIFT         (5U)
#define CRU_SOFTRST_CON45_HRESETN_RKVDEC_BIU_MASK          (0x1U << CRU_SOFTRST_CON45_HRESETN_RKVDEC_BIU_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON45_ARESETN_RKVDEC_BIU_SHIFT         (6U)
#define CRU_SOFTRST_CON45_ARESETN_RKVDEC_BIU_MASK          (0x1U << CRU_SOFTRST_CON45_ARESETN_RKVDEC_BIU_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON45_RESETN_RKVDEC_HEVC_CA_SHIFT      (8U)
#define CRU_SOFTRST_CON45_RESETN_RKVDEC_HEVC_CA_MASK       (0x1U << CRU_SOFTRST_CON45_RESETN_RKVDEC_HEVC_CA_SHIFT)      /* 0x00000100 */
#define CRU_SOFTRST_CON45_RESETN_RKVDEC_CORE_SHIFT         (9U)
#define CRU_SOFTRST_CON45_RESETN_RKVDEC_CORE_MASK          (0x1U << CRU_SOFTRST_CON45_RESETN_RKVDEC_CORE_SHIFT)         /* 0x00000200 */
/* SOFTRST_CON47 */
#define CRU_SOFTRST_CON47_OFFSET                           (0xABCU)
#define CRU_SOFTRST_CON47_ARESETN_USB_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON47_ARESETN_USB_BIU_MASK             (0x1U << CRU_SOFTRST_CON47_ARESETN_USB_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON47_PRESETN_USBUFS_BIU_SHIFT         (4U)
#define CRU_SOFTRST_CON47_PRESETN_USBUFS_BIU_MASK          (0x1U << CRU_SOFTRST_CON47_PRESETN_USBUFS_BIU_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON47_ARESETN_USB3OTG0_SHIFT           (5U)
#define CRU_SOFTRST_CON47_ARESETN_USB3OTG0_MASK            (0x1U << CRU_SOFTRST_CON47_ARESETN_USB3OTG0_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON47_ARESETN_UFS_BIU_SHIFT            (10U)
#define CRU_SOFTRST_CON47_ARESETN_UFS_BIU_MASK             (0x1U << CRU_SOFTRST_CON47_ARESETN_UFS_BIU_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON47_ARESETN_MMU2_SHIFT               (12U)
#define CRU_SOFTRST_CON47_ARESETN_MMU2_MASK                (0x1U << CRU_SOFTRST_CON47_ARESETN_MMU2_SHIFT)               /* 0x00001000 */
#define CRU_SOFTRST_CON47_ARESETN_SLV_MMU2_SHIFT           (13U)
#define CRU_SOFTRST_CON47_ARESETN_SLV_MMU2_MASK            (0x1U << CRU_SOFTRST_CON47_ARESETN_SLV_MMU2_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON47_ARESETN_UFS_SYS_SHIFT            (15U)
#define CRU_SOFTRST_CON47_ARESETN_UFS_SYS_MASK             (0x1U << CRU_SOFTRST_CON47_ARESETN_UFS_SYS_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON48 */
#define CRU_SOFTRST_CON48_OFFSET                           (0xAC0U)
#define CRU_SOFTRST_CON48_ARESETN_UFS_SHIFT                (0U)
#define CRU_SOFTRST_CON48_ARESETN_UFS_MASK                 (0x1U << CRU_SOFTRST_CON48_ARESETN_UFS_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON48_PRESETN_USBUFS_GRF_SHIFT         (1U)
#define CRU_SOFTRST_CON48_PRESETN_USBUFS_GRF_MASK          (0x1U << CRU_SOFTRST_CON48_PRESETN_USBUFS_GRF_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON48_PRESETN_UFS_GRF_SHIFT            (2U)
#define CRU_SOFTRST_CON48_PRESETN_UFS_GRF_MASK             (0x1U << CRU_SOFTRST_CON48_PRESETN_UFS_GRF_SHIFT)            /* 0x00000004 */
/* SOFTRST_CON49 */
#define CRU_SOFTRST_CON49_OFFSET                           (0xAC4U)
#define CRU_SOFTRST_CON49_HRESETN_VPU_BIU_SHIFT            (6U)
#define CRU_SOFTRST_CON49_HRESETN_VPU_BIU_MASK             (0x1U << CRU_SOFTRST_CON49_HRESETN_VPU_BIU_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON49_ARESETN_JPEG_BIU_SHIFT           (7U)
#define CRU_SOFTRST_CON49_ARESETN_JPEG_BIU_MASK            (0x1U << CRU_SOFTRST_CON49_ARESETN_JPEG_BIU_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON49_ARESETN_RGA_BIU_SHIFT            (10U)
#define CRU_SOFTRST_CON49_ARESETN_RGA_BIU_MASK             (0x1U << CRU_SOFTRST_CON49_ARESETN_RGA_BIU_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON49_ARESETN_VDPP_BIU_SHIFT           (11U)
#define CRU_SOFTRST_CON49_ARESETN_VDPP_BIU_MASK            (0x1U << CRU_SOFTRST_CON49_ARESETN_VDPP_BIU_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON49_ARESETN_EBC_BIU_SHIFT            (12U)
#define CRU_SOFTRST_CON49_ARESETN_EBC_BIU_MASK             (0x1U << CRU_SOFTRST_CON49_ARESETN_EBC_BIU_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON49_HRESETN_RGA2E_0_SHIFT            (13U)
#define CRU_SOFTRST_CON49_HRESETN_RGA2E_0_MASK             (0x1U << CRU_SOFTRST_CON49_HRESETN_RGA2E_0_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON49_ARESETN_RGA2E_0_SHIFT            (14U)
#define CRU_SOFTRST_CON49_ARESETN_RGA2E_0_MASK             (0x1U << CRU_SOFTRST_CON49_ARESETN_RGA2E_0_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON49_RESETN_CORE_RGA2E_0_SHIFT        (15U)
#define CRU_SOFTRST_CON49_RESETN_CORE_RGA2E_0_MASK         (0x1U << CRU_SOFTRST_CON49_RESETN_CORE_RGA2E_0_SHIFT)        /* 0x00008000 */
/* SOFTRST_CON50 */
#define CRU_SOFTRST_CON50_OFFSET                           (0xAC8U)
#define CRU_SOFTRST_CON50_ARESETN_JPEG_SHIFT               (0U)
#define CRU_SOFTRST_CON50_ARESETN_JPEG_MASK                (0x1U << CRU_SOFTRST_CON50_ARESETN_JPEG_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON50_HRESETN_JPEG_SHIFT               (1U)
#define CRU_SOFTRST_CON50_HRESETN_JPEG_MASK                (0x1U << CRU_SOFTRST_CON50_HRESETN_JPEG_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON50_HRESETN_VDPP_SHIFT               (2U)
#define CRU_SOFTRST_CON50_HRESETN_VDPP_MASK                (0x1U << CRU_SOFTRST_CON50_HRESETN_VDPP_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON50_ARESETN_VDPP_SHIFT               (3U)
#define CRU_SOFTRST_CON50_ARESETN_VDPP_MASK                (0x1U << CRU_SOFTRST_CON50_ARESETN_VDPP_SHIFT)               /* 0x00000008 */
#define CRU_SOFTRST_CON50_RESETN_CORE_VDPP_SHIFT           (4U)
#define CRU_SOFTRST_CON50_RESETN_CORE_VDPP_MASK            (0x1U << CRU_SOFTRST_CON50_RESETN_CORE_VDPP_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON50_HRESETN_RGA2E_1_SHIFT            (5U)
#define CRU_SOFTRST_CON50_HRESETN_RGA2E_1_MASK             (0x1U << CRU_SOFTRST_CON50_HRESETN_RGA2E_1_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON50_ARESETN_RGA2E_1_SHIFT            (6U)
#define CRU_SOFTRST_CON50_ARESETN_RGA2E_1_MASK             (0x1U << CRU_SOFTRST_CON50_ARESETN_RGA2E_1_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON50_RESETN_CORE_RGA2E_1_SHIFT        (7U)
#define CRU_SOFTRST_CON50_RESETN_CORE_RGA2E_1_MASK         (0x1U << CRU_SOFTRST_CON50_RESETN_CORE_RGA2E_1_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON50_HRESETN_EBC_SHIFT                (10U)
#define CRU_SOFTRST_CON50_HRESETN_EBC_MASK                 (0x1U << CRU_SOFTRST_CON50_HRESETN_EBC_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON50_ARESETN_EBC_SHIFT                (11U)
#define CRU_SOFTRST_CON50_ARESETN_EBC_MASK                 (0x1U << CRU_SOFTRST_CON50_ARESETN_EBC_SHIFT)                /* 0x00000800 */
#define CRU_SOFTRST_CON50_DRESETN_EBC_SHIFT                (12U)
#define CRU_SOFTRST_CON50_DRESETN_EBC_MASK                 (0x1U << CRU_SOFTRST_CON50_DRESETN_EBC_SHIFT)                /* 0x00001000 */
/* SOFTRST_CON51 */
#define CRU_SOFTRST_CON51_OFFSET                           (0xACCU)
#define CRU_SOFTRST_CON51_HRESETN_VEPU0_BIU_SHIFT          (2U)
#define CRU_SOFTRST_CON51_HRESETN_VEPU0_BIU_MASK           (0x1U << CRU_SOFTRST_CON51_HRESETN_VEPU0_BIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON51_ARESETN_VEPU0_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON51_ARESETN_VEPU0_BIU_MASK           (0x1U << CRU_SOFTRST_CON51_ARESETN_VEPU0_BIU_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON51_HRESETN_VEPU0_SHIFT              (4U)
#define CRU_SOFTRST_CON51_HRESETN_VEPU0_MASK               (0x1U << CRU_SOFTRST_CON51_HRESETN_VEPU0_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON51_ARESETN_VEPU0_SHIFT              (5U)
#define CRU_SOFTRST_CON51_ARESETN_VEPU0_MASK               (0x1U << CRU_SOFTRST_CON51_ARESETN_VEPU0_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON51_RESETN_VEPU0_CORE_SHIFT          (6U)
#define CRU_SOFTRST_CON51_RESETN_VEPU0_CORE_MASK           (0x1U << CRU_SOFTRST_CON51_RESETN_VEPU0_CORE_SHIFT)          /* 0x00000040 */
/* SOFTRST_CON53 */
#define CRU_SOFTRST_CON53_OFFSET                           (0xAD4U)
#define CRU_SOFTRST_CON53_ARESETN_VI_BIU_SHIFT             (3U)
#define CRU_SOFTRST_CON53_ARESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON53_ARESETN_VI_BIU_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON53_HRESETN_VI_BIU_SHIFT             (4U)
#define CRU_SOFTRST_CON53_HRESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON53_HRESETN_VI_BIU_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON53_PRESETN_VI_BIU_SHIFT             (5U)
#define CRU_SOFTRST_CON53_PRESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON53_PRESETN_VI_BIU_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON53_DRESETN_VICAP_SHIFT              (6U)
#define CRU_SOFTRST_CON53_DRESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON53_DRESETN_VICAP_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON53_ARESETN_VICAP_SHIFT              (7U)
#define CRU_SOFTRST_CON53_ARESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON53_ARESETN_VICAP_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON53_HRESETN_VICAP_SHIFT              (8U)
#define CRU_SOFTRST_CON53_HRESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON53_HRESETN_VICAP_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON53_RESETN_ISP0_SHIFT                (10U)
#define CRU_SOFTRST_CON53_RESETN_ISP0_MASK                 (0x1U << CRU_SOFTRST_CON53_RESETN_ISP0_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON53_RESETN_ISP0_VICAP_SHIFT          (11U)
#define CRU_SOFTRST_CON53_RESETN_ISP0_VICAP_MASK           (0x1U << CRU_SOFTRST_CON53_RESETN_ISP0_VICAP_SHIFT)          /* 0x00000800 */
/* SOFTRST_CON54 */
#define CRU_SOFTRST_CON54_OFFSET                           (0xAD8U)
#define CRU_SOFTRST_CON54_RESETN_CORE_VPSS_SHIFT           (1U)
#define CRU_SOFTRST_CON54_RESETN_CORE_VPSS_MASK            (0x1U << CRU_SOFTRST_CON54_RESETN_CORE_VPSS_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_0_SHIFT         (4U)
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_0_MASK          (0x1U << CRU_SOFTRST_CON54_PRESETN_CSI_HOST_0_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_1_SHIFT         (5U)
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_1_MASK          (0x1U << CRU_SOFTRST_CON54_PRESETN_CSI_HOST_1_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_2_SHIFT         (6U)
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_2_MASK          (0x1U << CRU_SOFTRST_CON54_PRESETN_CSI_HOST_2_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_3_SHIFT         (7U)
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_3_MASK          (0x1U << CRU_SOFTRST_CON54_PRESETN_CSI_HOST_3_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_4_SHIFT         (8U)
#define CRU_SOFTRST_CON54_PRESETN_CSI_HOST_4_MASK          (0x1U << CRU_SOFTRST_CON54_PRESETN_CSI_HOST_4_SHIFT)         /* 0x00000100 */
/* SOFTRST_CON59 */
#define CRU_SOFTRST_CON59_OFFSET                           (0xAECU)
#define CRU_SOFTRST_CON59_RESETN_CIFIN_SHIFT               (0U)
#define CRU_SOFTRST_CON59_RESETN_CIFIN_MASK                (0x1U << CRU_SOFTRST_CON59_RESETN_CIFIN_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON59_RESETN_VICAP_I0CLK_SHIFT         (1U)
#define CRU_SOFTRST_CON59_RESETN_VICAP_I0CLK_MASK          (0x1U << CRU_SOFTRST_CON59_RESETN_VICAP_I0CLK_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON59_RESETN_VICAP_I1CLK_SHIFT         (2U)
#define CRU_SOFTRST_CON59_RESETN_VICAP_I1CLK_MASK          (0x1U << CRU_SOFTRST_CON59_RESETN_VICAP_I1CLK_SHIFT)         /* 0x00000004 */
#define CRU_SOFTRST_CON59_RESETN_VICAP_I2CLK_SHIFT         (3U)
#define CRU_SOFTRST_CON59_RESETN_VICAP_I2CLK_MASK          (0x1U << CRU_SOFTRST_CON59_RESETN_VICAP_I2CLK_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON59_RESETN_VICAP_I3CLK_SHIFT         (4U)
#define CRU_SOFTRST_CON59_RESETN_VICAP_I3CLK_MASK          (0x1U << CRU_SOFTRST_CON59_RESETN_VICAP_I3CLK_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON59_RESETN_VICAP_I4CLK_SHIFT         (5U)
#define CRU_SOFTRST_CON59_RESETN_VICAP_I4CLK_MASK          (0x1U << CRU_SOFTRST_CON59_RESETN_VICAP_I4CLK_SHIFT)         /* 0x00000020 */
/* SOFTRST_CON61 */
#define CRU_SOFTRST_CON61_OFFSET                           (0xAF4U)
#define CRU_SOFTRST_CON61_ARESETN_VOP_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON61_ARESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON61_ARESETN_VOP_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON61_ARESETN_VOP2_BIU_SHIFT           (5U)
#define CRU_SOFTRST_CON61_ARESETN_VOP2_BIU_MASK            (0x1U << CRU_SOFTRST_CON61_ARESETN_VOP2_BIU_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON61_HRESETN_VOP_BIU_SHIFT            (6U)
#define CRU_SOFTRST_CON61_HRESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON61_HRESETN_VOP_BIU_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON61_PRESETN_VOP_BIU_SHIFT            (7U)
#define CRU_SOFTRST_CON61_PRESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON61_PRESETN_VOP_BIU_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON61_HRESETN_VOP_SHIFT                (8U)
#define CRU_SOFTRST_CON61_HRESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON61_HRESETN_VOP_SHIFT)                /* 0x00000100 */
#define CRU_SOFTRST_CON61_ARESETN_VOP_SHIFT                (9U)
#define CRU_SOFTRST_CON61_ARESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON61_ARESETN_VOP_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON61_DRESETN_VP0_SHIFT                (13U)
#define CRU_SOFTRST_CON61_DRESETN_VP0_MASK                 (0x1U << CRU_SOFTRST_CON61_DRESETN_VP0_SHIFT)                /* 0x00002000 */
/* SOFTRST_CON62 */
#define CRU_SOFTRST_CON62_OFFSET                           (0xAF8U)
#define CRU_SOFTRST_CON62_DRESETN_VP1_SHIFT                (0U)
#define CRU_SOFTRST_CON62_DRESETN_VP1_MASK                 (0x1U << CRU_SOFTRST_CON62_DRESETN_VP1_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON62_DRESETN_VP2_SHIFT                (1U)
#define CRU_SOFTRST_CON62_DRESETN_VP2_MASK                 (0x1U << CRU_SOFTRST_CON62_DRESETN_VP2_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON62_PRESETN_VOP2_BIU_SHIFT           (2U)
#define CRU_SOFTRST_CON62_PRESETN_VOP2_BIU_MASK            (0x1U << CRU_SOFTRST_CON62_PRESETN_VOP2_BIU_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON62_PRESETN_VOPGRF_SHIFT             (3U)
#define CRU_SOFTRST_CON62_PRESETN_VOPGRF_MASK              (0x1U << CRU_SOFTRST_CON62_PRESETN_VOPGRF_SHIFT)             /* 0x00000008 */
/* SOFTRST_CON63 */
#define CRU_SOFTRST_CON63_OFFSET                           (0xAFCU)
#define CRU_SOFTRST_CON63_HRESETN_VO0_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON63_HRESETN_VO0_BIU_MASK             (0x1U << CRU_SOFTRST_CON63_HRESETN_VO0_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON63_PRESETN_VO0_BIU_SHIFT            (7U)
#define CRU_SOFTRST_CON63_PRESETN_VO0_BIU_MASK             (0x1U << CRU_SOFTRST_CON63_PRESETN_VO0_BIU_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON63_ARESETN_HDCP0_BIU_SHIFT          (9U)
#define CRU_SOFTRST_CON63_ARESETN_HDCP0_BIU_MASK           (0x1U << CRU_SOFTRST_CON63_ARESETN_HDCP0_BIU_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON63_PRESETN_VO0_GRF_SHIFT            (10U)
#define CRU_SOFTRST_CON63_PRESETN_VO0_GRF_MASK             (0x1U << CRU_SOFTRST_CON63_PRESETN_VO0_GRF_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON63_ARESETN_HDCP0_SHIFT              (12U)
#define CRU_SOFTRST_CON63_ARESETN_HDCP0_MASK               (0x1U << CRU_SOFTRST_CON63_ARESETN_HDCP0_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON63_HRESETN_HDCP0_SHIFT              (13U)
#define CRU_SOFTRST_CON63_HRESETN_HDCP0_MASK               (0x1U << CRU_SOFTRST_CON63_HRESETN_HDCP0_SHIFT)              /* 0x00002000 */
#define CRU_SOFTRST_CON63_RESETN_HDCP0_SHIFT               (14U)
#define CRU_SOFTRST_CON63_RESETN_HDCP0_MASK                (0x1U << CRU_SOFTRST_CON63_RESETN_HDCP0_SHIFT)               /* 0x00004000 */
/* SOFTRST_CON64 */
#define CRU_SOFTRST_CON64_OFFSET                           (0xB00U)
#define CRU_SOFTRST_CON64_PRESETN_DSIHOST0_SHIFT           (5U)
#define CRU_SOFTRST_CON64_PRESETN_DSIHOST0_MASK            (0x1U << CRU_SOFTRST_CON64_PRESETN_DSIHOST0_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON64_RESETN_DSIHOST0_SHIFT            (6U)
#define CRU_SOFTRST_CON64_RESETN_DSIHOST0_MASK             (0x1U << CRU_SOFTRST_CON64_RESETN_DSIHOST0_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON64_PRESETN_HDMITX0_SHIFT            (7U)
#define CRU_SOFTRST_CON64_PRESETN_HDMITX0_MASK             (0x1U << CRU_SOFTRST_CON64_PRESETN_HDMITX0_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON64_RESETN_HDMITX0_REF_SHIFT         (9U)
#define CRU_SOFTRST_CON64_RESETN_HDMITX0_REF_MASK          (0x1U << CRU_SOFTRST_CON64_RESETN_HDMITX0_REF_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON64_PRESETN_EDP0_SHIFT               (13U)
#define CRU_SOFTRST_CON64_PRESETN_EDP0_MASK                (0x1U << CRU_SOFTRST_CON64_PRESETN_EDP0_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON64_RESETN_EDP0_24M_SHIFT            (14U)
#define CRU_SOFTRST_CON64_RESETN_EDP0_24M_MASK             (0x1U << CRU_SOFTRST_CON64_RESETN_EDP0_24M_SHIFT)            /* 0x00004000 */
/* SOFTRST_CON65 */
#define CRU_SOFTRST_CON65_OFFSET                           (0xB04U)
#define CRU_SOFTRST_CON65_MRESETN_SAI5_8CH_SHIFT           (4U)
#define CRU_SOFTRST_CON65_MRESETN_SAI5_8CH_MASK            (0x1U << CRU_SOFTRST_CON65_MRESETN_SAI5_8CH_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON65_HRESETN_SAI5_8CH_SHIFT           (5U)
#define CRU_SOFTRST_CON65_HRESETN_SAI5_8CH_MASK            (0x1U << CRU_SOFTRST_CON65_HRESETN_SAI5_8CH_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON65_MRESETN_SAI6_8CH_SHIFT           (8U)
#define CRU_SOFTRST_CON65_MRESETN_SAI6_8CH_MASK            (0x1U << CRU_SOFTRST_CON65_MRESETN_SAI6_8CH_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON65_HRESETN_SAI6_8CH_SHIFT           (9U)
#define CRU_SOFTRST_CON65_HRESETN_SAI6_8CH_MASK            (0x1U << CRU_SOFTRST_CON65_HRESETN_SAI6_8CH_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON65_HRESETN_SPDIF_TX2_SHIFT          (10U)
#define CRU_SOFTRST_CON65_HRESETN_SPDIF_TX2_MASK           (0x1U << CRU_SOFTRST_CON65_HRESETN_SPDIF_TX2_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON65_MRESETN_SPDIF_TX2_SHIFT          (13U)
#define CRU_SOFTRST_CON65_MRESETN_SPDIF_TX2_MASK           (0x1U << CRU_SOFTRST_CON65_MRESETN_SPDIF_TX2_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON65_HRESETN_SPDIFRX2_SHIFT           (14U)
#define CRU_SOFTRST_CON65_HRESETN_SPDIFRX2_MASK            (0x1U << CRU_SOFTRST_CON65_HRESETN_SPDIFRX2_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON65_MRESETN_SPDIFRX2_SHIFT           (15U)
#define CRU_SOFTRST_CON65_MRESETN_SPDIFRX2_MASK            (0x1U << CRU_SOFTRST_CON65_MRESETN_SPDIFRX2_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON66 */
#define CRU_SOFTRST_CON66_OFFSET                           (0xB08U)
#define CRU_SOFTRST_CON66_HRESETN_SAI8_8CH_SHIFT           (0U)
#define CRU_SOFTRST_CON66_HRESETN_SAI8_8CH_MASK            (0x1U << CRU_SOFTRST_CON66_HRESETN_SAI8_8CH_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON66_MRESETN_SAI8_8CH_SHIFT           (2U)
#define CRU_SOFTRST_CON66_MRESETN_SAI8_8CH_MASK            (0x1U << CRU_SOFTRST_CON66_MRESETN_SAI8_8CH_SHIFT)           /* 0x00000004 */
/* SOFTRST_CON67 */
#define CRU_SOFTRST_CON67_OFFSET                           (0xB0CU)
#define CRU_SOFTRST_CON67_HRESETN_VO1_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON67_HRESETN_VO1_BIU_MASK             (0x1U << CRU_SOFTRST_CON67_HRESETN_VO1_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON67_PRESETN_VO1_BIU_SHIFT            (6U)
#define CRU_SOFTRST_CON67_PRESETN_VO1_BIU_MASK             (0x1U << CRU_SOFTRST_CON67_PRESETN_VO1_BIU_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON67_MRESETN_SAI7_8CH_SHIFT           (9U)
#define CRU_SOFTRST_CON67_MRESETN_SAI7_8CH_MASK            (0x1U << CRU_SOFTRST_CON67_MRESETN_SAI7_8CH_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON67_HRESETN_SAI7_8CH_SHIFT           (10U)
#define CRU_SOFTRST_CON67_HRESETN_SAI7_8CH_MASK            (0x1U << CRU_SOFTRST_CON67_HRESETN_SAI7_8CH_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX3_SHIFT          (11U)
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX3_MASK           (0x1U << CRU_SOFTRST_CON67_HRESETN_SPDIF_TX3_SHIFT)          /* 0x00000800 */
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX4_SHIFT          (12U)
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX4_MASK           (0x1U << CRU_SOFTRST_CON67_HRESETN_SPDIF_TX4_SHIFT)          /* 0x00001000 */
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX5_SHIFT          (13U)
#define CRU_SOFTRST_CON67_HRESETN_SPDIF_TX5_MASK           (0x1U << CRU_SOFTRST_CON67_HRESETN_SPDIF_TX5_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON67_MRESETN_SPDIF_TX3_SHIFT          (14U)
#define CRU_SOFTRST_CON67_MRESETN_SPDIF_TX3_MASK           (0x1U << CRU_SOFTRST_CON67_MRESETN_SPDIF_TX3_SHIFT)          /* 0x00004000 */
/* SOFTRST_CON68 */
#define CRU_SOFTRST_CON68_OFFSET                           (0xB10U)
#define CRU_SOFTRST_CON68_RESETN_DP0_SHIFT                 (0U)
#define CRU_SOFTRST_CON68_RESETN_DP0_MASK                  (0x1U << CRU_SOFTRST_CON68_RESETN_DP0_SHIFT)                 /* 0x00000001 */
#define CRU_SOFTRST_CON68_PRESETN_VO1_GRF_SHIFT            (2U)
#define CRU_SOFTRST_CON68_PRESETN_VO1_GRF_MASK             (0x1U << CRU_SOFTRST_CON68_PRESETN_VO1_GRF_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON68_ARESETN_HDCP1_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON68_ARESETN_HDCP1_BIU_MASK           (0x1U << CRU_SOFTRST_CON68_ARESETN_HDCP1_BIU_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON68_ARESETN_HDCP1_SHIFT              (4U)
#define CRU_SOFTRST_CON68_ARESETN_HDCP1_MASK               (0x1U << CRU_SOFTRST_CON68_ARESETN_HDCP1_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON68_HRESETN_HDCP1_SHIFT              (5U)
#define CRU_SOFTRST_CON68_HRESETN_HDCP1_MASK               (0x1U << CRU_SOFTRST_CON68_HRESETN_HDCP1_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON68_RESETN_HDCP1_SHIFT               (6U)
#define CRU_SOFTRST_CON68_RESETN_HDCP1_MASK                (0x1U << CRU_SOFTRST_CON68_RESETN_HDCP1_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON68_HRESETN_SAI9_8CH_SHIFT           (9U)
#define CRU_SOFTRST_CON68_HRESETN_SAI9_8CH_MASK            (0x1U << CRU_SOFTRST_CON68_HRESETN_SAI9_8CH_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON68_MRESETN_SAI9_8CH_SHIFT           (11U)
#define CRU_SOFTRST_CON68_MRESETN_SAI9_8CH_MASK            (0x1U << CRU_SOFTRST_CON68_MRESETN_SAI9_8CH_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON68_MRESETN_SPDIF_TX4_SHIFT          (12U)
#define CRU_SOFTRST_CON68_MRESETN_SPDIF_TX4_MASK           (0x1U << CRU_SOFTRST_CON68_MRESETN_SPDIF_TX4_SHIFT)          /* 0x00001000 */
#define CRU_SOFTRST_CON68_MRESETN_SPDIF_TX5_SHIFT          (13U)
#define CRU_SOFTRST_CON68_MRESETN_SPDIF_TX5_MASK           (0x1U << CRU_SOFTRST_CON68_MRESETN_SPDIF_TX5_SHIFT)          /* 0x00002000 */
/* SOFTRST_CON69 */
#define CRU_SOFTRST_CON69_OFFSET                           (0xB14U)
#define CRU_SOFTRST_CON69_RESETN_GPU_SHIFT                 (3U)
#define CRU_SOFTRST_CON69_RESETN_GPU_MASK                  (0x1U << CRU_SOFTRST_CON69_RESETN_GPU_SHIFT)                 /* 0x00000008 */
#define CRU_SOFTRST_CON69_ARESETN_S_GPU_BIU_SHIFT          (6U)
#define CRU_SOFTRST_CON69_ARESETN_S_GPU_BIU_MASK           (0x1U << CRU_SOFTRST_CON69_ARESETN_S_GPU_BIU_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON69_ARESETN_M0_GPU_BIU_SHIFT         (7U)
#define CRU_SOFTRST_CON69_ARESETN_M0_GPU_BIU_MASK          (0x1U << CRU_SOFTRST_CON69_ARESETN_M0_GPU_BIU_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON69_PRESETN_GPU_BIU_SHIFT            (9U)
#define CRU_SOFTRST_CON69_PRESETN_GPU_BIU_MASK             (0x1U << CRU_SOFTRST_CON69_PRESETN_GPU_BIU_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON69_PRESETN_GPU_GRF_SHIFT            (13U)
#define CRU_SOFTRST_CON69_PRESETN_GPU_GRF_MASK             (0x1U << CRU_SOFTRST_CON69_PRESETN_GPU_GRF_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON69_RESETN_GPU_PVTPLL_SHIFT          (14U)
#define CRU_SOFTRST_CON69_RESETN_GPU_PVTPLL_MASK           (0x1U << CRU_SOFTRST_CON69_RESETN_GPU_PVTPLL_SHIFT)          /* 0x00004000 */
#define CRU_SOFTRST_CON69_PRESETN_PVTPLL_GPU_SHIFT         (15U)
#define CRU_SOFTRST_CON69_PRESETN_PVTPLL_GPU_MASK          (0x1U << CRU_SOFTRST_CON69_PRESETN_PVTPLL_GPU_SHIFT)         /* 0x00008000 */
/* SOFTRST_CON72 */
#define CRU_SOFTRST_CON72_OFFSET                           (0xB20U)
#define CRU_SOFTRST_CON72_ARESETN_CENTER_BIU_SHIFT         (4U)
#define CRU_SOFTRST_CON72_ARESETN_CENTER_BIU_MASK          (0x1U << CRU_SOFTRST_CON72_ARESETN_CENTER_BIU_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON72_ARESETN_DMA2DDR_SHIFT            (5U)
#define CRU_SOFTRST_CON72_ARESETN_DMA2DDR_MASK             (0x1U << CRU_SOFTRST_CON72_ARESETN_DMA2DDR_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_SHIFT       (6U)
#define CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_MASK        (0x1U << CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_SHIFT)       /* 0x00000040 */
#define CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_BIU_SHIFT   (7U)
#define CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_BIU_MASK    (0x1U << CRU_SOFTRST_CON72_ARESETN_DDR_SHAREMEM_BIU_SHIFT)   /* 0x00000080 */
#define CRU_SOFTRST_CON72_HRESETN_CENTER_BIU_SHIFT         (8U)
#define CRU_SOFTRST_CON72_HRESETN_CENTER_BIU_MASK          (0x1U << CRU_SOFTRST_CON72_HRESETN_CENTER_BIU_SHIFT)         /* 0x00000100 */
#define CRU_SOFTRST_CON72_PRESETN_CENTER_GRF_SHIFT         (9U)
#define CRU_SOFTRST_CON72_PRESETN_CENTER_GRF_MASK          (0x1U << CRU_SOFTRST_CON72_PRESETN_CENTER_GRF_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON72_PRESETN_DMA2DDR_SHIFT            (10U)
#define CRU_SOFTRST_CON72_PRESETN_DMA2DDR_MASK             (0x1U << CRU_SOFTRST_CON72_PRESETN_DMA2DDR_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON72_PRESETN_SHAREMEM_SHIFT           (11U)
#define CRU_SOFTRST_CON72_PRESETN_SHAREMEM_MASK            (0x1U << CRU_SOFTRST_CON72_PRESETN_SHAREMEM_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON72_PRESETN_CENTER_BIU_SHIFT         (12U)
#define CRU_SOFTRST_CON72_PRESETN_CENTER_BIU_MASK          (0x1U << CRU_SOFTRST_CON72_PRESETN_CENTER_BIU_SHIFT)         /* 0x00001000 */
/* SOFTRST_CON75 */
#define CRU_SOFTRST_CON75_OFFSET                           (0xB2CU)
#define CRU_SOFTRST_CON75_RESETN_LINKSYM_HDMITXPHY0_SHIFT  (1U)
#define CRU_SOFTRST_CON75_RESETN_LINKSYM_HDMITXPHY0_MASK   (0x1U << CRU_SOFTRST_CON75_RESETN_LINKSYM_HDMITXPHY0_SHIFT)  /* 0x00000002 */
/* SOFTRST_CON78 */
#define CRU_SOFTRST_CON78_OFFSET                           (0xB38U)
#define CRU_SOFTRST_CON78_RESETN_DP0_PIXELCLK_SHIFT        (1U)
#define CRU_SOFTRST_CON78_RESETN_DP0_PIXELCLK_MASK         (0x1U << CRU_SOFTRST_CON78_RESETN_DP0_PIXELCLK_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON78_RESETN_PHY_DP0_TX_SHIFT          (2U)
#define CRU_SOFTRST_CON78_RESETN_PHY_DP0_TX_MASK           (0x1U << CRU_SOFTRST_CON78_RESETN_PHY_DP0_TX_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON78_RESETN_DP1_PIXELCLK_SHIFT        (3U)
#define CRU_SOFTRST_CON78_RESETN_DP1_PIXELCLK_MASK         (0x1U << CRU_SOFTRST_CON78_RESETN_DP1_PIXELCLK_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON78_RESETN_DP2_PIXELCLK_SHIFT        (4U)
#define CRU_SOFTRST_CON78_RESETN_DP2_PIXELCLK_MASK         (0x1U << CRU_SOFTRST_CON78_RESETN_DP2_PIXELCLK_SHIFT)        /* 0x00000010 */
/* SOFTRST_CON79 */
#define CRU_SOFTRST_CON79_OFFSET                           (0xB3CU)
#define CRU_SOFTRST_CON79_HRESETN_VEPU1_BIU_SHIFT          (1U)
#define CRU_SOFTRST_CON79_HRESETN_VEPU1_BIU_MASK           (0x1U << CRU_SOFTRST_CON79_HRESETN_VEPU1_BIU_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON79_ARESETN_VEPU1_BIU_SHIFT          (2U)
#define CRU_SOFTRST_CON79_ARESETN_VEPU1_BIU_MASK           (0x1U << CRU_SOFTRST_CON79_ARESETN_VEPU1_BIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON79_HRESETN_VEPU1_SHIFT              (3U)
#define CRU_SOFTRST_CON79_HRESETN_VEPU1_MASK               (0x1U << CRU_SOFTRST_CON79_HRESETN_VEPU1_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON79_ARESETN_VEPU1_SHIFT              (4U)
#define CRU_SOFTRST_CON79_ARESETN_VEPU1_MASK               (0x1U << CRU_SOFTRST_CON79_ARESETN_VEPU1_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON79_RESETN_VEPU1_CORE_SHIFT          (5U)
#define CRU_SOFTRST_CON79_RESETN_VEPU1_CORE_MASK           (0x1U << CRU_SOFTRST_CON79_RESETN_VEPU1_CORE_SHIFT)          /* 0x00000020 */
/* GLB_CNT_TH */
#define CRU_GLB_CNT_TH_OFFSET                              (0xC00U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT (0U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_MASK (0x3FFU << CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT) /* 0x000003FF */
/* GLBRST_ST */
#define CRU_GLBRST_ST_OFFSET                               (0xC04U)
#define CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_SHIFT      (0U)
#define CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_MASK       (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_SHIFT)      /* 0x00000001 */
#define CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_SHIFT     (1U)
#define CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_MASK      (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_SHIFT)     /* 0x00000002 */
#define CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_SHIFT         (2U)
#define CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_MASK          (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_SHIFT)         /* 0x00000004 */
#define CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_SHIFT        (3U)
#define CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_MASK         (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_SHIFT)        /* 0x00000008 */
#define CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_SHIFT           (4U)
#define CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_MASK            (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_SHIFT)           /* 0x00000010 */
#define CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_SHIFT          (5U)
#define CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_MASK           (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_SHIFT)          /* 0x00000020 */
#define CRU_GLBRST_ST_GLBRST_WDT_RST_SHIFT                 (6U)
#define CRU_GLBRST_ST_GLBRST_WDT_RST_MASK                  (0x1U << CRU_GLBRST_ST_GLBRST_WDT_RST_SHIFT)                 /* 0x00000040 */
#define CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_SHIFT             (7U)
#define CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_MASK              (0x1U << CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_SHIFT)             /* 0x00000080 */
#define CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_SHIFT        (8U)
#define CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_MASK         (0x1U << CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_SHIFT)        /* 0x00000100 */
#define CRU_GLBRST_ST_GLBRST_WDT0_RST_SHIFT                (10U)
#define CRU_GLBRST_ST_GLBRST_WDT0_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT0_RST_SHIFT)                /* 0x00000400 */
#define CRU_GLBRST_ST_GLBRST_WDT1_RST_SHIFT                (11U)
#define CRU_GLBRST_ST_GLBRST_WDT1_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT1_RST_SHIFT)                /* 0x00000800 */
#define CRU_GLBRST_ST_GLBRST_WDT2_RST_SHIFT                (12U)
#define CRU_GLBRST_ST_GLBRST_WDT2_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT2_RST_SHIFT)                /* 0x00001000 */
#define CRU_GLBRST_ST_GLBRST_WDT3_RST_SHIFT                (13U)
#define CRU_GLBRST_ST_GLBRST_WDT3_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT3_RST_SHIFT)                /* 0x00002000 */
#define CRU_GLBRST_ST_GLBRST_WDT4_RST_SHIFT                (14U)
#define CRU_GLBRST_ST_GLBRST_WDT4_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT4_RST_SHIFT)                /* 0x00004000 */
#define CRU_GLBRST_ST_GLBRST_WDT5_RST_SHIFT                (15U)
#define CRU_GLBRST_ST_GLBRST_WDT5_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT5_RST_SHIFT)                /* 0x00008000 */
/* GLB_SRST_FST_VALUE */
#define CRU_GLB_SRST_FST_VALUE_OFFSET                      (0xC08U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_SHIFT  (0U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_MASK   (0xFFFFU << CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_SRST_SND_VALUE */
#define CRU_GLB_SRST_SND_VALUE_OFFSET                      (0xC0CU)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_SHIFT (0U)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_MASK  (0xFFFFU << CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_RST_CON */
#define CRU_GLB_RST_CON_OFFSET                             (0xC10U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_SHIFT        (0U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_MASK         (0x1U << CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_SHIFT)        /* 0x00000001 */
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_SHIFT         (1U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_MASK          (0x1U << CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_SHIFT)         /* 0x00000002 */
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_SHIFT          (2U)
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_MASK           (0x1U << CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_SHIFT)          /* 0x00000004 */
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_SHIFT           (3U)
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_MASK            (0x1U << CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_SHIFT)           /* 0x00000008 */
#define CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_SHIFT              (4U)
#define CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_MASK               (0x1U << CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_SHIFT)              /* 0x00000010 */
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_SHIFT           (6U)
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_MASK            (0x1U << CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_SHIFT)           /* 0x00000040 */
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_SHIFT       (7U)
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_MASK        (0x1U << CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_SHIFT)       /* 0x00000080 */
#define CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_EN_SHIFT  (8U)
#define CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_EN_MASK   (0x1U << CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_EN_SHIFT)  /* 0x00000100 */
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_SHIFT          (11U)
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_MASK           (0x1U << CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_SHIFT)          /* 0x00000800 */
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_SHIFT      (12U)
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_MASK       (0x1U << CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_SHIFT)      /* 0x00001000 */
#define CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_SEL_SHIFT (13U)
#define CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_SEL_MASK  (0x1U << CRU_GLB_RST_CON_CRC_CHK_SGRF_TRIG_GLBRST_SEL_SHIFT) /* 0x00002000 */
/* GLBRST_ST_NCLR */
#define CRU_GLBRST_ST_NCLR_OFFSET                          (0xC14U)
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_REGISTER_RST_SHIFT (0U)
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_REGISTER_RST_MASK  (0x1U << CRU_GLBRST_ST_NCLR_FIRST_GLBRST_REGISTER_RST_SHIFT) /* 0x00000001 */
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_REGISTER_RST_SHIFT (1U)
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_REGISTER_RST_MASK (0x1U << CRU_GLBRST_ST_NCLR_SECOND_GLBRST_REGISTER_RST_SHIFT) /* 0x00000002 */
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_TSADC_RST_SHIFT    (2U)
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_TSADC_RST_MASK     (0x1U << CRU_GLBRST_ST_NCLR_FIRST_GLBRST_TSADC_RST_SHIFT)    /* 0x00000004 */
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_TSADC_RST_SHIFT   (3U)
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_TSADC_RST_MASK    (0x1U << CRU_GLBRST_ST_NCLR_SECOND_GLBRST_TSADC_RST_SHIFT)   /* 0x00000008 */
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_WDT_RST_SHIFT      (4U)
#define CRU_GLBRST_ST_NCLR_FIRST_GLBRST_WDT_RST_MASK       (0x1U << CRU_GLBRST_ST_NCLR_FIRST_GLBRST_WDT_RST_SHIFT)      /* 0x00000010 */
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_WDT_RST_SHIFT     (5U)
#define CRU_GLBRST_ST_NCLR_SECOND_GLBRST_WDT_RST_MASK      (0x1U << CRU_GLBRST_ST_NCLR_SECOND_GLBRST_WDT_RST_SHIFT)     /* 0x00000020 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT_RST_SHIFT            (6U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT_RST_MASK             (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT_RST_SHIFT)            /* 0x00000040 */
#define CRU_GLBRST_ST_NCLR_GLBRST_OSC_CHK_RST_SHIFT        (7U)
#define CRU_GLBRST_ST_NCLR_GLBRST_OSC_CHK_RST_MASK         (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_OSC_CHK_RST_SHIFT)        /* 0x00000080 */
#define CRU_GLBRST_ST_NCLR_GLBRST_SGRF_CRC_CHK_RST_SHIFT   (8U)
#define CRU_GLBRST_ST_NCLR_GLBRST_SGRF_CRC_CHK_RST_MASK    (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_SGRF_CRC_CHK_RST_SHIFT)   /* 0x00000100 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT0_RST_SHIFT           (10U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT0_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT0_RST_SHIFT)           /* 0x00000400 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT1_RST_SHIFT           (11U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT1_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT1_RST_SHIFT)           /* 0x00000800 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT2_RST_SHIFT           (12U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT2_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT2_RST_SHIFT)           /* 0x00001000 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT3_RST_SHIFT           (13U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT3_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT3_RST_SHIFT)           /* 0x00002000 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT4_RST_SHIFT           (14U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT4_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT4_RST_SHIFT)           /* 0x00004000 */
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT5_RST_SHIFT           (15U)
#define CRU_GLBRST_ST_NCLR_GLBRST_WDT5_RST_MASK            (0x1U << CRU_GLBRST_ST_NCLR_GLBRST_WDT5_RST_SHIFT)           /* 0x00008000 */
/* CRU_NON_SECURE_GATING_CON00 */
#define CRU_CRU_NON_SECURE_GATING_CON00_OFFSET             (0xC48U)
#define CRU_CRU_NON_SECURE_GATING_CON00_HCLK_TRNG_S_EN_NSCTRL_SHIFT (13U)
#define CRU_CRU_NON_SECURE_GATING_CON00_HCLK_TRNG_S_EN_NSCTRL_MASK (0x1U << CRU_CRU_NON_SECURE_GATING_CON00_HCLK_TRNG_S_EN_NSCTRL_SHIFT) /* 0x00002000 */
#define CRU_CRU_NON_SECURE_GATING_CON00_ACLK_CRYPTO_S_EN_NSCTRL_SHIFT (14U)
#define CRU_CRU_NON_SECURE_GATING_CON00_ACLK_CRYPTO_S_EN_NSCTRL_MASK (0x1U << CRU_CRU_NON_SECURE_GATING_CON00_ACLK_CRYPTO_S_EN_NSCTRL_SHIFT) /* 0x00004000 */
#define CRU_CRU_NON_SECURE_GATING_CON00_CLK_PKA_CRYPTO_S_EN_NSCTRL_SHIFT (1U)
#define CRU_CRU_NON_SECURE_GATING_CON00_CLK_PKA_CRYPTO_S_EN_NSCTRL_MASK (0x1U << CRU_CRU_NON_SECURE_GATING_CON00_CLK_PKA_CRYPTO_S_EN_NSCTRL_SHIFT) /* 0x00000002 */
/* QCHANNEL_CON01 */
#define CRU_QCHANNEL_CON01_OFFSET                          (0xCA4U)
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_SHIFT             (6U)
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_MASK              (0x1U << CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_SHIFT)             /* 0x00000040 */
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_SHIFT        (7U)
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_MASK         (0x1U << CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_SHIFT)        /* 0x00000080 */
/* SMOTH_DIVFREE_CON00 */
#define CRU_SMOTH_DIVFREE_CON00_OFFSET                     (0xCC0U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_STEP_SHIFT   (0U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_STEP_MASK    (0x1FU << CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_STEP_SHIFT)  /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_BYPASS_SHIFT (15U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_BYPASS_MASK  (0x1U << CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_BYPASS_SHIFT) /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON00_CLK_RKNN_DSU0_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON01 */
#define CRU_SMOTH_DIVFREE_CON01_OFFSET                     (0xCC4U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_STEP_SHIFT  (0U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_STEP_MASK   (0x1FU << CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_STEP_SHIFT) /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_BYPASS_SHIFT (15U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_BYPASS_MASK (0x1U << CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_BYPASS_SHIFT) /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON01_ACLK_S_GPU_BIU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON02 */
#define CRU_SMOTH_DIVFREE_CON02_OFFSET                     (0xCC8U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_STEP_SHIFT     (0U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_STEP_MASK      (0x1FU << CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_STEP_SHIFT)    /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_BYPASS_SHIFT   (15U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_BYPASS_MASK    (0x1U << CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_BYPASS_SHIFT)   /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON02_ACLK_M0_GPU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* FRACDIV_HIGH16BIT_CON00 */
#define CRU_FRACDIV_HIGH16BIT_CON00_OFFSET                 (0xCD4U)
#define CRU_FRACDIV_HIGH16BIT_CON00_DENOMINATOR_HIGH8BIT_SHIFT (0U)
#define CRU_FRACDIV_HIGH16BIT_CON00_DENOMINATOR_HIGH8BIT_MASK (0xFFU << CRU_FRACDIV_HIGH16BIT_CON00_DENOMINATOR_HIGH8BIT_SHIFT) /* 0x000000FF */
#define CRU_FRACDIV_HIGH16BIT_CON00_NUMERATOR_HIGH8BIT_SHIFT (8U)
#define CRU_FRACDIV_HIGH16BIT_CON00_NUMERATOR_HIGH8BIT_MASK (0xFFU << CRU_FRACDIV_HIGH16BIT_CON00_NUMERATOR_HIGH8BIT_SHIFT) /* 0x0000FF00 */
#define CRU_FRACDIV_HIGH16BIT_CON00_FRACDIV_24BIT_EN_SHIFT (16U)
#define CRU_FRACDIV_HIGH16BIT_CON00_FRACDIV_24BIT_EN_MASK  (0x1U << CRU_FRACDIV_HIGH16BIT_CON00_FRACDIV_24BIT_EN_SHIFT) /* 0x00010000 */
/* FRACDIV_HIGH16BIT_CON01 */
#define CRU_FRACDIV_HIGH16BIT_CON01_OFFSET                 (0xCD8U)
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_STEP_SHIFT (0U)
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_STEP_MASK  (0xFFU << CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_STEP_SHIFT) /* 0x000000FF */
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT (8U)
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_SMDIV_CLK_OFF_MASK (0xFFU << CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x0000FF00 */
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT (16U)
#define CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_FRACDIV_HIGH16BIT_CON01_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT) /* 0x00010000 */
/* FRACDIV_HIGH16BIT_CON02 */
#define CRU_FRACDIV_HIGH16BIT_CON02_OFFSET                 (0xCDCU)
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_STEP_SHIFT (0U)
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_STEP_MASK  (0xFFU << CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_STEP_SHIFT) /* 0x000000FF */
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT (8U)
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_MASK (0xFFU << CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x0000FF00 */
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT (16U)
#define CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_FRACDIV_HIGH16BIT_CON02_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT) /* 0x00010000 */
/* FRACDIV_HIGH16BIT_CON03 */
#define CRU_FRACDIV_HIGH16BIT_CON03_OFFSET                 (0xCE0U)
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_STEP_SHIFT (0U)
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_STEP_MASK  (0xFFU << CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_STEP_SHIFT) /* 0x000000FF */
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT (8U)
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_SMDIV_CLK_OFF_MASK (0xFFU << CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x0000FF00 */
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT (16U)
#define CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_FRACDIV_HIGH16BIT_CON03_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT) /* 0x00010000 */
/* AUTOCS_HCLK_TOP_BIU_CON0 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_OFFSET                (0xD10U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_DIV_SHIFT      (0U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_DIV_MASK       (0x7U << CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_DIV_SHIFT)      /* 0x00000007 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_GATE_SHIFT     (3U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_GATE_MASK      (0x1U << CRU_AUTOCS_HCLK_TOP_BIU_CON0_AUTOCS_GATE_SHIFT)     /* 0x00000008 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_IDLE_TH_SHIFT         (4U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_IDLE_TH_MASK          (0xFFFU << CRU_AUTOCS_HCLK_TOP_BIU_CON0_IDLE_TH_SHIFT)       /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_HCLK_TOP_BIU_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_HCLK_TOP_BIU_CON1 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_OFFSET                (0xD14U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_ACTIVE_SHIFT   (0U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_ACTIVE_MASK    (0x7FFU << CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_HCLK_TOP_BIU_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_HCLK_TOP_BIU_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_HCLK_TOP_BIU_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_HCLK_TOP_BIU_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_ACLK_BUS_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_OFFSET               (0xD20U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_BUS_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_OFFSET               (0xD24U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_PCLK_BUS_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_OFFSET               (0xD28U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_BUS_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_BUS_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_BUS_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_BUS_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_OFFSET               (0xD2CU)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_BUS_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_BUS_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_BUS_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_BUS_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_RKNN_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_OFFSET              (0xD38U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_DIV_SHIFT    (0U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_DIV_MASK     (0x7U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_DIV_SHIFT)    /* 0x00000007 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_GATE_SHIFT   (3U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_GATE_MASK    (0x1U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_AUTOCS_GATE_SHIFT)   /* 0x00000008 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_IDLE_TH_SHIFT       (4U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_IDLE_TH_MASK        (0xFFFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_IDLE_TH_SHIFT)     /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_WAIT_TH_SHIFT       (16U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_WAIT_TH_MASK        (0xFFFFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_WAIT_TH_SHIFT)    /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKNN_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_OFFSET              (0xD3CU)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_ACTIVE_MASK  (0x7FFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_EN_SHIFT     (12U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_EN_MASK      (0x1U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_AUTOCS_EN_SHIFT)     /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_SWITCH_EN_SHIFT     (13U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_SWITCH_EN_MASK      (0x1U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_SWITCH_EN_SHIFT)     /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_CLKSEL_CFG_SHIFT    (14U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_CLKSEL_CFG_MASK     (0x3U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_CLKSEL_CFG_SHIFT)    /* 0x0000C000 */
/* AUTOCS_ACLK_NVM_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_OFFSET               (0xD40U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_NVM_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_OFFSET               (0xD44U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_PHP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_OFFSET               (0xD48U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_PHP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_OFFSET               (0xD4CU)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_RKVDEC_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_OFFSET            (0xD50U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVDEC_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_OFFSET            (0xD54U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_ACLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_ACLK_USB_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_OFFSET               (0xD68U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_USB_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_USB_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_USB_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_USB_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_OFFSET               (0xD6CU)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_VPU_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_OFFSET               (0xD70U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_VPU_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_VPU_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_VPU_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_VPU_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_OFFSET               (0xD74U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VPU_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VPU_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_VPU_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_VPU_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_VPU_LOW_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_OFFSET           (0xD78U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_DIV_MASK  (0x7U << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_IDLE_TH_SHIFT    (4U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_IDLE_TH_MASK     (0xFFFU << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_IDLE_TH_SHIFT)  /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_WAIT_TH_SHIFT    (16U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_WAIT_TH_MASK     (0xFFFFU << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VPU_LOW_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_OFFSET           (0xD7CU)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_EN_SHIFT  (12U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_EN_MASK   (0x1U << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_AUTOCS_EN_SHIFT)  /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_SWITCH_EN_SHIFT  (13U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_SWITCH_EN_MASK   (0x1U << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_SWITCH_EN_SHIFT)  /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_CLKSEL_CFG_MASK  (0x3U << CRU_AUTOCS_ACLK_VPU_LOW_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_JPEG_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_OFFSET              (0xD80U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_DIV_SHIFT    (0U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_DIV_MASK     (0x7U << CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_DIV_SHIFT)    /* 0x00000007 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_GATE_SHIFT   (3U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_GATE_MASK    (0x1U << CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_AUTOCS_GATE_SHIFT)   /* 0x00000008 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_IDLE_TH_SHIFT       (4U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_IDLE_TH_MASK        (0xFFFU << CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_IDLE_TH_SHIFT)     /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_WAIT_TH_SHIFT       (16U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_WAIT_TH_MASK        (0xFFFFU << CRU_AUTOCS_ACLK_JPEG_ROOT_CON0_WAIT_TH_SHIFT)    /* 0xFFFF0000 */
/* AUTOCS_ACLK_JPEG_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_OFFSET              (0xD84U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_ACTIVE_MASK  (0x7FFU << CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_EN_SHIFT     (12U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_EN_MASK      (0x1U << CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_AUTOCS_EN_SHIFT)     /* 0x00001000 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_SWITCH_EN_SHIFT     (13U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_SWITCH_EN_MASK      (0x1U << CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_SWITCH_EN_SHIFT)     /* 0x00002000 */
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_CLKSEL_CFG_SHIFT    (14U)
#define CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_CLKSEL_CFG_MASK     (0x3U << CRU_AUTOCS_ACLK_JPEG_ROOT_CON1_CLKSEL_CFG_SHIFT)    /* 0x0000C000 */
/* AUTOCS_ACLK_VEPU0_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_OFFSET             (0xD88U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_DIV_SHIFT   (0U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_DIV_MASK    (0x7U << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_DIV_SHIFT)   /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_GATE_SHIFT  (3U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_GATE_MASK   (0x1U << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_AUTOCS_GATE_SHIFT)  /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_IDLE_TH_SHIFT      (4U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_IDLE_TH_MASK       (0xFFFU << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_IDLE_TH_SHIFT)    /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_WAIT_TH_SHIFT      (16U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_WAIT_TH_MASK       (0xFFFFU << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON0_WAIT_TH_SHIFT)   /* 0xFFFF0000 */
/* AUTOCS_ACLK_VEPU0_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_OFFSET             (0xD8CU)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_EN_SHIFT    (12U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_EN_MASK     (0x1U << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_AUTOCS_EN_SHIFT)    /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_SWITCH_EN_SHIFT    (13U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_SWITCH_EN_MASK     (0x1U << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_SWITCH_EN_SHIFT)    /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_CLKSEL_CFG_SHIFT   (14U)
#define CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_CLKSEL_CFG_MASK    (0x3U << CRU_AUTOCS_ACLK_VEPU0_ROOT_CON1_CLKSEL_CFG_SHIFT)   /* 0x0000C000 */
/* AUTOCS_ACLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_OFFSET                (0xD98U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT      (0U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_DIV_MASK       (0x7U << CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT)      /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT     (3U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_GATE_MASK      (0x1U << CRU_AUTOCS_ACLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT)     /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_IDLE_TH_SHIFT         (4U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_IDLE_TH_MASK          (0xFFFU << CRU_AUTOCS_ACLK_VI_ROOT_CON0_IDLE_TH_SHIFT)       /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_ACLK_VI_ROOT_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_ACLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_OFFSET                (0xD9CU)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT   (0U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_ACTIVE_MASK    (0x7FFU << CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_ACLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_OFFSET               (0xDA0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_OFFSET               (0xDA4U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_VPU_MID_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_OFFSET           (0xDB0U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_DIV_MASK  (0x7U << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_IDLE_TH_SHIFT    (4U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_IDLE_TH_MASK     (0xFFFU << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_IDLE_TH_SHIFT)  /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_WAIT_TH_SHIFT    (16U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_WAIT_TH_MASK     (0xFFFFU << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VPU_MID_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_OFFSET           (0xDB4U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_EN_SHIFT  (12U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_EN_MASK   (0x1U << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_AUTOCS_EN_SHIFT)  /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_SWITCH_EN_SHIFT  (13U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_SWITCH_EN_MASK   (0x1U << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_SWITCH_EN_SHIFT)  /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_CLKSEL_CFG_MASK  (0x3U << CRU_AUTOCS_ACLK_VPU_MID_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_BIU_CON0 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_OFFSET                (0xDB8U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_DIV_SHIFT      (0U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_DIV_MASK       (0x7U << CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_DIV_SHIFT)      /* 0x00000007 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_GATE_SHIFT     (3U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_GATE_MASK      (0x1U << CRU_AUTOCS_ACLK_TOP_BIU_CON0_AUTOCS_GATE_SHIFT)     /* 0x00000008 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_IDLE_TH_SHIFT         (4U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_IDLE_TH_MASK          (0xFFFU << CRU_AUTOCS_ACLK_TOP_BIU_CON0_IDLE_TH_SHIFT)       /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_ACLK_TOP_BIU_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_BIU_CON1 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_OFFSET                (0xDBCU)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_ACTIVE_SHIFT   (0U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_ACTIVE_MASK    (0x7FFU << CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_ACLK_TOP_BIU_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_ACLK_TOP_BIU_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_ACLK_TOP_BIU_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_ACLK_TOP_BIU_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_OFFSET            (0xDE8U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_OFFSET            (0xDECU)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_LOW_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_OFFSET        (0xDF0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_IDLE_TH_MASK  (0xFFFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_WAIT_TH_MASK  (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_LOW_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_OFFSET        (0xDF4U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_BUS_CM0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_OFFSET           (0xE18U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_DIV_MASK  (0x7U << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_IDLE_TH_SHIFT    (4U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_IDLE_TH_MASK     (0xFFFU << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_IDLE_TH_SHIFT)  /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_WAIT_TH_SHIFT    (16U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_WAIT_TH_MASK     (0xFFFFU << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_BUS_CM0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_OFFSET           (0xE1CU)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_EN_SHIFT  (12U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_EN_MASK   (0x1U << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_AUTOCS_EN_SHIFT)  /* 0x00001000 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_SWITCH_EN_SHIFT  (13U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_SWITCH_EN_MASK   (0x1U << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_SWITCH_EN_SHIFT)  /* 0x00002000 */
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_CLKSEL_CFG_MASK  (0x3U << CRU_AUTOCS_HCLK_BUS_CM0_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_NPUTOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_OFFSET            (0xE20U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_PCLK_NPUTOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_OFFSET            (0xE24U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_HCLK_NPU_CM0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_OFFSET           (0xE28U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_DIV_MASK  (0x7U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_IDLE_TH_SHIFT    (4U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_IDLE_TH_MASK     (0xFFFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_IDLE_TH_SHIFT)  /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_WAIT_TH_SHIFT    (16U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_WAIT_TH_MASK     (0xFFFFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_NPU_CM0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_OFFSET           (0xE2CU)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_EN_SHIFT  (12U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_EN_MASK   (0x1U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_AUTOCS_EN_SHIFT)  /* 0x00001000 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_SWITCH_EN_SHIFT  (13U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_SWITCH_EN_MASK   (0x1U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_SWITCH_EN_SHIFT)  /* 0x00002000 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_CLKSEL_CFG_MASK  (0x3U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_NVM_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_OFFSET               (0xE30U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_NVM_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_OFFSET               (0xE34U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_PCLK_PHP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_OFFSET               (0xE38U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_PHP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_OFFSET               (0xE3CU)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_RKVDEC_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_OFFSET            (0xE48U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKVDEC_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_OFFSET            (0xE4CU)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_HCLK_RKVDEC_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_PCLK_TOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_OFFSET               (0xE58U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_TOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_OFFSET               (0xE5CU)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_PCLK_USB_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_OFFSET               (0xE70U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_USB_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_USB_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_USB_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_USB_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_OFFSET               (0xE74U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_USB_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_USB_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_USB_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_USB_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_VPU_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_OFFSET               (0xE78U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_VPU_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_VPU_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_VPU_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_VPU_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_OFFSET               (0xE7CU)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VPU_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VPU_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_VPU_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_VPU_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_VEPU0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_OFFSET             (0xE80U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_DIV_SHIFT   (0U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_DIV_MASK    (0x7U << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_DIV_SHIFT)   /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_GATE_SHIFT  (3U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_GATE_MASK   (0x1U << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_AUTOCS_GATE_SHIFT)  /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_IDLE_TH_SHIFT      (4U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_IDLE_TH_MASK       (0xFFFU << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_IDLE_TH_SHIFT)    /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_WAIT_TH_SHIFT      (16U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_WAIT_TH_MASK       (0xFFFFU << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON0_WAIT_TH_SHIFT)   /* 0xFFFF0000 */
/* AUTOCS_HCLK_VEPU0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_OFFSET             (0xE84U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_EN_SHIFT    (12U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_AUTOCS_EN_SHIFT)    /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_SWITCH_EN_SHIFT    (13U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_SWITCH_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_SWITCH_EN_SHIFT)    /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_CLKSEL_CFG_SHIFT   (14U)
#define CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_CLKSEL_CFG_MASK    (0x3U << CRU_AUTOCS_HCLK_VEPU0_ROOT_CON1_CLKSEL_CFG_SHIFT)   /* 0x0000C000 */
/* AUTOCS_HCLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_OFFSET                (0xE90U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT      (0U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_DIV_MASK       (0x7U << CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT)      /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT     (3U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_GATE_MASK      (0x1U << CRU_AUTOCS_HCLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT)     /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_IDLE_TH_SHIFT         (4U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_IDLE_TH_MASK          (0xFFFU << CRU_AUTOCS_HCLK_VI_ROOT_CON0_IDLE_TH_SHIFT)       /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_HCLK_VI_ROOT_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_HCLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_OFFSET                (0xE94U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT   (0U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_MASK    (0x7FFU << CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_PCLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_OFFSET                (0xE98U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT      (0U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_DIV_MASK       (0x7U << CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_DIV_SHIFT)      /* 0x00000007 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT     (3U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_GATE_MASK      (0x1U << CRU_AUTOCS_PCLK_VI_ROOT_CON0_AUTOCS_GATE_SHIFT)     /* 0x00000008 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_IDLE_TH_SHIFT         (4U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_IDLE_TH_MASK          (0xFFFU << CRU_AUTOCS_PCLK_VI_ROOT_CON0_IDLE_TH_SHIFT)       /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_PCLK_VI_ROOT_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_PCLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_OFFSET                (0xE9CU)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT   (0U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_MASK    (0x7FFU << CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_HCLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_OFFSET               (0xEA8U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_OFFSET               (0xEACU)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_PCLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_OFFSET               (0xEB0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_OFFSET               (0xEB4U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_VO0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_OFFSET               (0xEB8U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_OFFSET               (0xEBCU)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_MID_BIU_CON0 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_OFFSET            (0xEE0U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_MID_BIU_CON1 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_OFFSET            (0xEE4U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_ACLK_TOP_MID_BIU_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_PCLK_VO1_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_OFFSET               (0xEE8U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_VO1_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_OFFSET               (0xEECU)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_VO1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_OFFSET               (0xEF0U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_OFFSET               (0xEF4U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_DDR_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_OFFSET               (0xF00U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_HCLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_HCLK_DDR_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_HCLK_DDR_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_HCLK_DDR_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_OFFSET               (0xF04U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_HCLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_HCLK_DDR_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_HCLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_PCLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_OFFSET            (0xF08U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_PCLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_OFFSET            (0xF0CU)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_ACLK_DDR_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_OFFSET               (0xF10U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_DDR_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_DDR_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_DDR_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_OFFSET               (0xF14U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_DDR_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_ACLK_VO1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_OFFSET               (0xF18U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_ACLK_VO1_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_ACLK_VO1_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_ACLK_VO1_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_ACLK_VO1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_OFFSET               (0xF1CU)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VO1_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_ACLK_VO1_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_ACLK_VO1_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_ACLK_VO1_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_OFFSET            (0xF20U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_HCLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_OFFSET            (0xF24U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/* AUTOCS_CLK_GPU_INNER_CON0 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_OFFSET               (0xF30U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_CLK_GPU_INNER_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_CLK_GPU_INNER_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_CLK_GPU_INNER_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_CLK_GPU_INNER_CON1 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_OFFSET               (0xF34U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_CLK_GPU_INNER_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_CLK_GPU_INNER_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_CLK_GPU_INNER_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_CLK_GPU_INNER_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_HCLK_AUDIO_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_OFFSET             (0xF40U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_DIV_SHIFT   (0U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_DIV_MASK    (0x7U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_DIV_SHIFT)   /* 0x00000007 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_GATE_SHIFT  (3U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_GATE_MASK   (0x1U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_AUTOCS_GATE_SHIFT)  /* 0x00000008 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_IDLE_TH_SHIFT      (4U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_IDLE_TH_MASK       (0xFFFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_IDLE_TH_SHIFT)    /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_WAIT_TH_SHIFT      (16U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_WAIT_TH_MASK       (0xFFFFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_WAIT_TH_SHIFT)   /* 0xFFFF0000 */
/* AUTOCS_HCLK_AUDIO_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_OFFSET             (0xF44U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_EN_SHIFT    (12U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_AUTOCS_EN_SHIFT)    /* 0x00001000 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_SWITCH_EN_SHIFT    (13U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_SWITCH_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_SWITCH_EN_SHIFT)    /* 0x00002000 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_CLKSEL_CFG_SHIFT   (14U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_CLKSEL_CFG_MASK    (0x3U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_CLKSEL_CFG_SHIFT)   /* 0x0000C000 */
/* AUTOCS_PCLK_DDR_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_OFFSET               (0xF50U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT     (0U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_DIV_MASK      (0x7U << CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_DIV_SHIFT)     /* 0x00000007 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT    (3U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_GATE_MASK     (0x1U << CRU_AUTOCS_PCLK_DDR_ROOT_CON0_AUTOCS_GATE_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_IDLE_TH_SHIFT        (4U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_IDLE_TH_MASK         (0xFFFU << CRU_AUTOCS_PCLK_DDR_ROOT_CON0_IDLE_TH_SHIFT)      /* 0x0000FFF0 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_WAIT_TH_SHIFT        (16U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON0_WAIT_TH_MASK         (0xFFFFU << CRU_AUTOCS_PCLK_DDR_ROOT_CON0_WAIT_TH_SHIFT)     /* 0xFFFF0000 */
/* AUTOCS_PCLK_DDR_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_OFFSET               (0xF54U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT  (0U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_MASK   (0x7FFU << CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT      (12U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_DDR_ROOT_CON1_AUTOCS_EN_SHIFT)      /* 0x00001000 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT      (13U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_SWITCH_EN_MASK       (0x1U << CRU_AUTOCS_PCLK_DDR_ROOT_CON1_SWITCH_EN_SHIFT)      /* 0x00002000 */
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT     (14U)
#define CRU_AUTOCS_PCLK_DDR_ROOT_CON1_CLKSEL_CFG_MASK      (0x3U << CRU_AUTOCS_PCLK_DDR_ROOT_CON1_CLKSEL_CFG_SHIFT)     /* 0x0000C000 */
/* AUTOCS_CLK_ISP0_CORE_ROOT_CON0 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_OFFSET          (0xF58U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_IDLE_TH_SHIFT   (4U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_IDLE_TH_MASK    (0xFFFU << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_WAIT_TH_SHIFT   (16U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_WAIT_TH_MASK    (0xFFFFU << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_ISP0_CORE_ROOT_CON1 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_OFFSET          (0xF5CU)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_EN_MASK  (0x1U << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_SWITCH_EN_MASK  (0x1U << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_ISP0_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_CLK_VEPU0_CORE_ROOT_CON0 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_OFFSET         (0xF60U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_IDLE_TH_SHIFT  (4U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_IDLE_TH_MASK   (0xFFFU << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_WAIT_TH_SHIFT  (16U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_WAIT_TH_MASK   (0xFFFFU << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_VEPU0_CORE_ROOT_CON1 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_OFFSET         (0xF64U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_VEPU0_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VEPU1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_OFFSET             (0xF68U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_DIV_SHIFT   (0U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_DIV_MASK    (0x7U << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_DIV_SHIFT)   /* 0x00000007 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_GATE_SHIFT  (3U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_GATE_MASK   (0x1U << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_AUTOCS_GATE_SHIFT)  /* 0x00000008 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_IDLE_TH_SHIFT      (4U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_IDLE_TH_MASK       (0xFFFU << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_IDLE_TH_SHIFT)    /* 0x0000FFF0 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_WAIT_TH_SHIFT      (16U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_WAIT_TH_MASK       (0xFFFFU << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON0_WAIT_TH_SHIFT)   /* 0xFFFF0000 */
/* AUTOCS_ACLK_VEPU1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_OFFSET             (0xF6CU)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_EN_SHIFT    (12U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_EN_MASK     (0x1U << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_AUTOCS_EN_SHIFT)    /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_SWITCH_EN_SHIFT    (13U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_SWITCH_EN_MASK     (0x1U << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_SWITCH_EN_SHIFT)    /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_CLKSEL_CFG_SHIFT   (14U)
#define CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_CLKSEL_CFG_MASK    (0x3U << CRU_AUTOCS_ACLK_VEPU1_ROOT_CON1_CLKSEL_CFG_SHIFT)   /* 0x0000C000 */
/* AUTOCS_HCLK_VEPU1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_OFFSET             (0xF70U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_DIV_SHIFT   (0U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_DIV_MASK    (0x7U << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_DIV_SHIFT)   /* 0x00000007 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_GATE_SHIFT  (3U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_GATE_MASK   (0x1U << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_AUTOCS_GATE_SHIFT)  /* 0x00000008 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_IDLE_TH_SHIFT      (4U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_IDLE_TH_MASK       (0xFFFU << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_IDLE_TH_SHIFT)    /* 0x0000FFF0 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_WAIT_TH_SHIFT      (16U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_WAIT_TH_MASK       (0xFFFFU << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON0_WAIT_TH_SHIFT)   /* 0xFFFF0000 */
/* AUTOCS_HCLK_VEPU1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_OFFSET             (0xF74U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_EN_SHIFT    (12U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_AUTOCS_EN_SHIFT)    /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_SWITCH_EN_SHIFT    (13U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_SWITCH_EN_MASK     (0x1U << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_SWITCH_EN_SHIFT)    /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_CLKSEL_CFG_SHIFT   (14U)
#define CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_CLKSEL_CFG_MASK    (0x3U << CRU_AUTOCS_HCLK_VEPU1_ROOT_CON1_CLKSEL_CFG_SHIFT)   /* 0x0000C000 */
/* AUTOCS_CLK_VEPU1_CORE_ROOT_CON0 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_OFFSET         (0xF78U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_IDLE_TH_SHIFT  (4U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_IDLE_TH_MASK   (0xFFFU << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_WAIT_TH_SHIFT  (16U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_WAIT_TH_MASK   (0xFFFFU << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_VEPU1_CORE_ROOT_CON1 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_OFFSET         (0xF7CU)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_VEPU1_CORE_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/***************************************PHPTOPCRU****************************************/
/* PPLL_CON0 */
#define PHPTOPCRU_PPLL_CON0_OFFSET                         (0x200U)
#define PHPTOPCRU_PPLL_CON0_PPLL_M_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON0_PPLL_M_MASK                    (0x3FFU << PHPTOPCRU_PPLL_CON0_PPLL_M_SHIFT)                 /* 0x000003FF */
#define PHPTOPCRU_PPLL_CON0_PPLL_BP_SHIFT                  (15U)
#define PHPTOPCRU_PPLL_CON0_PPLL_BP_MASK                   (0x1U << PHPTOPCRU_PPLL_CON0_PPLL_BP_SHIFT)                  /* 0x00008000 */
/* PPLL_CON1 */
#define PHPTOPCRU_PPLL_CON1_OFFSET                         (0x204U)
#define PHPTOPCRU_PPLL_CON1_PPLL_P_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON1_PPLL_P_MASK                    (0x3FU << PHPTOPCRU_PPLL_CON1_PPLL_P_SHIFT)                  /* 0x0000003F */
#define PHPTOPCRU_PPLL_CON1_PPLL_S_SHIFT                   (6U)
#define PHPTOPCRU_PPLL_CON1_PPLL_S_MASK                    (0x7U << PHPTOPCRU_PPLL_CON1_PPLL_S_SHIFT)                   /* 0x000001C0 */
#define PHPTOPCRU_PPLL_CON1_PPLL_RESETB_SHIFT              (13U)
#define PHPTOPCRU_PPLL_CON1_PPLL_RESETB_MASK               (0x1U << PHPTOPCRU_PPLL_CON1_PPLL_RESETB_SHIFT)              /* 0x00002000 */
/* PPLL_CON2 */
#define PHPTOPCRU_PPLL_CON2_OFFSET                         (0x208U)
#define PHPTOPCRU_PPLL_CON2_PPLL_K_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON2_PPLL_K_MASK                    (0xFFFFU << PHPTOPCRU_PPLL_CON2_PPLL_K_SHIFT)                /* 0x0000FFFF */
/* PPLL_CON3 */
#define PHPTOPCRU_PPLL_CON3_OFFSET                         (0x20CU)
#define PHPTOPCRU_PPLL_CON3_PPLL_MFR_SHIFT                 (0U)
#define PHPTOPCRU_PPLL_CON3_PPLL_MFR_MASK                  (0xFFU << PHPTOPCRU_PPLL_CON3_PPLL_MFR_SHIFT)                /* 0x000000FF */
#define PHPTOPCRU_PPLL_CON3_PPLL_MRR_SHIFT                 (8U)
#define PHPTOPCRU_PPLL_CON3_PPLL_MRR_MASK                  (0x3FU << PHPTOPCRU_PPLL_CON3_PPLL_MRR_SHIFT)                /* 0x00003F00 */
#define PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_SHIFT              (14U)
#define PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_MASK               (0x3U << PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_SHIFT)              /* 0x0000C000 */
/* PPLL_CON4 */
#define PHPTOPCRU_PPLL_CON4_OFFSET                         (0x210U)
#define PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_SHIFT             (0U)
#define PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_SHIFT)             /* 0x00000001 */
#define PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_SHIFT             (3U)
#define PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_SHIFT)             /* 0x00000008 */
#define PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_SHIFT              (4U)
#define PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_MASK               (0x1FU << PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_SHIFT)             /* 0x000001F0 */
#define PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_SHIFT             (14U)
#define PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_SHIFT)             /* 0x00004000 */
#define PHPTOPCRU_PPLL_CON4_PPLL_FSEL_SHIFT                (15U)
#define PHPTOPCRU_PPLL_CON4_PPLL_FSEL_MASK                 (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_FSEL_SHIFT)                /* 0x00008000 */
/* PPLL_CON5 */
#define PHPTOPCRU_PPLL_CON5_OFFSET                         (0x214U)
#define PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_SHIFT           (0U)
#define PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_MASK            (0x1U << PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_SHIFT)           /* 0x00000001 */
/* PPLL_CON6 */
#define PHPTOPCRU_PPLL_CON6_OFFSET                         (0x218U)
#define PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_SHIFT            (10U)
#define PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_MASK             (0x1FU << PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_SHIFT)           /* 0x00007C00 */
#define PHPTOPCRU_PPLL_CON6_PPLL_LOCK_SHIFT                (15U)
#define PHPTOPCRU_PPLL_CON6_PPLL_LOCK_MASK                 (0x1U << PHPTOPCRU_PPLL_CON6_PPLL_LOCK_SHIFT)                /* 0x00008000 */
/* CLKSEL_CON00 */
#define PHPTOPCRU_CLKSEL_CON00_OFFSET                      (0x300U)
#define PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_SRC_DIV_SHIFT (2U)
#define PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_SRC_DIV_MASK (0x1FU << PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_SRC_DIV_SHIFT) /* 0x0000007C */
#define PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_NDUTY_SRC_DIV_SHIFT (7U)
#define PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_NDUTY_SRC_DIV_MASK (0x1FU << PHPTOPCRU_CLKSEL_CON00_CLK_MATRIX_PCIE_100M_NDUTY_SRC_DIV_SHIFT) /* 0x00000F80 */
#define PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE0_INNER_PHY_SEL_SHIFT (12U)
#define PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE0_INNER_PHY_SEL_MASK (0x3U << PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE0_INNER_PHY_SEL_SHIFT) /* 0x00003000 */
#define PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE1_INNER_PHY_SEL_SHIFT (14U)
#define PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE1_INNER_PHY_SEL_MASK (0x3U << PHPTOPCRU_CLKSEL_CON00_CLK_REF_PCIE1_INNER_PHY_SEL_SHIFT) /* 0x0000C000 */
/* CLKSEL_CON01 */
#define PHPTOPCRU_CLKSEL_CON01_OFFSET                      (0x304U)
#define PHPTOPCRU_CLKSEL_CON01_CLK_REF_MPHY_26M_DIV_SHIFT  (0U)
#define PHPTOPCRU_CLKSEL_CON01_CLK_REF_MPHY_26M_DIV_MASK   (0xFFU << PHPTOPCRU_CLKSEL_CON01_CLK_REF_MPHY_26M_DIV_SHIFT) /* 0x000000FF */
/* GATE_CON00 */
#define PHPTOPCRU_GATE_CON00_OFFSET                        (0x800U)
#define PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_CRU_EN_SHIFT      (1U)
#define PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_CRU_EN_MASK       (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_CRU_EN_SHIFT)      /* 0x00000002 */
#define PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_ROOT_EN_SHIFT     (2U)
#define PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_ROOT_EN_MASK      (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PHPPHY_ROOT_EN_SHIFT)     /* 0x00000004 */
#define PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_SHIFT (3U)
#define PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_SHIFT) /* 0x00000008 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_EN_SHIFT (5U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_EN_MASK  (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_EN_SHIFT) /* 0x00000020 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_GRF_EN_SHIFT (6U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_GRF_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY0_GRF_EN_SHIFT) /* 0x00000040 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_EN_SHIFT (7U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_EN_MASK  (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_EN_SHIFT) /* 0x00000080 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_GRF_EN_SHIFT (8U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_GRF_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE2_COMBOPHY1_GRF_EN_SHIFT) /* 0x00000100 */
/* GATE_CON01 */
#define PHPTOPCRU_GATE_CON01_OFFSET                        (0x804U)
#define PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_SRC_EN_SHIFT (1U)
#define PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_SRC_EN_MASK (0x1U << PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_SRC_EN_SHIFT) /* 0x00000002 */
#define PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_NDUTY_SRC_EN_SHIFT (2U)
#define PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_NDUTY_SRC_EN_MASK (0x1U << PHPTOPCRU_GATE_CON01_CLK_MATRIX_PCIE_100M_NDUTY_SRC_EN_SHIFT) /* 0x00000004 */
#define PHPTOPCRU_GATE_CON01_CLK_REF_PCIE0_INNER_EN_SHIFT  (5U)
#define PHPTOPCRU_GATE_CON01_CLK_REF_PCIE0_INNER_EN_MASK   (0x1U << PHPTOPCRU_GATE_CON01_CLK_REF_PCIE0_INNER_EN_SHIFT)  /* 0x00000020 */
#define PHPTOPCRU_GATE_CON01_CLK_REF_PCIE1_INNER_EN_SHIFT  (8U)
#define PHPTOPCRU_GATE_CON01_CLK_REF_PCIE1_INNER_EN_MASK   (0x1U << PHPTOPCRU_GATE_CON01_CLK_REF_PCIE1_INNER_EN_SHIFT)  /* 0x00000100 */
#define PHPTOPCRU_GATE_CON01_CLK_REF_MPHY_26M_EN_SHIFT     (9U)
#define PHPTOPCRU_GATE_CON01_CLK_REF_MPHY_26M_EN_MASK      (0x1U << PHPTOPCRU_GATE_CON01_CLK_REF_MPHY_26M_EN_SHIFT)     /* 0x00000200 */
/* SOFTRST_CON00 */
#define PHPTOPCRU_SOFTRST_CON00_OFFSET                     (0xA00U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPPHY_CRU_SHIFT   (1U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPPHY_CRU_MASK    (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPPHY_CRU_SHIFT)   /* 0x00000002 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_SHIFT (3U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_SHIFT) /* 0x00000008 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_SHIFT (5U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_SHIFT) /* 0x00000020 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_GRF_SHIFT (6U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_GRF_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY0_GRF_SHIFT) /* 0x00000040 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_SHIFT (7U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_SHIFT) /* 0x00000080 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_GRF_SHIFT (8U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_GRF_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE2_COMBOPHY1_GRF_SHIFT) /* 0x00000100 */
/* SOFTRST_CON01 */
#define PHPTOPCRU_SOFTRST_CON01_OFFSET                     (0xA04U)
#define PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE0_PIPE_PHY_SHIFT (5U)
#define PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE0_PIPE_PHY_MASK (0x1U << PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE0_PIPE_PHY_SHIFT) /* 0x00000020 */
#define PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE1_PIPE_PHY_SHIFT (8U)
#define PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE1_PIPE_PHY_MASK (0x1U << PHPTOPCRU_SOFTRST_CON01_RESETN_PCIE1_PIPE_PHY_SHIFT) /* 0x00000100 */
/***************************************SECURECRU****************************************/
/* CLKSEL_CON00 */
#define SECURECRU_CLKSEL_CON00_OFFSET                      (0x300U)
#define SECURECRU_CLKSEL_CON00_ACLK_SECURE_NS_ROOT_SEL_SHIFT (0U)
#define SECURECRU_CLKSEL_CON00_ACLK_SECURE_NS_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON00_ACLK_SECURE_NS_ROOT_SEL_SHIFT) /* 0x00000003 */
#define SECURECRU_CLKSEL_CON00_HCLK_SECURE_NS_ROOT_SEL_SHIFT (2U)
#define SECURECRU_CLKSEL_CON00_HCLK_SECURE_NS_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON00_HCLK_SECURE_NS_ROOT_SEL_SHIFT) /* 0x0000000C */
#define SECURECRU_CLKSEL_CON00_PCLK_SECURE_NS_ROOT_SEL_SHIFT (4U)
#define SECURECRU_CLKSEL_CON00_PCLK_SECURE_NS_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON00_PCLK_SECURE_NS_ROOT_SEL_SHIFT) /* 0x00000030 */
/* GATE_CON00 */
#define SECURECRU_GATE_CON00_OFFSET                        (0x800U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_SHIFT  (0U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_MASK   (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_SHIFT)  /* 0x00000001 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_SHIFT  (1U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_MASK   (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_SHIFT)  /* 0x00000002 */
#define SECURECRU_GATE_CON00_PCLK_SECURE_NS_ROOT_EN_SHIFT  (2U)
#define SECURECRU_GATE_CON00_PCLK_SECURE_NS_ROOT_EN_MASK   (0x1U << SECURECRU_GATE_CON00_PCLK_SECURE_NS_ROOT_EN_SHIFT)  /* 0x00000004 */
#define SECURECRU_GATE_CON00_HCLK_CRYPTO_NS_EN_SHIFT       (3U)
#define SECURECRU_GATE_CON00_HCLK_CRYPTO_NS_EN_MASK        (0x1U << SECURECRU_GATE_CON00_HCLK_CRYPTO_NS_EN_SHIFT)       /* 0x00000008 */
#define SECURECRU_GATE_CON00_HCLK_TRNG_NS_EN_SHIFT         (4U)
#define SECURECRU_GATE_CON00_HCLK_TRNG_NS_EN_MASK          (0x1U << SECURECRU_GATE_CON00_HCLK_TRNG_NS_EN_SHIFT)         /* 0x00000010 */
#define SECURECRU_GATE_CON00_PCLK_SECURE_NS_BIU_EN_SHIFT   (5U)
#define SECURECRU_GATE_CON00_PCLK_SECURE_NS_BIU_EN_MASK    (0x1U << SECURECRU_GATE_CON00_PCLK_SECURE_NS_BIU_EN_SHIFT)   /* 0x00000020 */
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_SHIFT   (6U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_MASK    (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_SHIFT)   /* 0x00000040 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_SHIFT   (7U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_MASK    (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_SHIFT)   /* 0x00000080 */
#define SECURECRU_GATE_CON00_PCLK_OTPC_NS_EN_SHIFT         (8U)
#define SECURECRU_GATE_CON00_PCLK_OTPC_NS_EN_MASK          (0x1U << SECURECRU_GATE_CON00_PCLK_OTPC_NS_EN_SHIFT)         /* 0x00000100 */
#define SECURECRU_GATE_CON00_CLK_OTPC_NS_EN_SHIFT          (9U)
#define SECURECRU_GATE_CON00_CLK_OTPC_NS_EN_MASK           (0x1U << SECURECRU_GATE_CON00_CLK_OTPC_NS_EN_SHIFT)          /* 0x00000200 */
/* SOFTRST_CON00 */
#define SECURECRU_SOFTRST_CON00_OFFSET                     (0xA00U)
#define SECURECRU_SOFTRST_CON00_HRESETN_CRYPTO_NS_SHIFT    (3U)
#define SECURECRU_SOFTRST_CON00_HRESETN_CRYPTO_NS_MASK     (0x1U << SECURECRU_SOFTRST_CON00_HRESETN_CRYPTO_NS_SHIFT)    /* 0x00000008 */
#define SECURECRU_SOFTRST_CON00_HRESETN_TRNG_NS_SHIFT      (4U)
#define SECURECRU_SOFTRST_CON00_HRESETN_TRNG_NS_MASK       (0x1U << SECURECRU_SOFTRST_CON00_HRESETN_TRNG_NS_SHIFT)      /* 0x00000010 */
#define SECURECRU_SOFTRST_CON00_PRESETN_SECURE_NS_BIU_SHIFT (5U)
#define SECURECRU_SOFTRST_CON00_PRESETN_SECURE_NS_BIU_MASK (0x1U << SECURECRU_SOFTRST_CON00_PRESETN_SECURE_NS_BIU_SHIFT) /* 0x00000020 */
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_SHIFT (6U)
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_MASK (0x1U << SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_SHIFT) /* 0x00000040 */
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_SHIFT (7U)
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_MASK (0x1U << SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_SHIFT) /* 0x00000080 */
#define SECURECRU_SOFTRST_CON00_PRESETN_OTPC_NS_SHIFT      (8U)
#define SECURECRU_SOFTRST_CON00_PRESETN_OTPC_NS_MASK       (0x1U << SECURECRU_SOFTRST_CON00_PRESETN_OTPC_NS_SHIFT)      /* 0x00000100 */
#define SECURECRU_SOFTRST_CON00_RESETN_OTPC_NS_SHIFT       (9U)
#define SECURECRU_SOFTRST_CON00_RESETN_OTPC_NS_MASK        (0x1U << SECURECRU_SOFTRST_CON00_RESETN_OTPC_NS_SHIFT)       /* 0x00000200 */
/* AUTOCS_HCLK_SECURE_NS_ROOT_CON0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_OFFSET   (0xD08U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_IDLE_TH_MASK (0xFFFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_SECURE_NS_ROOT_CON1 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_OFFSET   (0xD0CU)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_SECURE_NS_ROOT_CON0 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_OFFSET   (0xDE0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_IDLE_TH_MASK (0xFFFU << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_SECURE_NS_ROOT_CON1 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_OFFSET   (0xDE4U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_PCLK_SECURE_NS_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* CLKSEL_CON10 */
#define SECURECRU_CLKSEL_CON10_OFFSET                      (0x4000U)
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_350M_SRC_DIV_SHIFT (0U)
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_350M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_350M_SRC_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_58M_SRC_DIV_SHIFT (3U)
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_58M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_58M_SRC_DIV_SHIFT) /* 0x00000038 */
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_116M_SRC_DIV_SHIFT (6U)
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_116M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_116M_SRC_DIV_SHIFT) /* 0x000001C0 */
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_175M_SRC_DIV_SHIFT (9U)
#define SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_175M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON10_CLK_MATRIX_SEC_175M_SRC_DIV_SHIFT) /* 0x00000E00 */
/* CLKSEL_CON11 */
#define SECURECRU_CLKSEL_CON11_OFFSET                      (0x4004U)
#define SECURECRU_CLKSEL_CON11_ACLK_SECURE_S_ROOT_SEL_SHIFT (0U)
#define SECURECRU_CLKSEL_CON11_ACLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON11_ACLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x00000003 */
#define SECURECRU_CLKSEL_CON11_HCLK_SECURE_S_ROOT_SEL_SHIFT (2U)
#define SECURECRU_CLKSEL_CON11_HCLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON11_HCLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x0000000C */
#define SECURECRU_CLKSEL_CON11_PCLK_SECURE_S_ROOT_SEL_SHIFT (4U)
#define SECURECRU_CLKSEL_CON11_PCLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON11_PCLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x00000030 */
#define SECURECRU_CLKSEL_CON11_CLK_STIMER0_ROOT_SEL_SHIFT  (6U)
#define SECURECRU_CLKSEL_CON11_CLK_STIMER0_ROOT_SEL_MASK   (0x1U << SECURECRU_CLKSEL_CON11_CLK_STIMER0_ROOT_SEL_SHIFT)  /* 0x00000040 */
#define SECURECRU_CLKSEL_CON11_CLK_STIMER1_ROOT_SEL_SHIFT  (7U)
#define SECURECRU_CLKSEL_CON11_CLK_STIMER1_ROOT_SEL_MASK   (0x1U << SECURECRU_CLKSEL_CON11_CLK_STIMER1_ROOT_SEL_SHIFT)  /* 0x00000080 */
#define SECURECRU_CLKSEL_CON11_CLK_MATRIX_SEC_100M_SRC_DIV_SHIFT (8U)
#define SECURECRU_CLKSEL_CON11_CLK_MATRIX_SEC_100M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON11_CLK_MATRIX_SEC_100M_SRC_DIV_SHIFT) /* 0x00000700 */
#define SECURECRU_CLKSEL_CON11_CLK_PKA_CRYPTO_S_SEL_SHIFT  (11U)
#define SECURECRU_CLKSEL_CON11_CLK_PKA_CRYPTO_S_SEL_MASK   (0x3U << SECURECRU_CLKSEL_CON11_CLK_PKA_CRYPTO_S_SEL_SHIFT)  /* 0x00001800 */
/* CLKSEL_CON14 */
#define SECURECRU_CLKSEL_CON14_OFFSET                      (0x4010U)
#define SECURECRU_CLKSEL_CON14_HCLK_VO1_S_ROOT_SEL_SHIFT   (0U)
#define SECURECRU_CLKSEL_CON14_HCLK_VO1_S_ROOT_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON14_HCLK_VO1_S_ROOT_SEL_SHIFT)   /* 0x00000003 */
/* CLKSEL_CON16 */
#define SECURECRU_CLKSEL_CON16_OFFSET                      (0x4018U)
#define SECURECRU_CLKSEL_CON16_HCLK_VO0_S_ROOT_SEL_SHIFT   (0U)
#define SECURECRU_CLKSEL_CON16_HCLK_VO0_S_ROOT_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON16_HCLK_VO0_S_ROOT_SEL_SHIFT)   /* 0x00000003 */
#define SECURECRU_CLKSEL_CON16_PCLK_VO0_S_ROOT_SEL_SHIFT   (2U)
#define SECURECRU_CLKSEL_CON16_PCLK_VO0_S_ROOT_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON16_PCLK_VO0_S_ROOT_SEL_SHIFT)   /* 0x0000000C */
/* GATE_CON10 */
#define SECURECRU_GATE_CON10_OFFSET                        (0x4028U)
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_350M_SRC_EN_SHIFT (0U)
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_350M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON10_CLK_MATRIX_SEC_350M_SRC_EN_SHIFT) /* 0x00000001 */
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_58M_SRC_EN_SHIFT (1U)
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_58M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON10_CLK_MATRIX_SEC_58M_SRC_EN_SHIFT) /* 0x00000002 */
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_116M_SRC_EN_SHIFT (2U)
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_116M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON10_CLK_MATRIX_SEC_116M_SRC_EN_SHIFT) /* 0x00000004 */
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_175M_SRC_EN_SHIFT (3U)
#define SECURECRU_GATE_CON10_CLK_MATRIX_SEC_175M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON10_CLK_MATRIX_SEC_175M_SRC_EN_SHIFT) /* 0x00000008 */
#define SECURECRU_GATE_CON10_ACLK_SECURE_S_ROOT_EN_SHIFT   (6U)
#define SECURECRU_GATE_CON10_ACLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON10_ACLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000040 */
#define SECURECRU_GATE_CON10_HCLK_SECURE_S_ROOT_EN_SHIFT   (7U)
#define SECURECRU_GATE_CON10_HCLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON10_HCLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000080 */
#define SECURECRU_GATE_CON10_PCLK_SECURE_S_ROOT_EN_SHIFT   (8U)
#define SECURECRU_GATE_CON10_PCLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON10_PCLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000100 */
#define SECURECRU_GATE_CON10_CLK_BUS_STIMER0_ROOT_EN_SHIFT (9U)
#define SECURECRU_GATE_CON10_CLK_BUS_STIMER0_ROOT_EN_MASK  (0x1U << SECURECRU_GATE_CON10_CLK_BUS_STIMER0_ROOT_EN_SHIFT) /* 0x00000200 */
#define SECURECRU_GATE_CON10_PCLK_STIMER0_EN_SHIFT         (10U)
#define SECURECRU_GATE_CON10_PCLK_STIMER0_EN_MASK          (0x1U << SECURECRU_GATE_CON10_PCLK_STIMER0_EN_SHIFT)         /* 0x00000400 */
#define SECURECRU_GATE_CON10_CLK_STIMER0_EN_SHIFT          (11U)
#define SECURECRU_GATE_CON10_CLK_STIMER0_EN_MASK           (0x1U << SECURECRU_GATE_CON10_CLK_STIMER0_EN_SHIFT)          /* 0x00000800 */
#define SECURECRU_GATE_CON10_CLK_STIMER1_EN_SHIFT          (12U)
#define SECURECRU_GATE_CON10_CLK_STIMER1_EN_MASK           (0x1U << SECURECRU_GATE_CON10_CLK_STIMER1_EN_SHIFT)          /* 0x00001000 */
#define SECURECRU_GATE_CON10_CLK_STIMER2_EN_SHIFT          (13U)
#define SECURECRU_GATE_CON10_CLK_STIMER2_EN_MASK           (0x1U << SECURECRU_GATE_CON10_CLK_STIMER2_EN_SHIFT)          /* 0x00002000 */
#define SECURECRU_GATE_CON10_CLK_STIMER3_EN_SHIFT          (14U)
#define SECURECRU_GATE_CON10_CLK_STIMER3_EN_MASK           (0x1U << SECURECRU_GATE_CON10_CLK_STIMER3_EN_SHIFT)          /* 0x00004000 */
#define SECURECRU_GATE_CON10_CLK_STIMER4_EN_SHIFT          (15U)
#define SECURECRU_GATE_CON10_CLK_STIMER4_EN_MASK           (0x1U << SECURECRU_GATE_CON10_CLK_STIMER4_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON11 */
#define SECURECRU_GATE_CON11_OFFSET                        (0x402CU)
#define SECURECRU_GATE_CON11_CLK_STIMER5_EN_SHIFT          (0U)
#define SECURECRU_GATE_CON11_CLK_STIMER5_EN_MASK           (0x1U << SECURECRU_GATE_CON11_CLK_STIMER5_EN_SHIFT)          /* 0x00000001 */
#define SECURECRU_GATE_CON11_CLK_STIMER1_ROOT_EN_SHIFT     (1U)
#define SECURECRU_GATE_CON11_CLK_STIMER1_ROOT_EN_MASK      (0x1U << SECURECRU_GATE_CON11_CLK_STIMER1_ROOT_EN_SHIFT)     /* 0x00000002 */
#define SECURECRU_GATE_CON11_PCLK_STIMER1_EN_SHIFT         (2U)
#define SECURECRU_GATE_CON11_PCLK_STIMER1_EN_MASK          (0x1U << SECURECRU_GATE_CON11_PCLK_STIMER1_EN_SHIFT)         /* 0x00000004 */
#define SECURECRU_GATE_CON11_CLK_MATRIX_SEC_100M_SRC_EN_SHIFT (3U)
#define SECURECRU_GATE_CON11_CLK_MATRIX_SEC_100M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON11_CLK_MATRIX_SEC_100M_SRC_EN_SHIFT) /* 0x00000008 */
#define SECURECRU_GATE_CON11_PCLK_OTPMASK_EN_SHIFT         (4U)
#define SECURECRU_GATE_CON11_PCLK_OTPMASK_EN_MASK          (0x1U << SECURECRU_GATE_CON11_PCLK_OTPMASK_EN_SHIFT)         /* 0x00000010 */
#define SECURECRU_GATE_CON11_CLK_STIMER6_EN_SHIFT          (7U)
#define SECURECRU_GATE_CON11_CLK_STIMER6_EN_MASK           (0x1U << SECURECRU_GATE_CON11_CLK_STIMER6_EN_SHIFT)          /* 0x00000080 */
#define SECURECRU_GATE_CON11_CLK_STIMER7_EN_SHIFT          (8U)
#define SECURECRU_GATE_CON11_CLK_STIMER7_EN_MASK           (0x1U << SECURECRU_GATE_CON11_CLK_STIMER7_EN_SHIFT)          /* 0x00000100 */
#define SECURECRU_GATE_CON11_CLK_STIMER8_EN_SHIFT          (9U)
#define SECURECRU_GATE_CON11_CLK_STIMER8_EN_MASK           (0x1U << SECURECRU_GATE_CON11_CLK_STIMER8_EN_SHIFT)          /* 0x00000200 */
#define SECURECRU_GATE_CON11_CLK_STIMER9_EN_SHIFT          (10U)
#define SECURECRU_GATE_CON11_CLK_STIMER9_EN_MASK           (0x1U << SECURECRU_GATE_CON11_CLK_STIMER9_EN_SHIFT)          /* 0x00000400 */
#define SECURECRU_GATE_CON11_CLK_STIMER10_EN_SHIFT         (11U)
#define SECURECRU_GATE_CON11_CLK_STIMER10_EN_MASK          (0x1U << SECURECRU_GATE_CON11_CLK_STIMER10_EN_SHIFT)         /* 0x00000800 */
#define SECURECRU_GATE_CON11_CLK_STIMER11_EN_SHIFT         (12U)
#define SECURECRU_GATE_CON11_CLK_STIMER11_EN_MASK          (0x1U << SECURECRU_GATE_CON11_CLK_STIMER11_EN_SHIFT)         /* 0x00001000 */
#define SECURECRU_GATE_CON11_PCLK_SYS_SGRF_EN_SHIFT        (13U)
#define SECURECRU_GATE_CON11_PCLK_SYS_SGRF_EN_MASK         (0x1U << SECURECRU_GATE_CON11_PCLK_SYS_SGRF_EN_SHIFT)        /* 0x00002000 */
#define SECURECRU_GATE_CON11_PCLK_DFT2APB_EN_SHIFT         (14U)
#define SECURECRU_GATE_CON11_PCLK_DFT2APB_EN_MASK          (0x1U << SECURECRU_GATE_CON11_PCLK_DFT2APB_EN_SHIFT)         /* 0x00004000 */
/* GATE_CON12 */
#define SECURECRU_GATE_CON12_OFFSET                        (0x4030U)
#define SECURECRU_GATE_CON12_ACLK_SECURE_S_BIU_EN_SHIFT    (4U)
#define SECURECRU_GATE_CON12_ACLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON12_ACLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00000010 */
#define SECURECRU_GATE_CON12_HCLK_SECURE_S_BIU_EN_SHIFT    (5U)
#define SECURECRU_GATE_CON12_HCLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON12_HCLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00000020 */
#define SECURECRU_GATE_CON12_PCLK_SECURE_S_BIU_EN_SHIFT    (6U)
#define SECURECRU_GATE_CON12_PCLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON12_PCLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00000040 */
#define SECURECRU_GATE_CON12_PCLK_KLAD_EN_SHIFT            (7U)
#define SECURECRU_GATE_CON12_PCLK_KLAD_EN_MASK             (0x1U << SECURECRU_GATE_CON12_PCLK_KLAD_EN_SHIFT)            /* 0x00000080 */
#define SECURECRU_GATE_CON12_HCLK_CRYPTO_S_EN_SHIFT        (8U)
#define SECURECRU_GATE_CON12_HCLK_CRYPTO_S_EN_MASK         (0x1U << SECURECRU_GATE_CON12_HCLK_CRYPTO_S_EN_SHIFT)        /* 0x00000100 */
#define SECURECRU_GATE_CON12_HCLK_KLAD_EN_SHIFT            (9U)
#define SECURECRU_GATE_CON12_HCLK_KLAD_EN_MASK             (0x1U << SECURECRU_GATE_CON12_HCLK_KLAD_EN_SHIFT)            /* 0x00000200 */
#define SECURECRU_GATE_CON12_CLK_PKA_CRYPTO_S_EN_SHIFT     (11U)
#define SECURECRU_GATE_CON12_CLK_PKA_CRYPTO_S_EN_MASK      (0x1U << SECURECRU_GATE_CON12_CLK_PKA_CRYPTO_S_EN_SHIFT)     /* 0x00000800 */
#define SECURECRU_GATE_CON12_ACLK_CRYPTO_S_EN_SHIFT        (12U)
#define SECURECRU_GATE_CON12_ACLK_CRYPTO_S_EN_MASK         (0x1U << SECURECRU_GATE_CON12_ACLK_CRYPTO_S_EN_SHIFT)        /* 0x00001000 */
/* GATE_CON13 */
#define SECURECRU_GATE_CON13_OFFSET                        (0x4034U)
#define SECURECRU_GATE_CON13_HCLK_TRNG_S_EN_SHIFT          (0U)
#define SECURECRU_GATE_CON13_HCLK_TRNG_S_EN_MASK           (0x1U << SECURECRU_GATE_CON13_HCLK_TRNG_S_EN_SHIFT)          /* 0x00000001 */
#define SECURECRU_GATE_CON13_PCLK_OTPC_S_EN_SHIFT          (3U)
#define SECURECRU_GATE_CON13_PCLK_OTPC_S_EN_MASK           (0x1U << SECURECRU_GATE_CON13_PCLK_OTPC_S_EN_SHIFT)          /* 0x00000008 */
#define SECURECRU_GATE_CON13_CLK_OTPC_S_EN_SHIFT           (4U)
#define SECURECRU_GATE_CON13_CLK_OTPC_S_EN_MASK            (0x1U << SECURECRU_GATE_CON13_CLK_OTPC_S_EN_SHIFT)           /* 0x00000010 */
#define SECURECRU_GATE_CON13_HCLK_BOOTROM_EN_SHIFT         (5U)
#define SECURECRU_GATE_CON13_HCLK_BOOTROM_EN_MASK          (0x1U << SECURECRU_GATE_CON13_HCLK_BOOTROM_EN_SHIFT)         /* 0x00000020 */
#define SECURECRU_GATE_CON13_PCLK_JDBCK_DAP_EN_SHIFT       (6U)
#define SECURECRU_GATE_CON13_PCLK_JDBCK_DAP_EN_MASK        (0x1U << SECURECRU_GATE_CON13_PCLK_JDBCK_DAP_EN_SHIFT)       /* 0x00000040 */
#define SECURECRU_GATE_CON13_CLK_JDBCK_DAP_EN_SHIFT        (7U)
#define SECURECRU_GATE_CON13_CLK_JDBCK_DAP_EN_MASK         (0x1U << SECURECRU_GATE_CON13_CLK_JDBCK_DAP_EN_SHIFT)        /* 0x00000080 */
#define SECURECRU_GATE_CON13_PCLK_SECURE_CRU_EN_SHIFT      (8U)
#define SECURECRU_GATE_CON13_PCLK_SECURE_CRU_EN_MASK       (0x1U << SECURECRU_GATE_CON13_PCLK_SECURE_CRU_EN_SHIFT)      /* 0x00000100 */
#define SECURECRU_GATE_CON13_PCLK_WDT_S_EN_SHIFT           (9U)
#define SECURECRU_GATE_CON13_PCLK_WDT_S_EN_MASK            (0x1U << SECURECRU_GATE_CON13_PCLK_WDT_S_EN_SHIFT)           /* 0x00000200 */
#define SECURECRU_GATE_CON13_TCLK_WDT_S_EN_SHIFT           (10U)
#define SECURECRU_GATE_CON13_TCLK_WDT_S_EN_MASK            (0x1U << SECURECRU_GATE_CON13_TCLK_WDT_S_EN_SHIFT)           /* 0x00000400 */
/* GATE_CON14 */
#define SECURECRU_GATE_CON14_OFFSET                        (0x4038U)
#define SECURECRU_GATE_CON14_PCLK_HDCP1_TRNG_EN_SHIFT      (0U)
#define SECURECRU_GATE_CON14_PCLK_HDCP1_TRNG_EN_MASK       (0x1U << SECURECRU_GATE_CON14_PCLK_HDCP1_TRNG_EN_SHIFT)      /* 0x00000001 */
#define SECURECRU_GATE_CON14_HCLK_VO1_S_ROOT_EN_SHIFT      (1U)
#define SECURECRU_GATE_CON14_HCLK_VO1_S_ROOT_EN_MASK       (0x1U << SECURECRU_GATE_CON14_HCLK_VO1_S_ROOT_EN_SHIFT)      /* 0x00000002 */
#define SECURECRU_GATE_CON14_HCLK_VO1_S_BIU_EN_SHIFT       (2U)
#define SECURECRU_GATE_CON14_HCLK_VO1_S_BIU_EN_MASK        (0x1U << SECURECRU_GATE_CON14_HCLK_VO1_S_BIU_EN_SHIFT)       /* 0x00000004 */
#define SECURECRU_GATE_CON14_HCLK_HDCP_KEY1_EN_SHIFT       (3U)
#define SECURECRU_GATE_CON14_HCLK_HDCP_KEY1_EN_MASK        (0x1U << SECURECRU_GATE_CON14_HCLK_HDCP_KEY1_EN_SHIFT)       /* 0x00000008 */
/* GATE_CON15 */
#define SECURECRU_GATE_CON15_OFFSET                        (0x403CU)
#define SECURECRU_GATE_CON15_PCLK_HDCP0_TRNG_EN_SHIFT      (0U)
#define SECURECRU_GATE_CON15_PCLK_HDCP0_TRNG_EN_MASK       (0x1U << SECURECRU_GATE_CON15_PCLK_HDCP0_TRNG_EN_SHIFT)      /* 0x00000001 */
#define SECURECRU_GATE_CON15_HCLK_VO0_S_ROOT_EN_SHIFT      (1U)
#define SECURECRU_GATE_CON15_HCLK_VO0_S_ROOT_EN_MASK       (0x1U << SECURECRU_GATE_CON15_HCLK_VO0_S_ROOT_EN_SHIFT)      /* 0x00000002 */
#define SECURECRU_GATE_CON15_HCLK_VO0_S_BIU_EN_SHIFT       (2U)
#define SECURECRU_GATE_CON15_HCLK_VO0_S_BIU_EN_MASK        (0x1U << SECURECRU_GATE_CON15_HCLK_VO0_S_BIU_EN_SHIFT)       /* 0x00000004 */
#define SECURECRU_GATE_CON15_HCLK_HDCP_KEY0_EN_SHIFT       (3U)
#define SECURECRU_GATE_CON15_HCLK_HDCP_KEY0_EN_MASK        (0x1U << SECURECRU_GATE_CON15_HCLK_HDCP_KEY0_EN_SHIFT)       /* 0x00000008 */
#define SECURECRU_GATE_CON15_PCLK_VO0_S_ROOT_EN_SHIFT      (4U)
#define SECURECRU_GATE_CON15_PCLK_VO0_S_ROOT_EN_MASK       (0x1U << SECURECRU_GATE_CON15_PCLK_VO0_S_ROOT_EN_SHIFT)      /* 0x00000010 */
#define SECURECRU_GATE_CON15_PCLK_EDP_S_EN_SHIFT           (5U)
#define SECURECRU_GATE_CON15_PCLK_EDP_S_EN_MASK            (0x1U << SECURECRU_GATE_CON15_PCLK_EDP_S_EN_SHIFT)           /* 0x00000020 */
#define SECURECRU_GATE_CON15_PCLK_EDP_BIU_EN_SHIFT         (6U)
#define SECURECRU_GATE_CON15_PCLK_EDP_BIU_EN_MASK          (0x1U << SECURECRU_GATE_CON15_PCLK_EDP_BIU_EN_SHIFT)         /* 0x00000040 */
/* SOFTRST_CON10 */
#define SECURECRU_SOFTRST_CON10_OFFSET                     (0x4050U)
#define SECURECRU_SOFTRST_CON10_PRESETN_STIMER0_SHIFT      (10U)
#define SECURECRU_SOFTRST_CON10_PRESETN_STIMER0_MASK       (0x1U << SECURECRU_SOFTRST_CON10_PRESETN_STIMER0_SHIFT)      /* 0x00000400 */
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER0_SHIFT       (11U)
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER0_MASK        (0x1U << SECURECRU_SOFTRST_CON10_RESETN_STIMER0_SHIFT)       /* 0x00000800 */
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER1_SHIFT       (12U)
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER1_MASK        (0x1U << SECURECRU_SOFTRST_CON10_RESETN_STIMER1_SHIFT)       /* 0x00001000 */
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER2_SHIFT       (13U)
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER2_MASK        (0x1U << SECURECRU_SOFTRST_CON10_RESETN_STIMER2_SHIFT)       /* 0x00002000 */
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER3_SHIFT       (14U)
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER3_MASK        (0x1U << SECURECRU_SOFTRST_CON10_RESETN_STIMER3_SHIFT)       /* 0x00004000 */
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER4_SHIFT       (15U)
#define SECURECRU_SOFTRST_CON10_RESETN_STIMER4_MASK        (0x1U << SECURECRU_SOFTRST_CON10_RESETN_STIMER4_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON11 */
#define SECURECRU_SOFTRST_CON11_OFFSET                     (0x4054U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER5_SHIFT       (0U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER5_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER5_SHIFT)       /* 0x00000001 */
#define SECURECRU_SOFTRST_CON11_PRESETN_STIMER1_SHIFT      (2U)
#define SECURECRU_SOFTRST_CON11_PRESETN_STIMER1_MASK       (0x1U << SECURECRU_SOFTRST_CON11_PRESETN_STIMER1_SHIFT)      /* 0x00000004 */
#define SECURECRU_SOFTRST_CON11_PRESETN_OTPMASK_SHIFT      (4U)
#define SECURECRU_SOFTRST_CON11_PRESETN_OTPMASK_MASK       (0x1U << SECURECRU_SOFTRST_CON11_PRESETN_OTPMASK_SHIFT)      /* 0x00000010 */
#define SECURECRU_SOFTRST_CON11_RESETN_OTPMASK_SHIFT       (5U)
#define SECURECRU_SOFTRST_CON11_RESETN_OTPMASK_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_OTPMASK_SHIFT)       /* 0x00000020 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER6_SHIFT       (7U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER6_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER6_SHIFT)       /* 0x00000080 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER7_SHIFT       (8U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER7_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER7_SHIFT)       /* 0x00000100 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER8_SHIFT       (9U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER8_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER8_SHIFT)       /* 0x00000200 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER9_SHIFT       (10U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER9_MASK        (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER9_SHIFT)       /* 0x00000400 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER10_SHIFT      (11U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER10_MASK       (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER10_SHIFT)      /* 0x00000800 */
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER11_SHIFT      (12U)
#define SECURECRU_SOFTRST_CON11_RESETN_STIMER11_MASK       (0x1U << SECURECRU_SOFTRST_CON11_RESETN_STIMER11_SHIFT)      /* 0x00001000 */
#define SECURECRU_SOFTRST_CON11_PRESETN_SYS_SGRF_SHIFT     (13U)
#define SECURECRU_SOFTRST_CON11_PRESETN_SYS_SGRF_MASK      (0x1U << SECURECRU_SOFTRST_CON11_PRESETN_SYS_SGRF_SHIFT)     /* 0x00002000 */
#define SECURECRU_SOFTRST_CON11_PRESETN_DFT2APB_SHIFT      (14U)
#define SECURECRU_SOFTRST_CON11_PRESETN_DFT2APB_MASK       (0x1U << SECURECRU_SOFTRST_CON11_PRESETN_DFT2APB_SHIFT)      /* 0x00004000 */
/* SOFTRST_CON12 */
#define SECURECRU_SOFTRST_CON12_OFFSET                     (0x4058U)
#define SECURECRU_SOFTRST_CON12_RESETN_OTPC_ARB_SHIFT      (1U)
#define SECURECRU_SOFTRST_CON12_RESETN_OTPC_ARB_MASK       (0x1U << SECURECRU_SOFTRST_CON12_RESETN_OTPC_ARB_SHIFT)      /* 0x00000002 */
#define SECURECRU_SOFTRST_CON12_ARESETN_SECURE_S_BIU_SHIFT (4U)
#define SECURECRU_SOFTRST_CON12_ARESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON12_ARESETN_SECURE_S_BIU_SHIFT) /* 0x00000010 */
#define SECURECRU_SOFTRST_CON12_HRESETN_SECURE_S_BIU_SHIFT (5U)
#define SECURECRU_SOFTRST_CON12_HRESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON12_HRESETN_SECURE_S_BIU_SHIFT) /* 0x00000020 */
#define SECURECRU_SOFTRST_CON12_PRESETN_SECURE_S_BIU_SHIFT (6U)
#define SECURECRU_SOFTRST_CON12_PRESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON12_PRESETN_SECURE_S_BIU_SHIFT) /* 0x00000040 */
#define SECURECRU_SOFTRST_CON12_PRESETN_KLAD_SHIFT         (7U)
#define SECURECRU_SOFTRST_CON12_PRESETN_KLAD_MASK          (0x1U << SECURECRU_SOFTRST_CON12_PRESETN_KLAD_SHIFT)         /* 0x00000080 */
#define SECURECRU_SOFTRST_CON12_HRESETN_CRYPTO_S_SHIFT     (8U)
#define SECURECRU_SOFTRST_CON12_HRESETN_CRYPTO_S_MASK      (0x1U << SECURECRU_SOFTRST_CON12_HRESETN_CRYPTO_S_SHIFT)     /* 0x00000100 */
#define SECURECRU_SOFTRST_CON12_HRESETN_KLAD_SHIFT         (9U)
#define SECURECRU_SOFTRST_CON12_HRESETN_KLAD_MASK          (0x1U << SECURECRU_SOFTRST_CON12_HRESETN_KLAD_SHIFT)         /* 0x00000200 */
#define SECURECRU_SOFTRST_CON12_RESETN_PKA_CRYPTO_S_SHIFT  (11U)
#define SECURECRU_SOFTRST_CON12_RESETN_PKA_CRYPTO_S_MASK   (0x1U << SECURECRU_SOFTRST_CON12_RESETN_PKA_CRYPTO_S_SHIFT)  /* 0x00000800 */
#define SECURECRU_SOFTRST_CON12_ARESETN_CRYPTO_S_SHIFT     (12U)
#define SECURECRU_SOFTRST_CON12_ARESETN_CRYPTO_S_MASK      (0x1U << SECURECRU_SOFTRST_CON12_ARESETN_CRYPTO_S_SHIFT)     /* 0x00001000 */
/* SOFTRST_CON13 */
#define SECURECRU_SOFTRST_CON13_OFFSET                     (0x405CU)
#define SECURECRU_SOFTRST_CON13_HRESETN_TRNG_S_SHIFT       (0U)
#define SECURECRU_SOFTRST_CON13_HRESETN_TRNG_S_MASK        (0x1U << SECURECRU_SOFTRST_CON13_HRESETN_TRNG_S_SHIFT)       /* 0x00000001 */
#define SECURECRU_SOFTRST_CON13_PRESETN_OTPC_S_SHIFT       (3U)
#define SECURECRU_SOFTRST_CON13_PRESETN_OTPC_S_MASK        (0x1U << SECURECRU_SOFTRST_CON13_PRESETN_OTPC_S_SHIFT)       /* 0x00000008 */
#define SECURECRU_SOFTRST_CON13_RESETN_OTPC_S_SHIFT        (4U)
#define SECURECRU_SOFTRST_CON13_RESETN_OTPC_S_MASK         (0x1U << SECURECRU_SOFTRST_CON13_RESETN_OTPC_S_SHIFT)        /* 0x00000010 */
#define SECURECRU_SOFTRST_CON13_HRESETN_BOOTROM_SHIFT      (5U)
#define SECURECRU_SOFTRST_CON13_HRESETN_BOOTROM_MASK       (0x1U << SECURECRU_SOFTRST_CON13_HRESETN_BOOTROM_SHIFT)      /* 0x00000020 */
#define SECURECRU_SOFTRST_CON13_PRESETN_JDBCK_DAP_SHIFT    (6U)
#define SECURECRU_SOFTRST_CON13_PRESETN_JDBCK_DAP_MASK     (0x1U << SECURECRU_SOFTRST_CON13_PRESETN_JDBCK_DAP_SHIFT)    /* 0x00000040 */
#define SECURECRU_SOFTRST_CON13_RESETN_JDBCK_DAP_SHIFT     (7U)
#define SECURECRU_SOFTRST_CON13_RESETN_JDBCK_DAP_MASK      (0x1U << SECURECRU_SOFTRST_CON13_RESETN_JDBCK_DAP_SHIFT)     /* 0x00000080 */
#define SECURECRU_SOFTRST_CON13_PRESETN_SECURE_CRU_SHIFT   (8U)
#define SECURECRU_SOFTRST_CON13_PRESETN_SECURE_CRU_MASK    (0x1U << SECURECRU_SOFTRST_CON13_PRESETN_SECURE_CRU_SHIFT)   /* 0x00000100 */
#define SECURECRU_SOFTRST_CON13_PRESETN_WDT_S_SHIFT        (9U)
#define SECURECRU_SOFTRST_CON13_PRESETN_WDT_S_MASK         (0x1U << SECURECRU_SOFTRST_CON13_PRESETN_WDT_S_SHIFT)        /* 0x00000200 */
#define SECURECRU_SOFTRST_CON13_TRESETN_WDT_S_SHIFT        (10U)
#define SECURECRU_SOFTRST_CON13_TRESETN_WDT_S_MASK         (0x1U << SECURECRU_SOFTRST_CON13_TRESETN_WDT_S_SHIFT)        /* 0x00000400 */
/* SOFTRST_CON14 */
#define SECURECRU_SOFTRST_CON14_OFFSET                     (0x4060U)
#define SECURECRU_SOFTRST_CON14_PRESETN_HDCP1_TRNG_SHIFT   (0U)
#define SECURECRU_SOFTRST_CON14_PRESETN_HDCP1_TRNG_MASK    (0x1U << SECURECRU_SOFTRST_CON14_PRESETN_HDCP1_TRNG_SHIFT)   /* 0x00000001 */
#define SECURECRU_SOFTRST_CON14_HRESETN_VO1_S_BIU_SHIFT    (2U)
#define SECURECRU_SOFTRST_CON14_HRESETN_VO1_S_BIU_MASK     (0x1U << SECURECRU_SOFTRST_CON14_HRESETN_VO1_S_BIU_SHIFT)    /* 0x00000004 */
#define SECURECRU_SOFTRST_CON14_HRESETN_HDCP_KEY1_SHIFT    (3U)
#define SECURECRU_SOFTRST_CON14_HRESETN_HDCP_KEY1_MASK     (0x1U << SECURECRU_SOFTRST_CON14_HRESETN_HDCP_KEY1_SHIFT)    /* 0x00000008 */
/* SOFTRST_CON15 */
#define SECURECRU_SOFTRST_CON15_OFFSET                     (0x4064U)
#define SECURECRU_SOFTRST_CON15_PRESETN_HDCP0_TRNG_SHIFT   (0U)
#define SECURECRU_SOFTRST_CON15_PRESETN_HDCP0_TRNG_MASK    (0x1U << SECURECRU_SOFTRST_CON15_PRESETN_HDCP0_TRNG_SHIFT)   /* 0x00000001 */
#define SECURECRU_SOFTRST_CON15_HRESETN_VO0_S_BIU_SHIFT    (2U)
#define SECURECRU_SOFTRST_CON15_HRESETN_VO0_S_BIU_MASK     (0x1U << SECURECRU_SOFTRST_CON15_HRESETN_VO0_S_BIU_SHIFT)    /* 0x00000004 */
#define SECURECRU_SOFTRST_CON15_HRESETN_HDCP_KEY0_SHIFT    (3U)
#define SECURECRU_SOFTRST_CON15_HRESETN_HDCP_KEY0_MASK     (0x1U << SECURECRU_SOFTRST_CON15_HRESETN_HDCP_KEY0_SHIFT)    /* 0x00000008 */
#define SECURECRU_SOFTRST_CON15_PRESETN_EDP_S_SHIFT        (5U)
#define SECURECRU_SOFTRST_CON15_PRESETN_EDP_S_MASK         (0x1U << SECURECRU_SOFTRST_CON15_PRESETN_EDP_S_SHIFT)        /* 0x00000020 */
#define SECURECRU_SOFTRST_CON15_PRESETN_EDP_BIU_SHIFT      (6U)
#define SECURECRU_SOFTRST_CON15_PRESETN_EDP_BIU_MASK       (0x1U << SECURECRU_SOFTRST_CON15_PRESETN_EDP_BIU_SHIFT)      /* 0x00000040 */
/* SPLL_CON0 */
#define SECURECRU_SPLL_CON0_OFFSET                         (0x4220U)
#define SECURECRU_SPLL_CON0_SPLL_M_SHIFT                   (0U)
#define SECURECRU_SPLL_CON0_SPLL_M_MASK                    (0x3FFU << SECURECRU_SPLL_CON0_SPLL_M_SHIFT)                 /* 0x000003FF */
#define SECURECRU_SPLL_CON0_SPLL_BP_SHIFT                  (15U)
#define SECURECRU_SPLL_CON0_SPLL_BP_MASK                   (0x1U << SECURECRU_SPLL_CON0_SPLL_BP_SHIFT)                  /* 0x00008000 */
/* SPLL_CON1 */
#define SECURECRU_SPLL_CON1_OFFSET                         (0x4224U)
#define SECURECRU_SPLL_CON1_SPLL_P_SHIFT                   (0U)
#define SECURECRU_SPLL_CON1_SPLL_P_MASK                    (0x3FU << SECURECRU_SPLL_CON1_SPLL_P_SHIFT)                  /* 0x0000003F */
#define SECURECRU_SPLL_CON1_SPLL_S_SHIFT                   (6U)
#define SECURECRU_SPLL_CON1_SPLL_S_MASK                    (0x7U << SECURECRU_SPLL_CON1_SPLL_S_SHIFT)                   /* 0x000001C0 */
#define SECURECRU_SPLL_CON1_SPLL_RESETB_SHIFT              (13U)
#define SECURECRU_SPLL_CON1_SPLL_RESETB_MASK               (0x1U << SECURECRU_SPLL_CON1_SPLL_RESETB_SHIFT)              /* 0x00002000 */
/* SPLL_CON4 */
#define SECURECRU_SPLL_CON4_OFFSET                         (0x4230U)
#define SECURECRU_SPLL_CON4_SPLL_ICP_SHIFT                 (1U)
#define SECURECRU_SPLL_CON4_SPLL_ICP_MASK                  (0x3U << SECURECRU_SPLL_CON4_SPLL_ICP_SHIFT)                 /* 0x00000006 */
#define SECURECRU_SPLL_CON4_SPLL_AFC_ENB_SHIFT             (3U)
#define SECURECRU_SPLL_CON4_SPLL_AFC_ENB_MASK              (0x1U << SECURECRU_SPLL_CON4_SPLL_AFC_ENB_SHIFT)             /* 0x00000008 */
#define SECURECRU_SPLL_CON4_SPLL_EXTAFC_SHIFT              (4U)
#define SECURECRU_SPLL_CON4_SPLL_EXTAFC_MASK               (0x1FU << SECURECRU_SPLL_CON4_SPLL_EXTAFC_SHIFT)             /* 0x000001F0 */
#define SECURECRU_SPLL_CON4_SPLL_FEED_EN_SHIFT             (14U)
#define SECURECRU_SPLL_CON4_SPLL_FEED_EN_MASK              (0x1U << SECURECRU_SPLL_CON4_SPLL_FEED_EN_SHIFT)             /* 0x00004000 */
#define SECURECRU_SPLL_CON4_SPLL_FSEL_SHIFT                (15U)
#define SECURECRU_SPLL_CON4_SPLL_FSEL_MASK                 (0x1U << SECURECRU_SPLL_CON4_SPLL_FSEL_SHIFT)                /* 0x00008000 */
/* SPLL_CON5 */
#define SECURECRU_SPLL_CON5_OFFSET                         (0x4234U)
#define SECURECRU_SPLL_CON5_SPLL_FOUT_MASK_SHIFT           (0U)
#define SECURECRU_SPLL_CON5_SPLL_FOUT_MASK_MASK            (0x1U << SECURECRU_SPLL_CON5_SPLL_FOUT_MASK_SHIFT)           /* 0x00000001 */
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_IN_SHIFT         (5U)
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_IN_MASK          (0x3U << SECURECRU_SPLL_CON5_SPLL_LOCK_CON_IN_SHIFT)         /* 0x00000060 */
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_OUT_SHIFT        (7U)
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_OUT_MASK         (0x3U << SECURECRU_SPLL_CON5_SPLL_LOCK_CON_OUT_SHIFT)        /* 0x00000180 */
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_DLY_SHIFT        (9U)
#define SECURECRU_SPLL_CON5_SPLL_LOCK_CON_DLY_MASK         (0x3U << SECURECRU_SPLL_CON5_SPLL_LOCK_CON_DLY_SHIFT)        /* 0x00000600 */
/* SPLL_CON6 */
#define SECURECRU_SPLL_CON6_OFFSET                         (0x4238U)
#define SECURECRU_SPLL_CON6_SPLL_AFC_CODE_SHIFT            (10U)
#define SECURECRU_SPLL_CON6_SPLL_AFC_CODE_MASK             (0x1FU << SECURECRU_SPLL_CON6_SPLL_AFC_CODE_SHIFT)           /* 0x00007C00 */
#define SECURECRU_SPLL_CON6_SPLL_LOCK_SHIFT                (15U)
#define SECURECRU_SPLL_CON6_SPLL_LOCK_MASK                 (0x1U << SECURECRU_SPLL_CON6_SPLL_LOCK_SHIFT)                /* 0x00008000 */
/* MODE_CON00 */
#define SECURECRU_MODE_CON00_OFFSET                        (0x4280U)
#define SECURECRU_MODE_CON00_CLK_SPLL_MODE_SHIFT           (0U)
#define SECURECRU_MODE_CON00_CLK_SPLL_MODE_MASK            (0x3U << SECURECRU_MODE_CON00_CLK_SPLL_MODE_SHIFT)           /* 0x00000003 */
/* AUTOCS_ACLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_OFFSET    (0x4D10U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_IDLE_TH_MASK (0xFFFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_OFFSET    (0x4D14U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_OFFSET    (0x4D18U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_IDLE_TH_MASK (0xFFFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_OFFSET    (0x4D1CU)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_OFFSET    (0x4D20U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_MASK (0x7U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT (4U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_IDLE_TH_MASK (0xFFFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_OFFSET    (0x4D24U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/****************************************PMU1CRU*****************************************/
/* CLKSEL_CON00 */
#define PMU1CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define PMU1CRU_CLKSEL_CON00_CLK_PMUPHY_REF_SRC_DIV_SHIFT  (0U)
#define PMU1CRU_CLKSEL_CON00_CLK_PMUPHY_REF_SRC_DIV_MASK   (0x1FU << PMU1CRU_CLKSEL_CON00_CLK_PMUPHY_REF_SRC_DIV_SHIFT) /* 0x0000001F */
/* CLKSEL_CON03 */
#define PMU1CRU_CLKSEL_CON03_OFFSET                        (0x30CU)
#define PMU1CRU_CLKSEL_CON03_CLK_REF_OSC_MPHY_SEL_SHIFT    (0U)
#define PMU1CRU_CLKSEL_CON03_CLK_REF_OSC_MPHY_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON03_CLK_REF_OSC_MPHY_SEL_SHIFT)    /* 0x00000003 */
/* CLKSEL_CON04 */
#define PMU1CRU_CLKSEL_CON04_OFFSET                        (0x310U)
#define PMU1CRU_CLKSEL_CON04_HCLK_PMU1_ROOT_SRC_SEL_SHIFT  (0U)
#define PMU1CRU_CLKSEL_CON04_HCLK_PMU1_ROOT_SRC_SEL_MASK   (0x3U << PMU1CRU_CLKSEL_CON04_HCLK_PMU1_ROOT_SRC_SEL_SHIFT)  /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON04_HCLK_PMU_CM0_ROOT_SRC_SEL_SHIFT (2U)
#define PMU1CRU_CLKSEL_CON04_HCLK_PMU_CM0_ROOT_SRC_SEL_MASK (0x3U << PMU1CRU_CLKSEL_CON04_HCLK_PMU_CM0_ROOT_SRC_SEL_SHIFT) /* 0x0000000C */
#define PMU1CRU_CLKSEL_CON04_CLK_MATRIX_100M_PMU_SRC_DIV_SHIFT (4U)
#define PMU1CRU_CLKSEL_CON04_CLK_MATRIX_100M_PMU_SRC_DIV_MASK (0x1FU << PMU1CRU_CLKSEL_CON04_CLK_MATRIX_100M_PMU_SRC_DIV_SHIFT) /* 0x000001F0 */
#define PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_DIV_SHIFT     (9U)
#define PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_DIV_MASK      (0x1FU << PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_DIV_SHIFT)    /* 0x00003E00 */
#define PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_SEL_SHIFT     (14U)
#define PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_SEL_MASK      (0x1U << PMU1CRU_CLKSEL_CON04_CLK_PMU_CM0_RTC_SEL_SHIFT)     /* 0x00004000 */
#define PMU1CRU_CLKSEL_CON04_TCLK_PMU1WDT_SEL_SHIFT        (15U)
#define PMU1CRU_CLKSEL_CON04_TCLK_PMU1WDT_SEL_MASK         (0x1U << PMU1CRU_CLKSEL_CON04_TCLK_PMU1WDT_SEL_SHIFT)        /* 0x00008000 */
/* CLKSEL_CON05 */
#define PMU1CRU_CLKSEL_CON05_OFFSET                        (0x314U)
#define PMU1CRU_CLKSEL_CON05_CLK_PMUTIMER_ROOT_SEL_SHIFT   (0U)
#define PMU1CRU_CLKSEL_CON05_CLK_PMUTIMER_ROOT_SEL_MASK    (0x3U << PMU1CRU_CLKSEL_CON05_CLK_PMUTIMER_ROOT_SEL_SHIFT)   /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON05_CLK_PMU1PWM_SEL_SHIFT         (2U)
#define PMU1CRU_CLKSEL_CON05_CLK_PMU1PWM_SEL_MASK          (0x3U << PMU1CRU_CLKSEL_CON05_CLK_PMU1PWM_SEL_SHIFT)         /* 0x0000000C */
/* CLKSEL_CON06 */
#define PMU1CRU_CLKSEL_CON06_OFFSET                        (0x318U)
#define PMU1CRU_CLKSEL_CON06_CLK_I2C0_SEL_SHIFT            (7U)
#define PMU1CRU_CLKSEL_CON06_CLK_I2C0_SEL_MASK             (0x3U << PMU1CRU_CLKSEL_CON06_CLK_I2C0_SEL_SHIFT)            /* 0x00000180 */
/* CLKSEL_CON08 */
#define PMU1CRU_CLKSEL_CON08_OFFSET                        (0x320U)
#define PMU1CRU_CLKSEL_CON08_SCLK_UART1_SEL_SHIFT          (0U)
#define PMU1CRU_CLKSEL_CON08_SCLK_UART1_SEL_MASK           (0x1U << PMU1CRU_CLKSEL_CON08_SCLK_UART1_SEL_SHIFT)          /* 0x00000001 */
/* CLKSEL_CON11 */
#define PMU1CRU_CLKSEL_CON11_OFFSET                        (0x32CU)
#define PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_DIV_SHIFT     (1U)
#define PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_DIV_MASK      (0x1FU << PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_DIV_SHIFT)    /* 0x0000003E */
#define PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_SEL_SHIFT     (6U)
#define PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_SEL_MASK      (0x1U << PMU1CRU_CLKSEL_CON11_CLK_HPTIMER_SRC_SEL_SHIFT)     /* 0x00000040 */
/* CLKSEL_CON20 */
#define PMU1CRU_CLKSEL_CON20_OFFSET                        (0x350U)
#define PMU1CRU_CLKSEL_CON20_PCLK_PMU0_ROOT_SRC_SEL_SHIFT  (0U)
#define PMU1CRU_CLKSEL_CON20_PCLK_PMU0_ROOT_SRC_SEL_MASK   (0x3U << PMU1CRU_CLKSEL_CON20_PCLK_PMU0_ROOT_SRC_SEL_SHIFT)  /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON20_DBCLK_GPIO0_SEL_SHIFT         (2U)
#define PMU1CRU_CLKSEL_CON20_DBCLK_GPIO0_SEL_MASK          (0x1U << PMU1CRU_CLKSEL_CON20_DBCLK_GPIO0_SEL_SHIFT)         /* 0x00000004 */
/* CLKSEL_CON21 */
#define PMU1CRU_CLKSEL_CON21_OFFSET                        (0x354U)
#define PMU1CRU_CLKSEL_CON21_XIN_OSC0_DIV_DIV_SHIFT        (0U)
#define PMU1CRU_CLKSEL_CON21_XIN_OSC0_DIV_DIV_MASK         (0xFFFFFFFFU << PMU1CRU_CLKSEL_CON21_XIN_OSC0_DIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* GATE_CON00 */
#define PMU1CRU_GATE_CON00_OFFSET                          (0x800U)
#define PMU1CRU_GATE_CON00_PCLK_HDPTX_GRF_EN_SHIFT         (0U)
#define PMU1CRU_GATE_CON00_PCLK_HDPTX_GRF_EN_MASK          (0x1U << PMU1CRU_GATE_CON00_PCLK_HDPTX_GRF_EN_SHIFT)         /* 0x00000001 */
#define PMU1CRU_GATE_CON00_PCLK_HDPTX_APB_EN_SHIFT         (1U)
#define PMU1CRU_GATE_CON00_PCLK_HDPTX_APB_EN_MASK          (0x1U << PMU1CRU_GATE_CON00_PCLK_HDPTX_APB_EN_SHIFT)         /* 0x00000002 */
#define PMU1CRU_GATE_CON00_PCLK_MIPI_DCPHY_EN_SHIFT        (2U)
#define PMU1CRU_GATE_CON00_PCLK_MIPI_DCPHY_EN_MASK         (0x1U << PMU1CRU_GATE_CON00_PCLK_MIPI_DCPHY_EN_SHIFT)        /* 0x00000004 */
#define PMU1CRU_GATE_CON00_PCLK_DCPHY_GRF_EN_SHIFT         (3U)
#define PMU1CRU_GATE_CON00_PCLK_DCPHY_GRF_EN_MASK          (0x1U << PMU1CRU_GATE_CON00_PCLK_DCPHY_GRF_EN_SHIFT)         /* 0x00000008 */
#define PMU1CRU_GATE_CON00_PCLK_BOT0_APB2ASB_EN_SHIFT      (4U)
#define PMU1CRU_GATE_CON00_PCLK_BOT0_APB2ASB_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_PCLK_BOT0_APB2ASB_EN_SHIFT)      /* 0x00000010 */
#define PMU1CRU_GATE_CON00_PCLK_BOT1_APB2ASB_EN_SHIFT      (5U)
#define PMU1CRU_GATE_CON00_PCLK_BOT1_APB2ASB_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_PCLK_BOT1_APB2ASB_EN_SHIFT)      /* 0x00000020 */
#define PMU1CRU_GATE_CON00_CLK_32K_USB2DEBUG_EN_SHIFT      (6U)
#define PMU1CRU_GATE_CON00_CLK_32K_USB2DEBUG_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_CLK_32K_USB2DEBUG_EN_SHIFT)      /* 0x00000040 */
#define PMU1CRU_GATE_CON00_PCLK_CSIDPHY_GRF_EN_SHIFT       (7U)
#define PMU1CRU_GATE_CON00_PCLK_CSIDPHY_GRF_EN_MASK        (0x1U << PMU1CRU_GATE_CON00_PCLK_CSIDPHY_GRF_EN_SHIFT)       /* 0x00000080 */
#define PMU1CRU_GATE_CON00_PCLK_CSIDPHY_EN_SHIFT           (8U)
#define PMU1CRU_GATE_CON00_PCLK_CSIDPHY_EN_MASK            (0x1U << PMU1CRU_GATE_CON00_PCLK_CSIDPHY_EN_SHIFT)           /* 0x00000100 */
#define PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_0_EN_SHIFT      (9U)
#define PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_0_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_0_EN_SHIFT)      /* 0x00000200 */
#define PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_1_EN_SHIFT      (10U)
#define PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_1_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_PCLK_USBPHY_GRF_1_EN_SHIFT)      /* 0x00000400 */
#define PMU1CRU_GATE_CON00_PCLK_USBDP_GRF_EN_SHIFT         (11U)
#define PMU1CRU_GATE_CON00_PCLK_USBDP_GRF_EN_MASK          (0x1U << PMU1CRU_GATE_CON00_PCLK_USBDP_GRF_EN_SHIFT)         /* 0x00000800 */
#define PMU1CRU_GATE_CON00_PCLK_USBDPPHY_EN_SHIFT          (12U)
#define PMU1CRU_GATE_CON00_PCLK_USBDPPHY_EN_MASK           (0x1U << PMU1CRU_GATE_CON00_PCLK_USBDPPHY_EN_SHIFT)          /* 0x00001000 */
#define PMU1CRU_GATE_CON00_CLK_PMUPHY_REF_SRC_EN_SHIFT     (13U)
#define PMU1CRU_GATE_CON00_CLK_PMUPHY_REF_SRC_EN_MASK      (0x1U << PMU1CRU_GATE_CON00_CLK_PMUPHY_REF_SRC_EN_SHIFT)     /* 0x00002000 */
#define PMU1CRU_GATE_CON00_CLK_USBDP_COMBO_PHY_IMMORTAL_EN_SHIFT (15U)
#define PMU1CRU_GATE_CON00_CLK_USBDP_COMBO_PHY_IMMORTAL_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_USBDP_COMBO_PHY_IMMORTAL_EN_SHIFT) /* 0x00008000 */
/* GATE_CON01 */
#define PMU1CRU_GATE_CON01_OFFSET                          (0x804U)
#define PMU1CRU_GATE_CON01_PCLK_VCCIO6_IOC_EN_SHIFT        (6U)
#define PMU1CRU_GATE_CON01_PCLK_VCCIO6_IOC_EN_MASK         (0x1U << PMU1CRU_GATE_CON01_PCLK_VCCIO6_IOC_EN_SHIFT)        /* 0x00000040 */
#define PMU1CRU_GATE_CON01_CLK_HDMITXHPD_EN_SHIFT          (13U)
#define PMU1CRU_GATE_CON01_CLK_HDMITXHPD_EN_MASK           (0x1U << PMU1CRU_GATE_CON01_CLK_HDMITXHPD_EN_SHIFT)          /* 0x00002000 */
/* GATE_CON02 */
#define PMU1CRU_GATE_CON02_OFFSET                          (0x808U)
#define PMU1CRU_GATE_CON02_PCLK_MPHY_EN_SHIFT              (0U)
#define PMU1CRU_GATE_CON02_PCLK_MPHY_EN_MASK               (0x1U << PMU1CRU_GATE_CON02_PCLK_MPHY_EN_SHIFT)              /* 0x00000001 */
#define PMU1CRU_GATE_CON02_PCLK_MPHY_GRF_EN_SHIFT          (1U)
#define PMU1CRU_GATE_CON02_PCLK_MPHY_GRF_EN_MASK           (0x1U << PMU1CRU_GATE_CON02_PCLK_MPHY_GRF_EN_SHIFT)          /* 0x00000002 */
#define PMU1CRU_GATE_CON02_PCLK_VCCIO7_IOC_EN_SHIFT        (3U)
#define PMU1CRU_GATE_CON02_PCLK_VCCIO7_IOC_EN_MASK         (0x1U << PMU1CRU_GATE_CON02_PCLK_VCCIO7_IOC_EN_SHIFT)        /* 0x00000008 */
#define PMU1CRU_GATE_CON02_CLK_REF_UFS_CLKOUT_EN_SHIFT     (5U)
#define PMU1CRU_GATE_CON02_CLK_REF_UFS_CLKOUT_EN_MASK      (0x1U << PMU1CRU_GATE_CON02_CLK_REF_UFS_CLKOUT_EN_SHIFT)     /* 0x00000020 */
/* GATE_CON03 */
#define PMU1CRU_GATE_CON03_OFFSET                          (0x80CU)
#define PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_SRC_EN_SHIFT     (0U)
#define PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_SRC_EN_MASK      (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_SRC_EN_SHIFT)     /* 0x00000001 */
#define PMU1CRU_GATE_CON03_HCLK_PMU1_CM0_ROOT_SRC_EN_SHIFT (1U)
#define PMU1CRU_GATE_CON03_HCLK_PMU1_CM0_ROOT_SRC_EN_MASK  (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU1_CM0_ROOT_SRC_EN_SHIFT) /* 0x00000002 */
#define PMU1CRU_GATE_CON03_CLK_MATRIX_200M_PMU_SRC_EN_SHIFT (2U)
#define PMU1CRU_GATE_CON03_CLK_MATRIX_200M_PMU_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON03_CLK_MATRIX_200M_PMU_SRC_EN_SHIFT) /* 0x00000004 */
#define PMU1CRU_GATE_CON03_CLK_MATRIX_100M_PMU_SRC_EN_SHIFT (3U)
#define PMU1CRU_GATE_CON03_CLK_MATRIX_100M_PMU_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON03_CLK_MATRIX_100M_PMU_SRC_EN_SHIFT) /* 0x00000008 */
#define PMU1CRU_GATE_CON03_CLK_MATRIX_50M_PMU_SRC_EN_SHIFT (4U)
#define PMU1CRU_GATE_CON03_CLK_MATRIX_50M_PMU_SRC_EN_MASK  (0x1U << PMU1CRU_GATE_CON03_CLK_MATRIX_50M_PMU_SRC_EN_SHIFT) /* 0x00000010 */
#define PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_EN_SHIFT         (5U)
#define PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_EN_MASK          (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU1_ROOT_EN_SHIFT)         /* 0x00000020 */
#define PMU1CRU_GATE_CON03_HCLK_PMU_CM0_ROOT_EN_SHIFT      (8U)
#define PMU1CRU_GATE_CON03_HCLK_PMU_CM0_ROOT_EN_MASK       (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU_CM0_ROOT_EN_SHIFT)      /* 0x00000100 */
#define PMU1CRU_GATE_CON03_HCLK_PMU1_BIU_EN_SHIFT          (9U)
#define PMU1CRU_GATE_CON03_HCLK_PMU1_BIU_EN_MASK           (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU1_BIU_EN_SHIFT)          /* 0x00000200 */
#define PMU1CRU_GATE_CON03_PCLK_PMU1_BIU_EN_SHIFT          (10U)
#define PMU1CRU_GATE_CON03_PCLK_PMU1_BIU_EN_MASK           (0x1U << PMU1CRU_GATE_CON03_PCLK_PMU1_BIU_EN_SHIFT)          /* 0x00000400 */
#define PMU1CRU_GATE_CON03_HCLK_PMU_CM0_BIU_EN_SHIFT       (11U)
#define PMU1CRU_GATE_CON03_HCLK_PMU_CM0_BIU_EN_MASK        (0x1U << PMU1CRU_GATE_CON03_HCLK_PMU_CM0_BIU_EN_SHIFT)       /* 0x00000800 */
#define PMU1CRU_GATE_CON03_FCLK_PMU_CM0_CORE_EN_SHIFT      (12U)
#define PMU1CRU_GATE_CON03_FCLK_PMU_CM0_CORE_EN_MASK       (0x1U << PMU1CRU_GATE_CON03_FCLK_PMU_CM0_CORE_EN_SHIFT)      /* 0x00001000 */
#define PMU1CRU_GATE_CON03_CLK_PMU_CM0_RTC_EN_SHIFT        (14U)
#define PMU1CRU_GATE_CON03_CLK_PMU_CM0_RTC_EN_MASK         (0x1U << PMU1CRU_GATE_CON03_CLK_PMU_CM0_RTC_EN_SHIFT)        /* 0x00004000 */
#define PMU1CRU_GATE_CON03_PCLK_PMU1_EN_SHIFT              (15U)
#define PMU1CRU_GATE_CON03_PCLK_PMU1_EN_MASK               (0x1U << PMU1CRU_GATE_CON03_PCLK_PMU1_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON04 */
#define PMU1CRU_GATE_CON04_OFFSET                          (0x810U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1_CRU_EN_SHIFT          (1U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1_CRU_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_PCLK_PMU1_CRU_EN_SHIFT)          /* 0x00000002 */
#define PMU1CRU_GATE_CON04_CLK_PMU1_EN_SHIFT               (2U)
#define PMU1CRU_GATE_CON04_CLK_PMU1_EN_MASK                (0x1U << PMU1CRU_GATE_CON04_CLK_PMU1_EN_SHIFT)               /* 0x00000004 */
#define PMU1CRU_GATE_CON04_PCLK_PMU1_GRF_EN_SHIFT          (3U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1_GRF_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_PCLK_PMU1_GRF_EN_SHIFT)          /* 0x00000008 */
#define PMU1CRU_GATE_CON04_PCLK_PMU1_IOC_EN_SHIFT          (4U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1_IOC_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_PCLK_PMU1_IOC_EN_SHIFT)          /* 0x00000010 */
#define PMU1CRU_GATE_CON04_PCLK_PMU1WDT_EN_SHIFT           (5U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1WDT_EN_MASK            (0x1U << PMU1CRU_GATE_CON04_PCLK_PMU1WDT_EN_SHIFT)           /* 0x00000020 */
#define PMU1CRU_GATE_CON04_TCLK_PMU1WDT_EN_SHIFT           (6U)
#define PMU1CRU_GATE_CON04_TCLK_PMU1WDT_EN_MASK            (0x1U << PMU1CRU_GATE_CON04_TCLK_PMU1WDT_EN_SHIFT)           /* 0x00000040 */
#define PMU1CRU_GATE_CON04_PCLK_PMUTIMER_EN_SHIFT          (7U)
#define PMU1CRU_GATE_CON04_PCLK_PMUTIMER_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_PCLK_PMUTIMER_EN_SHIFT)          /* 0x00000080 */
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER_ROOT_EN_SHIFT      (8U)
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER_ROOT_EN_MASK       (0x1U << PMU1CRU_GATE_CON04_CLK_PMUTIMER_ROOT_EN_SHIFT)      /* 0x00000100 */
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER0_EN_SHIFT          (9U)
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER0_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_CLK_PMUTIMER0_EN_SHIFT)          /* 0x00000200 */
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER1_EN_SHIFT          (10U)
#define PMU1CRU_GATE_CON04_CLK_PMUTIMER1_EN_MASK           (0x1U << PMU1CRU_GATE_CON04_CLK_PMUTIMER1_EN_SHIFT)          /* 0x00000400 */
#define PMU1CRU_GATE_CON04_PCLK_PMU1PWM_EN_SHIFT           (11U)
#define PMU1CRU_GATE_CON04_PCLK_PMU1PWM_EN_MASK            (0x1U << PMU1CRU_GATE_CON04_PCLK_PMU1PWM_EN_SHIFT)           /* 0x00000800 */
#define PMU1CRU_GATE_CON04_CLK_PMU1PWM_EN_SHIFT            (12U)
#define PMU1CRU_GATE_CON04_CLK_PMU1PWM_EN_MASK             (0x1U << PMU1CRU_GATE_CON04_CLK_PMU1PWM_EN_SHIFT)            /* 0x00001000 */
#define PMU1CRU_GATE_CON04_CLK_PMU1PWM_OSC_EN_SHIFT        (13U)
#define PMU1CRU_GATE_CON04_CLK_PMU1PWM_OSC_EN_MASK         (0x1U << PMU1CRU_GATE_CON04_CLK_PMU1PWM_OSC_EN_SHIFT)        /* 0x00002000 */
/* GATE_CON05 */
#define PMU1CRU_GATE_CON05_OFFSET                          (0x814U)
#define PMU1CRU_GATE_CON05_PCLK_PMUPHY_ROOT_EN_SHIFT       (0U)
#define PMU1CRU_GATE_CON05_PCLK_PMUPHY_ROOT_EN_MASK        (0x1U << PMU1CRU_GATE_CON05_PCLK_PMUPHY_ROOT_EN_SHIFT)       /* 0x00000001 */
#define PMU1CRU_GATE_CON05_PCLK_I2C0_EN_SHIFT              (1U)
#define PMU1CRU_GATE_CON05_PCLK_I2C0_EN_MASK               (0x1U << PMU1CRU_GATE_CON05_PCLK_I2C0_EN_SHIFT)              /* 0x00000002 */
#define PMU1CRU_GATE_CON05_CLK_I2C0_EN_SHIFT               (2U)
#define PMU1CRU_GATE_CON05_CLK_I2C0_EN_MASK                (0x1U << PMU1CRU_GATE_CON05_CLK_I2C0_EN_SHIFT)               /* 0x00000004 */
#define PMU1CRU_GATE_CON05_SCLK_UART1_EN_SHIFT             (5U)
#define PMU1CRU_GATE_CON05_SCLK_UART1_EN_MASK              (0x1U << PMU1CRU_GATE_CON05_SCLK_UART1_EN_SHIFT)             /* 0x00000020 */
#define PMU1CRU_GATE_CON05_PCLK_UART1_EN_SHIFT             (6U)
#define PMU1CRU_GATE_CON05_PCLK_UART1_EN_MASK              (0x1U << PMU1CRU_GATE_CON05_PCLK_UART1_EN_SHIFT)             /* 0x00000040 */
#define PMU1CRU_GATE_CON05_CLK_PMU1PWM_RC_EN_SHIFT         (7U)
#define PMU1CRU_GATE_CON05_CLK_PMU1PWM_RC_EN_MASK          (0x1U << PMU1CRU_GATE_CON05_CLK_PMU1PWM_RC_EN_SHIFT)         /* 0x00000080 */
#define PMU1CRU_GATE_CON05_CLK_PDM0_EN_SHIFT               (13U)
#define PMU1CRU_GATE_CON05_CLK_PDM0_EN_MASK                (0x1U << PMU1CRU_GATE_CON05_CLK_PDM0_EN_SHIFT)               /* 0x00002000 */
#define PMU1CRU_GATE_CON05_HCLK_PDM0_EN_SHIFT              (15U)
#define PMU1CRU_GATE_CON05_HCLK_PDM0_EN_MASK               (0x1U << PMU1CRU_GATE_CON05_HCLK_PDM0_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON06 */
#define PMU1CRU_GATE_CON06_OFFSET                          (0x818U)
#define PMU1CRU_GATE_CON06_MCLK_PDM0_EN_SHIFT              (0U)
#define PMU1CRU_GATE_CON06_MCLK_PDM0_EN_MASK               (0x1U << PMU1CRU_GATE_CON06_MCLK_PDM0_EN_SHIFT)              /* 0x00000001 */
#define PMU1CRU_GATE_CON06_HCLK_VAD_EN_SHIFT               (1U)
#define PMU1CRU_GATE_CON06_HCLK_VAD_EN_MASK                (0x1U << PMU1CRU_GATE_CON06_HCLK_VAD_EN_SHIFT)               /* 0x00000002 */
#define PMU1CRU_GATE_CON06_CLK_OSCCHK_PVTM_EN_SHIFT        (4U)
#define PMU1CRU_GATE_CON06_CLK_OSCCHK_PVTM_EN_MASK         (0x1U << PMU1CRU_GATE_CON06_CLK_OSCCHK_PVTM_EN_SHIFT)        /* 0x00000010 */
#define PMU1CRU_GATE_CON06_CLK_PDM0_OUT_EN_SHIFT           (8U)
#define PMU1CRU_GATE_CON06_CLK_PDM0_OUT_EN_MASK            (0x1U << PMU1CRU_GATE_CON06_CLK_PDM0_OUT_EN_SHIFT)           /* 0x00000100 */
#define PMU1CRU_GATE_CON06_CLK_HPTIMER_SRC_EN_SHIFT        (10U)
#define PMU1CRU_GATE_CON06_CLK_HPTIMER_SRC_EN_MASK         (0x1U << PMU1CRU_GATE_CON06_CLK_HPTIMER_SRC_EN_SHIFT)        /* 0x00000400 */
/* GATE_CON07 */
#define PMU1CRU_GATE_CON07_OFFSET                          (0x81CU)
#define PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_SRC_EN_SHIFT     (0U)
#define PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_SRC_EN_MASK      (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_SRC_EN_SHIFT)     /* 0x00000001 */
#define PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_EN_SHIFT         (1U)
#define PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_EN_MASK          (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU0_ROOT_EN_SHIFT)         /* 0x00000002 */
#define PMU1CRU_GATE_CON07_CLK_PMU0_EN_SHIFT               (2U)
#define PMU1CRU_GATE_CON07_CLK_PMU0_EN_MASK                (0x1U << PMU1CRU_GATE_CON07_CLK_PMU0_EN_SHIFT)               /* 0x00000004 */
#define PMU1CRU_GATE_CON07_PCLK_PMU0_EN_SHIFT              (3U)
#define PMU1CRU_GATE_CON07_PCLK_PMU0_EN_MASK               (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU0_EN_SHIFT)              /* 0x00000008 */
#define PMU1CRU_GATE_CON07_PCLK_PMU0GRF_EN_SHIFT           (4U)
#define PMU1CRU_GATE_CON07_PCLK_PMU0GRF_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU0GRF_EN_SHIFT)           /* 0x00000010 */
#define PMU1CRU_GATE_CON07_PCLK_PMU0IOC_EN_SHIFT           (5U)
#define PMU1CRU_GATE_CON07_PCLK_PMU0IOC_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU0IOC_EN_SHIFT)           /* 0x00000020 */
#define PMU1CRU_GATE_CON07_PCLK_GPIO0_EN_SHIFT             (6U)
#define PMU1CRU_GATE_CON07_PCLK_GPIO0_EN_MASK              (0x1U << PMU1CRU_GATE_CON07_PCLK_GPIO0_EN_SHIFT)             /* 0x00000040 */
#define PMU1CRU_GATE_CON07_DBCLK_GPIO0_EN_SHIFT            (7U)
#define PMU1CRU_GATE_CON07_DBCLK_GPIO0_EN_MASK             (0x1U << PMU1CRU_GATE_CON07_DBCLK_GPIO0_EN_SHIFT)            /* 0x00000080 */
#define PMU1CRU_GATE_CON07_CLK_OSC0_PMU1_EN_SHIFT          (8U)
#define PMU1CRU_GATE_CON07_CLK_OSC0_PMU1_EN_MASK           (0x1U << PMU1CRU_GATE_CON07_CLK_OSC0_PMU1_EN_SHIFT)          /* 0x00000100 */
#define PMU1CRU_GATE_CON07_PCLK_PMU1_ROOT_EN_SHIFT         (9U)
#define PMU1CRU_GATE_CON07_PCLK_PMU1_ROOT_EN_MASK          (0x1U << PMU1CRU_GATE_CON07_PCLK_PMU1_ROOT_EN_SHIFT)         /* 0x00000200 */
#define PMU1CRU_GATE_CON07_REF_CLK0_OUT_EN_SHIFT           (10U)
#define PMU1CRU_GATE_CON07_REF_CLK0_OUT_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_REF_CLK0_OUT_EN_SHIFT)           /* 0x00000400 */
#define PMU1CRU_GATE_CON07_REF_CLK1_OUT_EN_SHIFT           (11U)
#define PMU1CRU_GATE_CON07_REF_CLK1_OUT_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_REF_CLK1_OUT_EN_SHIFT)           /* 0x00000800 */
#define PMU1CRU_GATE_CON07_REF_CLK2_OUT_EN_SHIFT           (12U)
#define PMU1CRU_GATE_CON07_REF_CLK2_OUT_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_REF_CLK2_OUT_EN_SHIFT)           /* 0x00001000 */
#define PMU1CRU_GATE_CON07_XIN_OSC0_DIV_EN_SHIFT           (13U)
#define PMU1CRU_GATE_CON07_XIN_OSC0_DIV_EN_MASK            (0x1U << PMU1CRU_GATE_CON07_XIN_OSC0_DIV_EN_SHIFT)           /* 0x00002000 */
/* SOFTRST_CON00 */
#define PMU1CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_GRF_SHIFT      (0U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_GRF_MASK       (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_GRF_SHIFT)      /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_APB_SHIFT      (1U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_APB_MASK       (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_HDPTX_APB_SHIFT)      /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_MIPI_DCPHY_SHIFT     (2U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_MIPI_DCPHY_MASK      (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_MIPI_DCPHY_SHIFT)     /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_DCPHY_GRF_SHIFT      (3U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_DCPHY_GRF_MASK       (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_DCPHY_GRF_SHIFT)      /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_BOT0_APB2ASB_SHIFT   (4U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_BOT0_APB2ASB_MASK    (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_BOT0_APB2ASB_SHIFT)   /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_BOT1_APB2ASB_SHIFT   (5U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_BOT1_APB2ASB_MASK    (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_BOT1_APB2ASB_SHIFT)   /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON00_RESETN_USB2DEBUG_SHIFT       (6U)
#define PMU1CRU_SOFTRST_CON00_RESETN_USB2DEBUG_MASK        (0x1U << PMU1CRU_SOFTRST_CON00_RESETN_USB2DEBUG_SHIFT)       /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_GRF_SHIFT    (7U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_GRF_MASK     (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_GRF_SHIFT)    /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_SHIFT        (8U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_MASK         (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_CSIDPHY_SHIFT)        /* 0x00000100 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_0_SHIFT   (9U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_0_MASK    (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_0_SHIFT)   /* 0x00000200 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_1_SHIFT   (10U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_1_MASK    (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_USBPHY_GRF_1_SHIFT)   /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBDP_GRF_SHIFT      (11U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBDP_GRF_MASK       (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_USBDP_GRF_SHIFT)      /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBDPPHY_SHIFT       (12U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_USBDPPHY_MASK        (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_USBDPPHY_SHIFT)       /* 0x00001000 */
#define PMU1CRU_SOFTRST_CON00_RESETN_USBDP_COMBO_PHY_INIT_SHIFT (15U)
#define PMU1CRU_SOFTRST_CON00_RESETN_USBDP_COMBO_PHY_INIT_MASK (0x1U << PMU1CRU_SOFTRST_CON00_RESETN_USBDP_COMBO_PHY_INIT_SHIFT) /* 0x00008000 */
/* SOFTRST_CON01 */
#define PMU1CRU_SOFTRST_CON01_OFFSET                       (0xA04U)
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_CMN_SHIFT (0U)
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_CMN_MASK (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_CMN_SHIFT) /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_LANE_SHIFT (1U)
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_LANE_MASK (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_LANE_SHIFT) /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_PCS_SHIFT (2U)
#define PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_PCS_MASK (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_USBDP_COMBO_PHY_PCS_SHIFT) /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON01_MRESETN_MIPI_DCPHY_SHIFT     (3U)
#define PMU1CRU_SOFTRST_CON01_MRESETN_MIPI_DCPHY_MASK      (0x1U << PMU1CRU_SOFTRST_CON01_MRESETN_MIPI_DCPHY_SHIFT)     /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON01_SRESETN_MIPI_DCPHY_SHIFT     (4U)
#define PMU1CRU_SOFTRST_CON01_SRESETN_MIPI_DCPHY_MASK      (0x1U << PMU1CRU_SOFTRST_CON01_SRESETN_MIPI_DCPHY_SHIFT)     /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON01_SCANRESETN_CSIDPHY_SHIFT     (5U)
#define PMU1CRU_SOFTRST_CON01_SCANRESETN_CSIDPHY_MASK      (0x1U << PMU1CRU_SOFTRST_CON01_SCANRESETN_CSIDPHY_SHIFT)     /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_VCCIO6_IOC_SHIFT     (6U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_VCCIO6_IOC_MASK      (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_VCCIO6_IOC_SHIFT)     /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_0_SHIFT        (7U)
#define PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_0_MASK         (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_0_SHIFT)        /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_1_SHIFT        (8U)
#define PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_1_MASK         (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_OTGPHY_1_SHIFT)        /* 0x00000100 */
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_INIT_SHIFT      (9U)
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_INIT_MASK       (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_INIT_SHIFT)      /* 0x00000200 */
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_CMN_SHIFT       (10U)
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_CMN_MASK        (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_CMN_SHIFT)       /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_LANE_SHIFT      (11U)
#define PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_LANE_MASK       (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_HDPTX_LANE_SHIFT)      /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON01_RESETN_HDMITXHPD_SHIFT       (13U)
#define PMU1CRU_SOFTRST_CON01_RESETN_HDMITXHPD_MASK        (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_HDMITXHPD_SHIFT)       /* 0x00002000 */
/* SOFTRST_CON02 */
#define PMU1CRU_SOFTRST_CON02_OFFSET                       (0xA08U)
#define PMU1CRU_SOFTRST_CON02_RESETN_MPHY_INIT_SHIFT       (0U)
#define PMU1CRU_SOFTRST_CON02_RESETN_MPHY_INIT_MASK        (0x1U << PMU1CRU_SOFTRST_CON02_RESETN_MPHY_INIT_SHIFT)       /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON02_PRESETN_MPHY_GRF_SHIFT       (1U)
#define PMU1CRU_SOFTRST_CON02_PRESETN_MPHY_GRF_MASK        (0x1U << PMU1CRU_SOFTRST_CON02_PRESETN_MPHY_GRF_SHIFT)       /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON02_PRESETN_VCCIO7_IOC_SHIFT     (3U)
#define PMU1CRU_SOFTRST_CON02_PRESETN_VCCIO7_IOC_MASK      (0x1U << PMU1CRU_SOFTRST_CON02_PRESETN_VCCIO7_IOC_SHIFT)     /* 0x00000008 */
/* SOFTRST_CON03 */
#define PMU1CRU_SOFTRST_CON03_OFFSET                       (0xA0CU)
#define PMU1CRU_SOFTRST_CON03_HRESETN_PMU1_BIU_SHIFT       (9U)
#define PMU1CRU_SOFTRST_CON03_HRESETN_PMU1_BIU_MASK        (0x1U << PMU1CRU_SOFTRST_CON03_HRESETN_PMU1_BIU_SHIFT)       /* 0x00000200 */
#define PMU1CRU_SOFTRST_CON03_PRESETN_PMU1_BIU_SHIFT       (10U)
#define PMU1CRU_SOFTRST_CON03_PRESETN_PMU1_BIU_MASK        (0x1U << PMU1CRU_SOFTRST_CON03_PRESETN_PMU1_BIU_SHIFT)       /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON03_HRESETN_PMU_CM0_BIU_SHIFT    (11U)
#define PMU1CRU_SOFTRST_CON03_HRESETN_PMU_CM0_BIU_MASK     (0x1U << PMU1CRU_SOFTRST_CON03_HRESETN_PMU_CM0_BIU_SHIFT)    /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON03_FRESETN_PMU_CM0_CORE_SHIFT   (12U)
#define PMU1CRU_SOFTRST_CON03_FRESETN_PMU_CM0_CORE_MASK    (0x1U << PMU1CRU_SOFTRST_CON03_FRESETN_PMU_CM0_CORE_SHIFT)   /* 0x00001000 */
#define PMU1CRU_SOFTRST_CON03_TRESETN_PMU1_CM0_JTAG_SHIFT  (13U)
#define PMU1CRU_SOFTRST_CON03_TRESETN_PMU1_CM0_JTAG_MASK   (0x1U << PMU1CRU_SOFTRST_CON03_TRESETN_PMU1_CM0_JTAG_SHIFT)  /* 0x00002000 */
/* SOFTRST_CON04 */
#define PMU1CRU_SOFTRST_CON04_OFFSET                       (0xA10U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_CRU_PMU1_SHIFT       (1U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_CRU_PMU1_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_CRU_PMU1_SHIFT)       /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_GRF_SHIFT       (3U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_GRF_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_GRF_SHIFT)       /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_IOC_SHIFT       (4U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_IOC_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_PMU1_IOC_SHIFT)       /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1WDT_SHIFT        (5U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1WDT_MASK         (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_PMU1WDT_SHIFT)        /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON04_TRESETN_PMU1WDT_SHIFT        (6U)
#define PMU1CRU_SOFTRST_CON04_TRESETN_PMU1WDT_MASK         (0x1U << PMU1CRU_SOFTRST_CON04_TRESETN_PMU1WDT_SHIFT)        /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMUTIMER_SHIFT       (7U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMUTIMER_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_PMUTIMER_SHIFT)       /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER0_SHIFT       (9U)
#define PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER0_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER0_SHIFT)       /* 0x00000200 */
#define PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER1_SHIFT       (10U)
#define PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER1_MASK        (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_PMUTIMER1_SHIFT)       /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1PWM_SHIFT        (11U)
#define PMU1CRU_SOFTRST_CON04_PRESETN_PMU1PWM_MASK         (0x1U << PMU1CRU_SOFTRST_CON04_PRESETN_PMU1PWM_SHIFT)        /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON04_RESETN_PMU1PWM_SHIFT         (12U)
#define PMU1CRU_SOFTRST_CON04_RESETN_PMU1PWM_MASK          (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_PMU1PWM_SHIFT)         /* 0x00001000 */
/* SOFTRST_CON05 */
#define PMU1CRU_SOFTRST_CON05_OFFSET                       (0xA14U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_I2C0_SHIFT           (1U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_I2C0_MASK            (0x1U << PMU1CRU_SOFTRST_CON05_PRESETN_I2C0_SHIFT)           /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON05_RESETN_I2C0_SHIFT            (2U)
#define PMU1CRU_SOFTRST_CON05_RESETN_I2C0_MASK             (0x1U << PMU1CRU_SOFTRST_CON05_RESETN_I2C0_SHIFT)            /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON05_SRESETN_UART1_SHIFT          (5U)
#define PMU1CRU_SOFTRST_CON05_SRESETN_UART1_MASK           (0x1U << PMU1CRU_SOFTRST_CON05_SRESETN_UART1_SHIFT)          /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON05_PRESETN_UART1_SHIFT          (6U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_UART1_MASK           (0x1U << PMU1CRU_SOFTRST_CON05_PRESETN_UART1_SHIFT)          /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON05_RESETN_PDM0_SHIFT            (13U)
#define PMU1CRU_SOFTRST_CON05_RESETN_PDM0_MASK             (0x1U << PMU1CRU_SOFTRST_CON05_RESETN_PDM0_SHIFT)            /* 0x00002000 */
#define PMU1CRU_SOFTRST_CON05_HRESETN_PDM0_SHIFT           (15U)
#define PMU1CRU_SOFTRST_CON05_HRESETN_PDM0_MASK            (0x1U << PMU1CRU_SOFTRST_CON05_HRESETN_PDM0_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON06 */
#define PMU1CRU_SOFTRST_CON06_OFFSET                       (0xA18U)
#define PMU1CRU_SOFTRST_CON06_MRESETN_PDM0_SHIFT           (0U)
#define PMU1CRU_SOFTRST_CON06_MRESETN_PDM0_MASK            (0x1U << PMU1CRU_SOFTRST_CON06_MRESETN_PDM0_SHIFT)           /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON06_HRESETN_VAD_SHIFT            (1U)
#define PMU1CRU_SOFTRST_CON06_HRESETN_VAD_MASK             (0x1U << PMU1CRU_SOFTRST_CON06_HRESETN_VAD_SHIFT)            /* 0x00000002 */
/* SOFTRST_CON07 */
#define PMU1CRU_SOFTRST_CON07_OFFSET                       (0xA1CU)
#define PMU1CRU_SOFTRST_CON07_PRESETN_PMU0GRF_SHIFT        (4U)
#define PMU1CRU_SOFTRST_CON07_PRESETN_PMU0GRF_MASK         (0x1U << PMU1CRU_SOFTRST_CON07_PRESETN_PMU0GRF_SHIFT)        /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON07_PRESETN_PMU0IOC_SHIFT        (5U)
#define PMU1CRU_SOFTRST_CON07_PRESETN_PMU0IOC_MASK         (0x1U << PMU1CRU_SOFTRST_CON07_PRESETN_PMU0IOC_SHIFT)        /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON07_PRESETN_GPIO0_SHIFT          (6U)
#define PMU1CRU_SOFTRST_CON07_PRESETN_GPIO0_MASK           (0x1U << PMU1CRU_SOFTRST_CON07_PRESETN_GPIO0_SHIFT)          /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON07_DBRESETN_GPIO0_SHIFT         (7U)
#define PMU1CRU_SOFTRST_CON07_DBRESETN_GPIO0_MASK          (0x1U << PMU1CRU_SOFTRST_CON07_DBRESETN_GPIO0_SHIFT)         /* 0x00000080 */
/* AUTOCS_PCLK_PMU0_ROOT_SRC_CON0 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_OFFSET      (0xB00U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT (0U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_DIV_MASK (0x7U << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT (3U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_GATE_MASK (0x1U << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_IDLE_TH_SHIFT (4U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_IDLE_TH_MASK (0xFFFU << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_WAIT_TH_SHIFT (16U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_WAIT_TH_MASK (0xFFFFU << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_PMU0_ROOT_SRC_CON1 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_OFFSET      (0xB04U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_EN_SHIFT (12U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_EN_MASK (0x1U << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_SWITCH_EN_SHIFT (13U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_SWITCH_EN_MASK (0x1U << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT (14U)
#define PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_CLKSEL_CFG_MASK (0x3U << PMU1CRU_AUTOCS_PCLK_PMU0_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_PMU1_ROOT_SRC_CON0 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_OFFSET      (0xB08U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_DIV_MASK (0x7U << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT (3U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_GATE_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_IDLE_TH_SHIFT (4U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_IDLE_TH_MASK (0xFFFU << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_WAIT_TH_SHIFT (16U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_WAIT_TH_MASK (0xFFFFU << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_PMU1_ROOT_SRC_CON1 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_OFFSET      (0xB0CU)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_EN_SHIFT (12U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_SWITCH_EN_SHIFT (13U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_SWITCH_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT (14U)
#define PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_CLKSEL_CFG_MASK (0x3U << PMU1CRU_AUTOCS_HCLK_PMU1_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_OFFSET   (0xB10U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_DIV_MASK (0x7U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT (3U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_GATE_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_IDLE_TH_SHIFT (4U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_IDLE_TH_MASK (0xFFFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_WAIT_TH_SHIFT (16U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_WAIT_TH_MASK (0xFFFFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_OFFSET   (0xB14U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_EN_SHIFT (12U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_SWITCH_EN_SHIFT (13U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_SWITCH_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT (14U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_CLKSEL_CFG_MASK (0x3U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_SRC_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* DEEPSLOW_DETECT_CON */
#define PMU1CRU_DEEPSLOW_DETECT_CON_OFFSET                 (0xB40U)
#define PMU1CRU_DEEPSLOW_DETECT_CON_CNT_CLK_SHIFT          (0U)
#define PMU1CRU_DEEPSLOW_DETECT_CON_CNT_CLK_MASK           (0x7FU << PMU1CRU_DEEPSLOW_DETECT_CON_CNT_CLK_SHIFT)         /* 0x0000007F */
#define PMU1CRU_DEEPSLOW_DETECT_CON_DETECT_32K_EN_SHIFT    (7U)
#define PMU1CRU_DEEPSLOW_DETECT_CON_DETECT_32K_EN_MASK     (0x1U << PMU1CRU_DEEPSLOW_DETECT_CON_DETECT_32K_EN_SHIFT)    /* 0x00000080 */
/* DEEPSLOW_DETECT_ST */
#define PMU1CRU_DEEPSLOW_DETECT_ST_OFFSET                  (0xB44U)
#define PMU1CRU_DEEPSLOW_DETECT_ST_32K_IO_EXIST_ST_SHIFT   (31U)
#define PMU1CRU_DEEPSLOW_DETECT_ST_32K_IO_EXIST_ST_MASK    (0x1U << PMU1CRU_DEEPSLOW_DETECT_ST_32K_IO_EXIST_ST_SHIFT)   /* 0x80000000 */
/* CLKSEL_CON30 */
#define PMU1CRU_CLKSEL_CON30_OFFSET                        (0x4000U)
#define PMU1CRU_CLKSEL_CON30_HCLK_PMU_S_ROOT_SRC_SEL_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON30_HCLK_PMU_S_ROOT_SRC_SEL_MASK  (0x3U << PMU1CRU_CLKSEL_CON30_HCLK_PMU_S_ROOT_SRC_SEL_SHIFT) /* 0x00000003 */
/* CLKSEL_CON32 */
#define PMU1CRU_CLKSEL_CON32_OFFSET                        (0x4008U)
#define PMU1CRU_CLKSEL_CON32_PCLK_PMU_S_ROOT_SRC_SEL_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON32_PCLK_PMU_S_ROOT_SRC_SEL_MASK  (0x1U << PMU1CRU_CLKSEL_CON32_PCLK_PMU_S_ROOT_SRC_SEL_SHIFT) /* 0x00000001 */
#define PMU1CRU_CLKSEL_CON32_CLK_PVTM_32K_DIV_SHIFT        (1U)
#define PMU1CRU_CLKSEL_CON32_CLK_PVTM_32K_DIV_MASK         (0xFFFU << PMU1CRU_CLKSEL_CON32_CLK_PVTM_32K_DIV_SHIFT)      /* 0x00001FFE */
/* GATE_CON10 */
#define PMU1CRU_GATE_CON10_OFFSET                          (0x4028U)
#define PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_SRC_EN_SHIFT    (0U)
#define PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_SRC_EN_MASK     (0x1U << PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_SRC_EN_SHIFT)    /* 0x00000001 */
#define PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_EN_SHIFT        (1U)
#define PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_EN_MASK         (0x1U << PMU1CRU_GATE_CON10_HCLK_PMU_S_ROOT_EN_SHIFT)        /* 0x00000002 */
#define PMU1CRU_GATE_CON10_HCLK_PMU1_S_BIU_EN_SHIFT        (2U)
#define PMU1CRU_GATE_CON10_HCLK_PMU1_S_BIU_EN_MASK         (0x1U << PMU1CRU_GATE_CON10_HCLK_PMU1_S_BIU_EN_SHIFT)        /* 0x00000004 */
#define PMU1CRU_GATE_CON10_PCLK_PMU1_OSC_CHK_EN_SHIFT      (3U)
#define PMU1CRU_GATE_CON10_PCLK_PMU1_OSC_CHK_EN_MASK       (0x1U << PMU1CRU_GATE_CON10_PCLK_PMU1_OSC_CHK_EN_SHIFT)      /* 0x00000008 */
#define PMU1CRU_GATE_CON10_HCLK_PMU1_MEM_EN_SHIFT          (4U)
#define PMU1CRU_GATE_CON10_HCLK_PMU1_MEM_EN_MASK           (0x1U << PMU1CRU_GATE_CON10_HCLK_PMU1_MEM_EN_SHIFT)          /* 0x00000010 */
#define PMU1CRU_GATE_CON10_PCLK_PMU1_SGRF_EN_SHIFT         (5U)
#define PMU1CRU_GATE_CON10_PCLK_PMU1_SGRF_EN_MASK          (0x1U << PMU1CRU_GATE_CON10_PCLK_PMU1_SGRF_EN_SHIFT)         /* 0x00000020 */
#define PMU1CRU_GATE_CON10_PCLK_PMU1_S_BIU_EN_SHIFT        (6U)
#define PMU1CRU_GATE_CON10_PCLK_PMU1_S_BIU_EN_MASK         (0x1U << PMU1CRU_GATE_CON10_PCLK_PMU1_S_BIU_EN_SHIFT)        /* 0x00000040 */
/* GATE_CON12 */
#define PMU1CRU_GATE_CON12_OFFSET                          (0x4030U)
#define PMU1CRU_GATE_CON12_PCLK_PMU0_SCRKEYGEN_EN_SHIFT    (0U)
#define PMU1CRU_GATE_CON12_PCLK_PMU0_SCRKEYGEN_EN_MASK     (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU0_SCRKEYGEN_EN_SHIFT)    /* 0x00000001 */
#define PMU1CRU_GATE_CON12_CLK_SCRKEYGEN_EN_SHIFT          (1U)
#define PMU1CRU_GATE_CON12_CLK_SCRKEYGEN_EN_MASK           (0x1U << PMU1CRU_GATE_CON12_CLK_SCRKEYGEN_EN_SHIFT)          /* 0x00000002 */
#define PMU1CRU_GATE_CON12_CLK_PMU0PVTM_EN_SHIFT           (2U)
#define PMU1CRU_GATE_CON12_CLK_PMU0PVTM_EN_MASK            (0x1U << PMU1CRU_GATE_CON12_CLK_PMU0PVTM_EN_SHIFT)           /* 0x00000004 */
#define PMU1CRU_GATE_CON12_PCLK_PMU0PVTM_EN_SHIFT          (3U)
#define PMU1CRU_GATE_CON12_PCLK_PMU0PVTM_EN_MASK           (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU0PVTM_EN_SHIFT)          /* 0x00000008 */
#define PMU1CRU_GATE_CON12_PCLK_PMU_SGRF_EN_SHIFT          (4U)
#define PMU1CRU_GATE_CON12_PCLK_PMU_SGRF_EN_MASK           (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU_SGRF_EN_SHIFT)          /* 0x00000010 */
#define PMU1CRU_GATE_CON12_PCLK_PMU0_HP_TIMER_EN_SHIFT     (6U)
#define PMU1CRU_GATE_CON12_PCLK_PMU0_HP_TIMER_EN_MASK      (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU0_HP_TIMER_EN_SHIFT)     /* 0x00000040 */
#define PMU1CRU_GATE_CON12_CLK_PMU0_HP_TIMER_EN_SHIFT      (7U)
#define PMU1CRU_GATE_CON12_CLK_PMU0_HP_TIMER_EN_MASK       (0x1U << PMU1CRU_GATE_CON12_CLK_PMU0_HP_TIMER_EN_SHIFT)      /* 0x00000080 */
#define PMU1CRU_GATE_CON12_CLK_PMU0_32K_HP_TIMER_EN_SHIFT  (8U)
#define PMU1CRU_GATE_CON12_CLK_PMU0_32K_HP_TIMER_EN_MASK   (0x1U << PMU1CRU_GATE_CON12_CLK_PMU0_32K_HP_TIMER_EN_SHIFT)  /* 0x00000100 */
#define PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_SRC_EN_SHIFT    (9U)
#define PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_SRC_EN_MASK     (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_SRC_EN_SHIFT)    /* 0x00000200 */
#define PMU1CRU_GATE_CON12_PCLK_PMU1_S_ROOT_EN_SHIFT       (10U)
#define PMU1CRU_GATE_CON12_PCLK_PMU1_S_ROOT_EN_MASK        (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU1_S_ROOT_EN_SHIFT)       /* 0x00000400 */
#define PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_EN_SHIFT        (11U)
#define PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_EN_MASK         (0x1U << PMU1CRU_GATE_CON12_PCLK_PMU_S_ROOT_EN_SHIFT)        /* 0x00000800 */
/* SOFTRST_CON10 */
#define PMU1CRU_SOFTRST_CON10_OFFSET                       (0x4050U)
#define PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_S_BIU_SHIFT     (2U)
#define PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_S_BIU_MASK      (0x1U << PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_S_BIU_SHIFT)     /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_OSC_CHK_SHIFT   (3U)
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_OSC_CHK_MASK    (0x1U << PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_OSC_CHK_SHIFT)   /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_MEM_SHIFT       (4U)
#define PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_MEM_MASK        (0x1U << PMU1CRU_SOFTRST_CON10_HRESETN_PMU1_MEM_SHIFT)       /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_SGRF_SHIFT      (5U)
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_SGRF_MASK       (0x1U << PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_SGRF_SHIFT)      /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_S_BIU_SHIFT     (6U)
#define PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_S_BIU_MASK      (0x1U << PMU1CRU_SOFTRST_CON10_PRESETN_PMU1_S_BIU_SHIFT)     /* 0x00000040 */
/* SOFTRST_CON12 */
#define PMU1CRU_SOFTRST_CON12_OFFSET                       (0x4058U)
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0PVTM_SHIFT        (2U)
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0PVTM_MASK         (0x1U << PMU1CRU_SOFTRST_CON12_RESETN_PMU0PVTM_SHIFT)        /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU0PVTM_SHIFT       (3U)
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU0PVTM_MASK        (0x1U << PMU1CRU_SOFTRST_CON12_PRESETN_PMU0PVTM_SHIFT)       /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_SHIFT       (4U)
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_MASK        (0x1U << PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_SHIFT)       /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_REMAP_SHIFT (5U)
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_REMAP_MASK  (0x1U << PMU1CRU_SOFTRST_CON12_PRESETN_PMU_SGRF_REMAP_SHIFT) /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU0_HP_TIMER_SHIFT  (6U)
#define PMU1CRU_SOFTRST_CON12_PRESETN_PMU0_HP_TIMER_MASK   (0x1U << PMU1CRU_SOFTRST_CON12_PRESETN_PMU0_HP_TIMER_SHIFT)  /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0_HP_TIMER_SHIFT   (7U)
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0_HP_TIMER_MASK    (0x1U << PMU1CRU_SOFTRST_CON12_RESETN_PMU0_HP_TIMER_SHIFT)   /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0_32K_HP_TIMER_SHIFT (8U)
#define PMU1CRU_SOFTRST_CON12_RESETN_PMU0_32K_HP_TIMER_MASK (0x1U << PMU1CRU_SOFTRST_CON12_RESETN_PMU0_32K_HP_TIMER_SHIFT) /* 0x00000100 */
/****************************************DDR0CRU*****************************************/
/* D0APLL_CON0 */
#define DDR0CRU_D0APLL_CON0_OFFSET                         (0x0U)
#define DDR0CRU_D0APLL_CON0_D0APLL_M_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON0_D0APLL_M_MASK                  (0x3FFU << DDR0CRU_D0APLL_CON0_D0APLL_M_SHIFT)               /* 0x000003FF */
#define DDR0CRU_D0APLL_CON0_D0APLL_BP_SHIFT                (15U)
#define DDR0CRU_D0APLL_CON0_D0APLL_BP_MASK                 (0x1U << DDR0CRU_D0APLL_CON0_D0APLL_BP_SHIFT)                /* 0x00008000 */
/* D0APLL_CON1 */
#define DDR0CRU_D0APLL_CON1_OFFSET                         (0x4U)
#define DDR0CRU_D0APLL_CON1_D0APLL_P_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON1_D0APLL_P_MASK                  (0x3FU << DDR0CRU_D0APLL_CON1_D0APLL_P_SHIFT)                /* 0x0000003F */
#define DDR0CRU_D0APLL_CON1_D0APLL_S_SHIFT                 (6U)
#define DDR0CRU_D0APLL_CON1_D0APLL_S_MASK                  (0x7U << DDR0CRU_D0APLL_CON1_D0APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR0CRU_D0APLL_CON1_D0APLL_RESETB_SHIFT            (13U)
#define DDR0CRU_D0APLL_CON1_D0APLL_RESETB_MASK             (0x1U << DDR0CRU_D0APLL_CON1_D0APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D0APLL_CON2 */
#define DDR0CRU_D0APLL_CON2_OFFSET                         (0x8U)
#define DDR0CRU_D0APLL_CON2_D0APLL_K_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON2_D0APLL_K_MASK                  (0xFFFFU << DDR0CRU_D0APLL_CON2_D0APLL_K_SHIFT)              /* 0x0000FFFF */
/* D0APLL_CON3 */
#define DDR0CRU_D0APLL_CON3_OFFSET                         (0xCU)
#define DDR0CRU_D0APLL_CON3_D0APLL_MFR_SHIFT               (0U)
#define DDR0CRU_D0APLL_CON3_D0APLL_MFR_MASK                (0xFFU << DDR0CRU_D0APLL_CON3_D0APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR0CRU_D0APLL_CON3_D0APLL_MRR_SHIFT               (8U)
#define DDR0CRU_D0APLL_CON3_D0APLL_MRR_MASK                (0x3FU << DDR0CRU_D0APLL_CON3_D0APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_SHIFT            (14U)
#define DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_MASK             (0x3U << DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D0APLL_CON4 */
#define DDR0CRU_D0APLL_CON4_OFFSET                         (0x10U)
#define DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_SHIFT           (0U)
#define DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_SHIFT           (3U)
#define DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_SHIFT            (4U)
#define DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_MASK             (0x1FU << DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_SHIFT           (14U)
#define DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR0CRU_D0APLL_CON4_D0APLL_FSEL_SHIFT              (15U)
#define DDR0CRU_D0APLL_CON4_D0APLL_FSEL_MASK               (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D0APLL_CON5 */
#define DDR0CRU_D0APLL_CON5_OFFSET                         (0x14U)
#define DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_SHIFT         (0U)
#define DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_MASK          (0x1U << DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D0APLL_CON6 */
#define DDR0CRU_D0APLL_CON6_OFFSET                         (0x18U)
#define DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_SHIFT          (10U)
#define DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_MASK           (0x1FU << DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR0CRU_D0APLL_CON6_D0APLL_LOCK_SHIFT              (15U)
#define DDR0CRU_D0APLL_CON6_D0APLL_LOCK_MASK               (0x1U << DDR0CRU_D0APLL_CON6_D0APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D0BPLL_CON0 */
#define DDR0CRU_D0BPLL_CON0_OFFSET                         (0x20U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_M_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_M_MASK                  (0x3FFU << DDR0CRU_D0BPLL_CON0_D0BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR0CRU_D0BPLL_CON0_D0BPLL_BP_SHIFT                (15U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_BP_MASK                 (0x1U << DDR0CRU_D0BPLL_CON0_D0BPLL_BP_SHIFT)                /* 0x00008000 */
/* D0BPLL_CON1 */
#define DDR0CRU_D0BPLL_CON1_OFFSET                         (0x24U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_P_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_P_MASK                  (0x3FU << DDR0CRU_D0BPLL_CON1_D0BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR0CRU_D0BPLL_CON1_D0BPLL_S_SHIFT                 (6U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_S_MASK                  (0x7U << DDR0CRU_D0BPLL_CON1_D0BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_SHIFT            (13U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_MASK             (0x1U << DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D0BPLL_CON2 */
#define DDR0CRU_D0BPLL_CON2_OFFSET                         (0x28U)
#define DDR0CRU_D0BPLL_CON2_D0BPLL_K_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON2_D0BPLL_K_MASK                  (0xFFFFU << DDR0CRU_D0BPLL_CON2_D0BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D0BPLL_CON3 */
#define DDR0CRU_D0BPLL_CON3_OFFSET                         (0x2CU)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_SHIFT               (0U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_MASK                (0xFFU << DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_SHIFT               (8U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_MASK                (0x3FU << DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_SHIFT            (14U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_MASK             (0x3U << DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D0BPLL_CON4 */
#define DDR0CRU_D0BPLL_CON4_OFFSET                         (0x30U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_SHIFT           (0U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_SHIFT           (3U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_SHIFT            (4U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_MASK             (0x1FU << DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_SHIFT           (14U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_SHIFT              (15U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_MASK               (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D0BPLL_CON5 */
#define DDR0CRU_D0BPLL_CON5_OFFSET                         (0x34U)
#define DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_MASK          (0x1U << DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D0BPLL_CON6 */
#define DDR0CRU_D0BPLL_CON6_OFFSET                         (0x38U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_SHIFT          (10U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_MASK           (0x1FU << DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_SHIFT              (15U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_MASK               (0x1U << DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR0CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_SHIFT    (0U)
#define DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_MASK     (0x1U << DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR0CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_SHIFT       (3U)
#define DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_MASK        (0x1U << DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_SHIFT)       /* 0x00000008 */
#define DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_SHIFT        (4U)
#define DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_MASK         (0x1U << DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_SHIFT)        /* 0x00000010 */
#define DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_SHIFT     (5U)
#define DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_MASK      (0x1U << DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR0CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_SHIFT (1U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_MASK  (0x1U << DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_SHIFT) /* 0x00000002 */
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_SHIFT    (2U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_MASK     (0x1U << DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_SHIFT)    /* 0x00000004 */
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_SHIFT    (3U)
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_MASK     (0x1U << DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_SHIFT)    /* 0x00000008 */
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_SHIFT     (4U)
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_MASK      (0x1U << DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_SHIFT)     /* 0x00000010 */
/****************************************DDR1CRU*****************************************/
/* D1APLL_CON0 */
#define DDR1CRU_D1APLL_CON0_OFFSET                         (0x0U)
#define DDR1CRU_D1APLL_CON0_D1APLL_M_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON0_D1APLL_M_MASK                  (0x3FFU << DDR1CRU_D1APLL_CON0_D1APLL_M_SHIFT)               /* 0x000003FF */
#define DDR1CRU_D1APLL_CON0_D1APLL_BP_SHIFT                (15U)
#define DDR1CRU_D1APLL_CON0_D1APLL_BP_MASK                 (0x1U << DDR1CRU_D1APLL_CON0_D1APLL_BP_SHIFT)                /* 0x00008000 */
/* D1APLL_CON1 */
#define DDR1CRU_D1APLL_CON1_OFFSET                         (0x4U)
#define DDR1CRU_D1APLL_CON1_D1APLL_P_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON1_D1APLL_P_MASK                  (0x3FU << DDR1CRU_D1APLL_CON1_D1APLL_P_SHIFT)                /* 0x0000003F */
#define DDR1CRU_D1APLL_CON1_D1APLL_S_SHIFT                 (6U)
#define DDR1CRU_D1APLL_CON1_D1APLL_S_MASK                  (0x7U << DDR1CRU_D1APLL_CON1_D1APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR1CRU_D1APLL_CON1_D1APLL_RESETB_SHIFT            (13U)
#define DDR1CRU_D1APLL_CON1_D1APLL_RESETB_MASK             (0x1U << DDR1CRU_D1APLL_CON1_D1APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D1APLL_CON2 */
#define DDR1CRU_D1APLL_CON2_OFFSET                         (0x8U)
#define DDR1CRU_D1APLL_CON2_D1APLL_K_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON2_D1APLL_K_MASK                  (0xFFFFU << DDR1CRU_D1APLL_CON2_D1APLL_K_SHIFT)              /* 0x0000FFFF */
/* D1APLL_CON3 */
#define DDR1CRU_D1APLL_CON3_OFFSET                         (0xCU)
#define DDR1CRU_D1APLL_CON3_D1APLL_MFR_SHIFT               (0U)
#define DDR1CRU_D1APLL_CON3_D1APLL_MFR_MASK                (0xFFU << DDR1CRU_D1APLL_CON3_D1APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR1CRU_D1APLL_CON3_D1APLL_MRR_SHIFT               (8U)
#define DDR1CRU_D1APLL_CON3_D1APLL_MRR_MASK                (0x3FU << DDR1CRU_D1APLL_CON3_D1APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_SHIFT            (14U)
#define DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_MASK             (0x3U << DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D1APLL_CON4 */
#define DDR1CRU_D1APLL_CON4_OFFSET                         (0x10U)
#define DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_SHIFT           (0U)
#define DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_SHIFT           (3U)
#define DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_SHIFT            (4U)
#define DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_MASK             (0x1FU << DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_SHIFT           (14U)
#define DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR1CRU_D1APLL_CON4_D1APLL_FSEL_SHIFT              (15U)
#define DDR1CRU_D1APLL_CON4_D1APLL_FSEL_MASK               (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D1APLL_CON5 */
#define DDR1CRU_D1APLL_CON5_OFFSET                         (0x14U)
#define DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_SHIFT         (0U)
#define DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_MASK          (0x1U << DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D1APLL_CON6 */
#define DDR1CRU_D1APLL_CON6_OFFSET                         (0x18U)
#define DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_SHIFT          (10U)
#define DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_MASK           (0x1FU << DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR1CRU_D1APLL_CON6_D1APLL_LOCK_SHIFT              (15U)
#define DDR1CRU_D1APLL_CON6_D1APLL_LOCK_MASK               (0x1U << DDR1CRU_D1APLL_CON6_D1APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D1BPLL_CON0 */
#define DDR1CRU_D1BPLL_CON0_OFFSET                         (0x20U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_M_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_M_MASK                  (0x3FFU << DDR1CRU_D1BPLL_CON0_D1BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR1CRU_D1BPLL_CON0_D1BPLL_BP_SHIFT                (15U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_BP_MASK                 (0x1U << DDR1CRU_D1BPLL_CON0_D1BPLL_BP_SHIFT)                /* 0x00008000 */
/* D1BPLL_CON1 */
#define DDR1CRU_D1BPLL_CON1_OFFSET                         (0x24U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_P_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_P_MASK                  (0x3FU << DDR1CRU_D1BPLL_CON1_D1BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR1CRU_D1BPLL_CON1_D1BPLL_S_SHIFT                 (6U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_S_MASK                  (0x7U << DDR1CRU_D1BPLL_CON1_D1BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_SHIFT            (13U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_MASK             (0x1U << DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D1BPLL_CON2 */
#define DDR1CRU_D1BPLL_CON2_OFFSET                         (0x28U)
#define DDR1CRU_D1BPLL_CON2_D1BPLL_K_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON2_D1BPLL_K_MASK                  (0xFFFFU << DDR1CRU_D1BPLL_CON2_D1BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D1BPLL_CON3 */
#define DDR1CRU_D1BPLL_CON3_OFFSET                         (0x2CU)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_SHIFT               (0U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_MASK                (0xFFU << DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_SHIFT               (8U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_MASK                (0x3FU << DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_SHIFT            (14U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_MASK             (0x3U << DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D1BPLL_CON4 */
#define DDR1CRU_D1BPLL_CON4_OFFSET                         (0x30U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_SHIFT           (0U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_SHIFT           (3U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_SHIFT            (4U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_MASK             (0x1FU << DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_SHIFT           (14U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_SHIFT              (15U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_MASK               (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D1BPLL_CON5 */
#define DDR1CRU_D1BPLL_CON5_OFFSET                         (0x34U)
#define DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_MASK          (0x1U << DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D1BPLL_CON6 */
#define DDR1CRU_D1BPLL_CON6_OFFSET                         (0x38U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_SHIFT          (10U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_MASK           (0x1FU << DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_SHIFT              (15U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_MASK               (0x1U << DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR1CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_SHIFT    (0U)
#define DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_MASK     (0x1U << DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR1CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_SHIFT       (3U)
#define DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_MASK        (0x1U << DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_SHIFT)       /* 0x00000008 */
#define DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_SHIFT        (4U)
#define DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_MASK         (0x1U << DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_SHIFT)        /* 0x00000010 */
#define DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_SHIFT     (5U)
#define DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_MASK      (0x1U << DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR1CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_SHIFT (1U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_MASK  (0x1U << DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_SHIFT) /* 0x00000002 */
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_SHIFT    (2U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_MASK     (0x1U << DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_SHIFT)    /* 0x00000004 */
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_SHIFT    (3U)
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_MASK     (0x1U << DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_SHIFT)    /* 0x00000008 */
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_SHIFT     (4U)
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_MASK      (0x1U << DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_SHIFT)     /* 0x00000010 */
/***************************************BIGCORECRU***************************************/
/* MODE_CON00 */
#define BIGCORECRU_MODE_CON00_OFFSET                       (0x280U)
#define BIGCORECRU_MODE_CON00_CLK_BPLL_MODE_SHIFT          (0U)
#define BIGCORECRU_MODE_CON00_CLK_BPLL_MODE_MASK           (0x3U << BIGCORECRU_MODE_CON00_CLK_BPLL_MODE_SHIFT)          /* 0x00000003 */
/* CLKSEL_CON00 */
#define BIGCORECRU_CLKSEL_CON00_OFFSET                     (0x300U)
#define BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_DIV_SHIFT (7U)
#define BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_DIV_MASK (0x1FU << BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_DIV_SHIFT) /* 0x00000F80 */
#define BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_SEL_SHIFT (12U)
#define BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_SEL_MASK (0x1U << BIGCORECRU_CLKSEL_CON00_PCLK_BIGCORE_ROOT_SEL_SHIFT) /* 0x00001000 */
/* CLKSEL_CON01 */
#define BIGCORECRU_CLKSEL_CON01_OFFSET                     (0x304U)
#define BIGCORECRU_CLKSEL_CON01_MBIST_CLK_CLK_BIGCORE_SRC_DIV_SHIFT (0U)
#define BIGCORECRU_CLKSEL_CON01_MBIST_CLK_CLK_BIGCORE_SRC_DIV_MASK (0x7U << BIGCORECRU_CLKSEL_CON01_MBIST_CLK_CLK_BIGCORE_SRC_DIV_SHIFT) /* 0x00000007 */
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_DIV_SHIFT  (7U)
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_DIV_MASK   (0x1FU << BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_DIV_SHIFT) /* 0x00000F80 */
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_SEL_SHIFT  (12U)
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_SEL_MASK   (0x3U << BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SRC_SEL_SHIFT)  /* 0x00003000 */
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SEL_SHIFT      (14U)
#define BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SEL_MASK       (0x3U << BIGCORECRU_CLKSEL_CON01_CLK_BIGCORE_SEL_SHIFT)      /* 0x0000C000 */
/* CLKSEL_CON02 */
#define BIGCORECRU_CLKSEL_CON02_OFFSET                     (0x308U)
#define BIGCORECRU_CLKSEL_CON02_ACLK_M_BIGCORE_DIV_SHIFT   (0U)
#define BIGCORECRU_CLKSEL_CON02_ACLK_M_BIGCORE_DIV_MASK    (0x1FU << BIGCORECRU_CLKSEL_CON02_ACLK_M_BIGCORE_DIV_SHIFT)  /* 0x0000001F */
#define BIGCORECRU_CLKSEL_CON02_CLK_BIGCORE_PVTPLL_SRC_SEL_SHIFT (5U)
#define BIGCORECRU_CLKSEL_CON02_CLK_BIGCORE_PVTPLL_SRC_SEL_MASK (0x1U << BIGCORECRU_CLKSEL_CON02_CLK_BIGCORE_PVTPLL_SRC_SEL_SHIFT) /* 0x00000020 */
/* CLKSEL_CON03 */
#define BIGCORECRU_CLKSEL_CON03_OFFSET                     (0x30CU)
#define BIGCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_BIGCORE_DIV_SHIFT (0U)
#define BIGCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_BIGCORE_DIV_MASK (0x1FU << BIGCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_BIGCORE_DIV_SHIFT) /* 0x0000001F */
/* GATE_CON00 */
#define BIGCORECRU_GATE_CON00_OFFSET                       (0x800U)
#define BIGCORECRU_GATE_CON00_CLK_REF_PVTPLL_BIGCORE_EN_SHIFT (1U)
#define BIGCORECRU_GATE_CON00_CLK_REF_PVTPLL_BIGCORE_EN_MASK (0x1U << BIGCORECRU_GATE_CON00_CLK_REF_PVTPLL_BIGCORE_EN_SHIFT) /* 0x00000002 */
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_ROOT_EN_SHIFT   (4U)
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_ROOT_EN_MASK    (0x1U << BIGCORECRU_GATE_CON00_PCLK_BIGCORE_ROOT_EN_SHIFT)   /* 0x00000010 */
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_BIU_EN_SHIFT    (5U)
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_BIU_EN_MASK     (0x1U << BIGCORECRU_GATE_CON00_PCLK_BIGCORE_BIU_EN_SHIFT)    /* 0x00000020 */
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_GRF_EN_SHIFT    (7U)
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_GRF_EN_MASK     (0x1U << BIGCORECRU_GATE_CON00_PCLK_BIGCORE_GRF_EN_SHIFT)    /* 0x00000080 */
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_CRU_EN_SHIFT    (8U)
#define BIGCORECRU_GATE_CON00_PCLK_BIGCORE_CRU_EN_MASK     (0x1U << BIGCORECRU_GATE_CON00_PCLK_BIGCORE_CRU_EN_SHIFT)    /* 0x00000100 */
#define BIGCORECRU_GATE_CON00_PCLK_PVTPLL_BIGCORE_EN_SHIFT (9U)
#define BIGCORECRU_GATE_CON00_PCLK_PVTPLL_BIGCORE_EN_MASK  (0x1U << BIGCORECRU_GATE_CON00_PCLK_PVTPLL_BIGCORE_EN_SHIFT) /* 0x00000200 */
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_CLEAN_EN_SHIFT   (11U)
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_CLEAN_EN_MASK    (0x1U << BIGCORECRU_GATE_CON00_CLK_BIGCORE_CLEAN_EN_SHIFT)   /* 0x00000800 */
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_SRC_EN_SHIFT     (13U)
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_SRC_EN_MASK      (0x1U << BIGCORECRU_GATE_CON00_CLK_BIGCORE_SRC_EN_SHIFT)     /* 0x00002000 */
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_EN_SHIFT         (14U)
#define BIGCORECRU_GATE_CON00_CLK_BIGCORE_EN_MASK          (0x1U << BIGCORECRU_GATE_CON00_CLK_BIGCORE_EN_SHIFT)         /* 0x00004000 */
/* GATE_CON01 */
#define BIGCORECRU_GATE_CON01_OFFSET                       (0x804U)
#define BIGCORECRU_GATE_CON01_ACLK_M_BIGCORE_EN_SHIFT      (7U)
#define BIGCORECRU_GATE_CON01_ACLK_M_BIGCORE_EN_MASK       (0x1U << BIGCORECRU_GATE_CON01_ACLK_M_BIGCORE_EN_SHIFT)      /* 0x00000080 */
#define BIGCORECRU_GATE_CON01_PCLK_DBG_BIGCORE_EN_SHIFT    (8U)
#define BIGCORECRU_GATE_CON01_PCLK_DBG_BIGCORE_EN_MASK     (0x1U << BIGCORECRU_GATE_CON01_PCLK_DBG_BIGCORE_EN_SHIFT)    /* 0x00000100 */
#define BIGCORECRU_GATE_CON01_CLK_SCANHS_BIGCORE_EN_SHIFT  (10U)
#define BIGCORECRU_GATE_CON01_CLK_SCANHS_BIGCORE_EN_MASK   (0x1U << BIGCORECRU_GATE_CON01_CLK_SCANHS_BIGCORE_EN_SHIFT)  /* 0x00000400 */
#define BIGCORECRU_GATE_CON01_ACLK_ADB400_A72_CCI_EN_SHIFT (11U)
#define BIGCORECRU_GATE_CON01_ACLK_ADB400_A72_CCI_EN_MASK  (0x1U << BIGCORECRU_GATE_CON01_ACLK_ADB400_A72_CCI_EN_SHIFT) /* 0x00000800 */
/* SOFTRST_CON00 */
#define BIGCORECRU_SOFTRST_CON00_OFFSET                    (0xA00U)
#define BIGCORECRU_SOFTRST_CON00_RESETN_REF_PVTPLL_BIGCORE_SHIFT (1U)
#define BIGCORECRU_SOFTRST_CON00_RESETN_REF_PVTPLL_BIGCORE_MASK (0x1U << BIGCORECRU_SOFTRST_CON00_RESETN_REF_PVTPLL_BIGCORE_SHIFT) /* 0x00000002 */
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_BIU_SHIFT (5U)
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_BIU_MASK  (0x1U << BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_BIU_SHIFT) /* 0x00000020 */
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_GRF_SHIFT (7U)
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_GRF_MASK  (0x1U << BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_GRF_SHIFT) /* 0x00000080 */
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_CRU_SHIFT (8U)
#define BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_CRU_MASK  (0x1U << BIGCORECRU_SOFTRST_CON00_PRESETN_BIGCORE_CRU_SHIFT) /* 0x00000100 */
#define BIGCORECRU_SOFTRST_CON00_PRESETN_PVTPLL_BIGCORE_SHIFT (9U)
#define BIGCORECRU_SOFTRST_CON00_PRESETN_PVTPLL_BIGCORE_MASK (0x1U << BIGCORECRU_SOFTRST_CON00_PRESETN_PVTPLL_BIGCORE_SHIFT) /* 0x00000200 */
#define BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET0_SHIFT    (14U)
#define BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET0_MASK     (0x1U << BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET0_SHIFT)    /* 0x00004000 */
#define BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET1_SHIFT    (15U)
#define BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET1_MASK     (0x1U << BIGCORECRU_SOFTRST_CON00_NBIGCOREPORESET1_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON01 */
#define BIGCORECRU_SOFTRST_CON01_OFFSET                    (0xA04U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET2_SHIFT    (0U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET2_MASK     (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET2_SHIFT)    /* 0x00000001 */
#define BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET3_SHIFT    (1U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET3_MASK     (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCOREPORESET3_SHIFT)    /* 0x00000002 */
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET0_SHIFT        (2U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET0_MASK         (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCORESET0_SHIFT)        /* 0x00000004 */
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET1_SHIFT        (3U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET1_MASK         (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCORESET1_SHIFT)        /* 0x00000008 */
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET2_SHIFT        (4U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET2_MASK         (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCORESET2_SHIFT)        /* 0x00000010 */
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET3_SHIFT        (5U)
#define BIGCORECRU_SOFTRST_CON01_NBIGCORESET3_MASK         (0x1U << BIGCORECRU_SOFTRST_CON01_NBIGCORESET3_SHIFT)        /* 0x00000020 */
#define BIGCORECRU_SOFTRST_CON01_NL2RESET_BIGCORE_SHIFT    (6U)
#define BIGCORECRU_SOFTRST_CON01_NL2RESET_BIGCORE_MASK     (0x1U << BIGCORECRU_SOFTRST_CON01_NL2RESET_BIGCORE_SHIFT)    /* 0x00000040 */
#define BIGCORECRU_SOFTRST_CON01_PRESETN_DBG_BIGCORE_SHIFT (8U)
#define BIGCORECRU_SOFTRST_CON01_PRESETN_DBG_BIGCORE_MASK  (0x1U << BIGCORECRU_SOFTRST_CON01_PRESETN_DBG_BIGCORE_SHIFT) /* 0x00000100 */
#define BIGCORECRU_SOFTRST_CON01_ARESETN_ADB400_A72_CCI_SHIFT (11U)
#define BIGCORECRU_SOFTRST_CON01_ARESETN_ADB400_A72_CCI_MASK (0x1U << BIGCORECRU_SOFTRST_CON01_ARESETN_ADB400_A72_CCI_SHIFT) /* 0x00000800 */
/* SOFTRST_CON03 */
#define BIGCORECRU_SOFTRST_CON03_OFFSET                    (0xA0CU)
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET0_AC_SHIFT (0U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET0_AC_MASK  (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET0_AC_SHIFT) /* 0x00000001 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET1_AC_SHIFT (1U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET1_AC_MASK  (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET1_AC_SHIFT) /* 0x00000002 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET2_AC_SHIFT (2U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET2_AC_MASK  (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET2_AC_SHIFT) /* 0x00000004 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET3_AC_SHIFT (3U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET3_AC_MASK  (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCOREPORESET3_AC_SHIFT) /* 0x00000008 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET0_AC_SHIFT     (4U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET0_AC_MASK      (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCORESET0_AC_SHIFT)     /* 0x00000010 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET1_AC_SHIFT     (5U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET1_AC_MASK      (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCORESET1_AC_SHIFT)     /* 0x00000020 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET2_AC_SHIFT     (6U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET2_AC_MASK      (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCORESET2_AC_SHIFT)     /* 0x00000040 */
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET3_AC_SHIFT     (7U)
#define BIGCORECRU_SOFTRST_CON03_NBIGCORESET3_AC_MASK      (0x1U << BIGCORECRU_SOFTRST_CON03_NBIGCORESET3_AC_SHIFT)     /* 0x00000080 */
#define BIGCORECRU_SOFTRST_CON03_NL2RESET_BIGCORE_AC_SHIFT (8U)
#define BIGCORECRU_SOFTRST_CON03_NL2RESET_BIGCORE_AC_MASK  (0x1U << BIGCORECRU_SOFTRST_CON03_NL2RESET_BIGCORE_AC_SHIFT) /* 0x00000100 */
/* SMOTH_DIVFREE_CON00 */
#define BIGCORECRU_SMOTH_DIVFREE_CON00_OFFSET              (0xCC0U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_STEP_SHIFT (0U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_STEP_MASK (0x1FU << BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_STEP_SHIFT) /* 0x0000001F */
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_SMDIV_CLK_OFF_SHIFT (13U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_SMDIV_CLK_OFF_MASK (0x1U << BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_GATE_SMTH_EN_SHIFT (14U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_GATE_SMTH_EN_MASK (0x1U << BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_BYPASS_SHIFT (15U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_BYPASS_MASK (0x1U << BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_BYPASS_SHIFT) /* 0x00008000 */
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_FREQ_KEEP_SHIFT (16U)
#define BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_FREQ_KEEP_MASK (0xFFFFU << BIGCORECRU_SMOTH_DIVFREE_CON00_CLK_BIGCORE_SRC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_BIGCORE_SRC_CON0 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_OFFSET      (0xF28U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_DIV_SHIFT (0U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_DIV_MASK (0x7U << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_GATE_SHIFT (3U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_GATE_MASK (0x1U << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_IDLE_TH_SHIFT (4U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_IDLE_TH_MASK (0xFFFU << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_WAIT_TH_SHIFT (16U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_WAIT_TH_MASK (0xFFFFU << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_BIGCORE_SRC_CON1 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_OFFSET      (0xF2CU)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_AUTOCS_EN_SHIFT (12U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_AUTOCS_EN_MASK (0x1U << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_SWITCH_EN_SHIFT (13U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_SWITCH_EN_MASK (0x1U << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_CLKSEL_CFG_SHIFT (14U)
#define BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_CLKSEL_CFG_MASK (0x3U << BIGCORECRU_AUTOCS_CLK_BIGCORE_SRC_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/***************************************LITCORECRU***************************************/
/* MODE_CON00 */
#define LITCORECRU_MODE_CON00_OFFSET                       (0x280U)
#define LITCORECRU_MODE_CON00_CLK_LPLL_MODE_SHIFT          (0U)
#define LITCORECRU_MODE_CON00_CLK_LPLL_MODE_MASK           (0x3U << LITCORECRU_MODE_CON00_CLK_LPLL_MODE_SHIFT)          /* 0x00000003 */
/* CLKSEL_CON00 */
#define LITCORECRU_CLKSEL_CON00_OFFSET                     (0x300U)
#define LITCORECRU_CLKSEL_CON00_MBIST_CLK_CLK_LITCORE_SRC_DIV_SHIFT (4U)
#define LITCORECRU_CLKSEL_CON00_MBIST_CLK_CLK_LITCORE_SRC_DIV_MASK (0x7U << LITCORECRU_CLKSEL_CON00_MBIST_CLK_CLK_LITCORE_SRC_DIV_SHIFT) /* 0x00000070 */
#define LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_DIV_SHIFT  (7U)
#define LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_DIV_MASK   (0x1FU << LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_DIV_SHIFT) /* 0x00000F80 */
#define LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_SEL_SHIFT  (12U)
#define LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_SEL_MASK   (0x3U << LITCORECRU_CLKSEL_CON00_CLK_LITCORE_SRC_SEL_SHIFT)  /* 0x00003000 */
/* CLKSEL_CON01 */
#define LITCORECRU_CLKSEL_CON01_OFFSET                     (0x304U)
#define LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_DIV_SHIFT (0U)
#define LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_DIV_MASK (0x1FU << LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_DIV_SHIFT) /* 0x0000001F */
#define LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_SEL_SHIFT (5U)
#define LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_SEL_MASK (0x1U << LITCORECRU_CLKSEL_CON01_PCLK_LITCORE_ROOT_SEL_SHIFT) /* 0x00000020 */
#define LITCORECRU_CLKSEL_CON01_CLK_LITCORE_SEL_SHIFT      (6U)
#define LITCORECRU_CLKSEL_CON01_CLK_LITCORE_SEL_MASK       (0x3U << LITCORECRU_CLKSEL_CON01_CLK_LITCORE_SEL_SHIFT)      /* 0x000000C0 */
#define LITCORECRU_CLKSEL_CON01_ACLK_M_LITCORE_DIV_SHIFT   (8U)
#define LITCORECRU_CLKSEL_CON01_ACLK_M_LITCORE_DIV_MASK    (0x1FU << LITCORECRU_CLKSEL_CON01_ACLK_M_LITCORE_DIV_SHIFT)  /* 0x00001F00 */
#define LITCORECRU_CLKSEL_CON01_CLK_LITCORE_PVTPLL_SRC_SEL_SHIFT (13U)
#define LITCORECRU_CLKSEL_CON01_CLK_LITCORE_PVTPLL_SRC_SEL_MASK (0x1U << LITCORECRU_CLKSEL_CON01_CLK_LITCORE_PVTPLL_SRC_SEL_SHIFT) /* 0x00002000 */
/* CLKSEL_CON02 */
#define LITCORECRU_CLKSEL_CON02_OFFSET                     (0x308U)
#define LITCORECRU_CLKSEL_CON02_PCLK_DBG_LITCORE_DIV_SHIFT (0U)
#define LITCORECRU_CLKSEL_CON02_PCLK_DBG_LITCORE_DIV_MASK  (0x1FU << LITCORECRU_CLKSEL_CON02_PCLK_DBG_LITCORE_DIV_SHIFT) /* 0x0000001F */
/* CLKSEL_CON03 */
#define LITCORECRU_CLKSEL_CON03_OFFSET                     (0x30CU)
#define LITCORECRU_CLKSEL_CON03_CLK_SCANHS_PCLK_DBG_LITCORE_DIV_SHIFT (0U)
#define LITCORECRU_CLKSEL_CON03_CLK_SCANHS_PCLK_DBG_LITCORE_DIV_MASK (0x1FU << LITCORECRU_CLKSEL_CON03_CLK_SCANHS_PCLK_DBG_LITCORE_DIV_SHIFT) /* 0x0000001F */
#define LITCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_LITCORE_DIV_SHIFT (5U)
#define LITCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_LITCORE_DIV_MASK (0x1FU << LITCORECRU_CLKSEL_CON03_CLK_SCANHS_ACLK_M_LITCORE_DIV_SHIFT) /* 0x000003E0 */
/* GATE_CON00 */
#define LITCORECRU_GATE_CON00_OFFSET                       (0x800U)
#define LITCORECRU_GATE_CON00_CLK_REF_PVTPLL_LITCORE_EN_SHIFT (0U)
#define LITCORECRU_GATE_CON00_CLK_REF_PVTPLL_LITCORE_EN_MASK (0x1U << LITCORECRU_GATE_CON00_CLK_REF_PVTPLL_LITCORE_EN_SHIFT) /* 0x00000001 */
#define LITCORECRU_GATE_CON00_CLK_LITCORE_CLEAN_EN_SHIFT   (1U)
#define LITCORECRU_GATE_CON00_CLK_LITCORE_CLEAN_EN_MASK    (0x1U << LITCORECRU_GATE_CON00_CLK_LITCORE_CLEAN_EN_SHIFT)   /* 0x00000002 */
#define LITCORECRU_GATE_CON00_CLK_LITCORE_SRC_EN_SHIFT     (2U)
#define LITCORECRU_GATE_CON00_CLK_LITCORE_SRC_EN_MASK      (0x1U << LITCORECRU_GATE_CON00_CLK_LITCORE_SRC_EN_SHIFT)     /* 0x00000004 */
#define LITCORECRU_GATE_CON00_PCLK_LITCORE_ROOT_EN_SHIFT   (4U)
#define LITCORECRU_GATE_CON00_PCLK_LITCORE_ROOT_EN_MASK    (0x1U << LITCORECRU_GATE_CON00_PCLK_LITCORE_ROOT_EN_SHIFT)   /* 0x00000010 */
#define LITCORECRU_GATE_CON00_CLK_LITCORE_EN_SHIFT         (5U)
#define LITCORECRU_GATE_CON00_CLK_LITCORE_EN_MASK          (0x1U << LITCORECRU_GATE_CON00_CLK_LITCORE_EN_SHIFT)         /* 0x00000020 */
#define LITCORECRU_GATE_CON00_ACLK_M_LITCORE_EN_SHIFT      (14U)
#define LITCORECRU_GATE_CON00_ACLK_M_LITCORE_EN_MASK       (0x1U << LITCORECRU_GATE_CON00_ACLK_M_LITCORE_EN_SHIFT)      /* 0x00004000 */
#define LITCORECRU_GATE_CON00_PCLK_DBG_LITCORE_EN_SHIFT    (15U)
#define LITCORECRU_GATE_CON00_PCLK_DBG_LITCORE_EN_MASK     (0x1U << LITCORECRU_GATE_CON00_PCLK_DBG_LITCORE_EN_SHIFT)    /* 0x00008000 */
/* GATE_CON01 */
#define LITCORECRU_GATE_CON01_OFFSET                       (0x804U)
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_GRF_EN_SHIFT    (0U)
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_GRF_EN_MASK     (0x1U << LITCORECRU_GATE_CON01_PCLK_LITCORE_GRF_EN_SHIFT)    /* 0x00000001 */
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_BIU_EN_SHIFT    (1U)
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_BIU_EN_MASK     (0x1U << LITCORECRU_GATE_CON01_PCLK_LITCORE_BIU_EN_SHIFT)    /* 0x00000002 */
#define LITCORECRU_GATE_CON01_ACLK_ADB400_A53_CCI_EN_SHIFT (2U)
#define LITCORECRU_GATE_CON01_ACLK_ADB400_A53_CCI_EN_MASK  (0x1U << LITCORECRU_GATE_CON01_ACLK_ADB400_A53_CCI_EN_SHIFT) /* 0x00000004 */
#define LITCORECRU_GATE_CON01_PCLK_PVTPLL_LITCORE_EN_SHIFT (3U)
#define LITCORECRU_GATE_CON01_PCLK_PVTPLL_LITCORE_EN_MASK  (0x1U << LITCORECRU_GATE_CON01_PCLK_PVTPLL_LITCORE_EN_SHIFT) /* 0x00000008 */
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_CRU_EN_SHIFT    (4U)
#define LITCORECRU_GATE_CON01_PCLK_LITCORE_CRU_EN_MASK     (0x1U << LITCORECRU_GATE_CON01_PCLK_LITCORE_CRU_EN_SHIFT)    /* 0x00000010 */
#define LITCORECRU_GATE_CON01_CLK_SCANHS_LITCORE_EN_SHIFT  (5U)
#define LITCORECRU_GATE_CON01_CLK_SCANHS_LITCORE_EN_MASK   (0x1U << LITCORECRU_GATE_CON01_CLK_SCANHS_LITCORE_EN_SHIFT)  /* 0x00000020 */
/* SOFTRST_CON00 */
#define LITCORECRU_SOFTRST_CON00_OFFSET                    (0xA00U)
#define LITCORECRU_SOFTRST_CON00_RESETN_REF_LITCORE_PVTPLL_SHIFT (0U)
#define LITCORECRU_SOFTRST_CON00_RESETN_REF_LITCORE_PVTPLL_MASK (0x1U << LITCORECRU_SOFTRST_CON00_RESETN_REF_LITCORE_PVTPLL_SHIFT) /* 0x00000001 */
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET0_SHIFT    (5U)
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET0_MASK     (0x1U << LITCORECRU_SOFTRST_CON00_NLITCOREPORESET0_SHIFT)    /* 0x00000020 */
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET1_SHIFT    (6U)
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET1_MASK     (0x1U << LITCORECRU_SOFTRST_CON00_NLITCOREPORESET1_SHIFT)    /* 0x00000040 */
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET2_SHIFT    (7U)
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET2_MASK     (0x1U << LITCORECRU_SOFTRST_CON00_NLITCOREPORESET2_SHIFT)    /* 0x00000080 */
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET3_SHIFT    (8U)
#define LITCORECRU_SOFTRST_CON00_NLITCOREPORESET3_MASK     (0x1U << LITCORECRU_SOFTRST_CON00_NLITCOREPORESET3_SHIFT)    /* 0x00000100 */
#define LITCORECRU_SOFTRST_CON00_NLITCORESET0_SHIFT        (9U)
#define LITCORECRU_SOFTRST_CON00_NLITCORESET0_MASK         (0x1U << LITCORECRU_SOFTRST_CON00_NLITCORESET0_SHIFT)        /* 0x00000200 */
#define LITCORECRU_SOFTRST_CON00_NLITCORESET1_SHIFT        (10U)
#define LITCORECRU_SOFTRST_CON00_NLITCORESET1_MASK         (0x1U << LITCORECRU_SOFTRST_CON00_NLITCORESET1_SHIFT)        /* 0x00000400 */
#define LITCORECRU_SOFTRST_CON00_NLITCORESET2_SHIFT        (11U)
#define LITCORECRU_SOFTRST_CON00_NLITCORESET2_MASK         (0x1U << LITCORECRU_SOFTRST_CON00_NLITCORESET2_SHIFT)        /* 0x00000800 */
#define LITCORECRU_SOFTRST_CON00_NLITCORESET3_SHIFT        (12U)
#define LITCORECRU_SOFTRST_CON00_NLITCORESET3_MASK         (0x1U << LITCORECRU_SOFTRST_CON00_NLITCORESET3_SHIFT)        /* 0x00001000 */
#define LITCORECRU_SOFTRST_CON00_NL2RESET_LITCORE_SHIFT    (13U)
#define LITCORECRU_SOFTRST_CON00_NL2RESET_LITCORE_MASK     (0x1U << LITCORECRU_SOFTRST_CON00_NL2RESET_LITCORE_SHIFT)    /* 0x00002000 */
#define LITCORECRU_SOFTRST_CON00_PRESETN_DBG_LITCORE_SHIFT (15U)
#define LITCORECRU_SOFTRST_CON00_PRESETN_DBG_LITCORE_MASK  (0x1U << LITCORECRU_SOFTRST_CON00_PRESETN_DBG_LITCORE_SHIFT) /* 0x00008000 */
/* SOFTRST_CON01 */
#define LITCORECRU_SOFTRST_CON01_OFFSET                    (0xA04U)
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_GRF_SHIFT (0U)
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_GRF_MASK  (0x1U << LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_GRF_SHIFT) /* 0x00000001 */
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_BIU_SHIFT (1U)
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_BIU_MASK  (0x1U << LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_BIU_SHIFT) /* 0x00000002 */
#define LITCORECRU_SOFTRST_CON01_ARESETN_ADB400_A53_CCI_SHIFT (2U)
#define LITCORECRU_SOFTRST_CON01_ARESETN_ADB400_A53_CCI_MASK (0x1U << LITCORECRU_SOFTRST_CON01_ARESETN_ADB400_A53_CCI_SHIFT) /* 0x00000004 */
#define LITCORECRU_SOFTRST_CON01_PRESETN_PVTPLL_LITCORE_SHIFT (3U)
#define LITCORECRU_SOFTRST_CON01_PRESETN_PVTPLL_LITCORE_MASK (0x1U << LITCORECRU_SOFTRST_CON01_PRESETN_PVTPLL_LITCORE_SHIFT) /* 0x00000008 */
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_CRU_SHIFT (4U)
#define LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_CRU_MASK  (0x1U << LITCORECRU_SOFTRST_CON01_PRESETN_LITCORE_CRU_SHIFT) /* 0x00000010 */
/* SOFTRST_CON03 */
#define LITCORECRU_SOFTRST_CON03_OFFSET                    (0xA0CU)
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET0_AC_SHIFT (0U)
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET0_AC_MASK  (0x1U << LITCORECRU_SOFTRST_CON03_NLITCOREPORESET0_AC_SHIFT) /* 0x00000001 */
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET1_AC_SHIFT (1U)
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET1_AC_MASK  (0x1U << LITCORECRU_SOFTRST_CON03_NLITCOREPORESET1_AC_SHIFT) /* 0x00000002 */
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET2_AC_SHIFT (2U)
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET2_AC_MASK  (0x1U << LITCORECRU_SOFTRST_CON03_NLITCOREPORESET2_AC_SHIFT) /* 0x00000004 */
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET3_AC_SHIFT (3U)
#define LITCORECRU_SOFTRST_CON03_NLITCOREPORESET3_AC_MASK  (0x1U << LITCORECRU_SOFTRST_CON03_NLITCOREPORESET3_AC_SHIFT) /* 0x00000008 */
#define LITCORECRU_SOFTRST_CON03_NLITCORESET0_AC_SHIFT     (4U)
#define LITCORECRU_SOFTRST_CON03_NLITCORESET0_AC_MASK      (0x1U << LITCORECRU_SOFTRST_CON03_NLITCORESET0_AC_SHIFT)     /* 0x00000010 */
#define LITCORECRU_SOFTRST_CON03_NLITCORESET1_AC_SHIFT     (5U)
#define LITCORECRU_SOFTRST_CON03_NLITCORESET1_AC_MASK      (0x1U << LITCORECRU_SOFTRST_CON03_NLITCORESET1_AC_SHIFT)     /* 0x00000020 */
#define LITCORECRU_SOFTRST_CON03_NLITCORESET2_AC_SHIFT     (6U)
#define LITCORECRU_SOFTRST_CON03_NLITCORESET2_AC_MASK      (0x1U << LITCORECRU_SOFTRST_CON03_NLITCORESET2_AC_SHIFT)     /* 0x00000040 */
#define LITCORECRU_SOFTRST_CON03_NLITCORESET3_AC_SHIFT     (7U)
#define LITCORECRU_SOFTRST_CON03_NLITCORESET3_AC_MASK      (0x1U << LITCORECRU_SOFTRST_CON03_NLITCORESET3_AC_SHIFT)     /* 0x00000080 */
#define LITCORECRU_SOFTRST_CON03_NL2RESET_LITCORE_AC_SHIFT (8U)
#define LITCORECRU_SOFTRST_CON03_NL2RESET_LITCORE_AC_MASK  (0x1U << LITCORECRU_SOFTRST_CON03_NL2RESET_LITCORE_AC_SHIFT) /* 0x00000100 */
/* SMOTH_DIVFREE_CON00 */
#define LITCORECRU_SMOTH_DIVFREE_CON00_OFFSET              (0xCC0U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_STEP_SHIFT (0U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_STEP_MASK (0x1FU << LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_STEP_SHIFT) /* 0x0000001F */
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_SMDIV_CLK_OFF_SHIFT (13U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_SMDIV_CLK_OFF_MASK (0x1U << LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_GATE_SMTH_EN_SHIFT (14U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_GATE_SMTH_EN_MASK (0x1U << LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_BYPASS_SHIFT (15U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_BYPASS_MASK (0x1U << LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_BYPASS_SHIFT) /* 0x00008000 */
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_FREQ_KEEP_SHIFT (16U)
#define LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_FREQ_KEEP_MASK (0xFFFFU << LITCORECRU_SMOTH_DIVFREE_CON00_CLK_LITCORE_SRC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_LITCORE_SRC_CON0 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_OFFSET      (0xF38U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_DIV_SHIFT (0U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_DIV_MASK (0x7U << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_DIV_SHIFT) /* 0x00000007 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_GATE_SHIFT (3U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_GATE_MASK (0x1U << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_IDLE_TH_SHIFT (4U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_IDLE_TH_MASK (0xFFFU << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_IDLE_TH_SHIFT) /* 0x0000FFF0 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_WAIT_TH_SHIFT (16U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_WAIT_TH_MASK (0xFFFFU << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_LITCORE_SRC_CON1 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_OFFSET      (0xF3CU)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_EN_SHIFT (12U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_EN_MASK (0x1U << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_SWITCH_EN_SHIFT (13U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_SWITCH_EN_MASK (0x1U << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_SWITCH_EN_SHIFT) /* 0x00002000 */
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_CLKSEL_CFG_SHIFT (14U)
#define LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_CLKSEL_CFG_MASK (0x3U << LITCORECRU_AUTOCS_CLK_LITCORE_SRC_CON1_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/*****************************************CCICRU*****************************************/
/* LPLL_CON0 */
#define CCICRU_LPLL_CON0_OFFSET                            (0x40U)
#define CCICRU_LPLL_CON0_LPLL_M_SHIFT                      (0U)
#define CCICRU_LPLL_CON0_LPLL_M_MASK                       (0x3FFU << CCICRU_LPLL_CON0_LPLL_M_SHIFT)                    /* 0x000003FF */
#define CCICRU_LPLL_CON0_LPLL_BP_SHIFT                     (15U)
#define CCICRU_LPLL_CON0_LPLL_BP_MASK                      (0x1U << CCICRU_LPLL_CON0_LPLL_BP_SHIFT)                     /* 0x00008000 */
/* LPLL_CON1 */
#define CCICRU_LPLL_CON1_OFFSET                            (0x44U)
#define CCICRU_LPLL_CON1_LPLL_P_SHIFT                      (0U)
#define CCICRU_LPLL_CON1_LPLL_P_MASK                       (0x3FU << CCICRU_LPLL_CON1_LPLL_P_SHIFT)                     /* 0x0000003F */
#define CCICRU_LPLL_CON1_LPLL_S_SHIFT                      (6U)
#define CCICRU_LPLL_CON1_LPLL_S_MASK                       (0x7U << CCICRU_LPLL_CON1_LPLL_S_SHIFT)                      /* 0x000001C0 */
#define CCICRU_LPLL_CON1_LPLL_RESETB_SHIFT                 (13U)
#define CCICRU_LPLL_CON1_LPLL_RESETB_MASK                  (0x1U << CCICRU_LPLL_CON1_LPLL_RESETB_SHIFT)                 /* 0x00002000 */
/* LPLL_CON4 */
#define CCICRU_LPLL_CON4_OFFSET                            (0x50U)
#define CCICRU_LPLL_CON4_LPLL_ICP_SHIFT                    (1U)
#define CCICRU_LPLL_CON4_LPLL_ICP_MASK                     (0x3U << CCICRU_LPLL_CON4_LPLL_ICP_SHIFT)                    /* 0x00000006 */
#define CCICRU_LPLL_CON4_LPLL_AFC_ENB_SHIFT                (3U)
#define CCICRU_LPLL_CON4_LPLL_AFC_ENB_MASK                 (0x1U << CCICRU_LPLL_CON4_LPLL_AFC_ENB_SHIFT)                /* 0x00000008 */
#define CCICRU_LPLL_CON4_LPLL_EXTAFC_SHIFT                 (4U)
#define CCICRU_LPLL_CON4_LPLL_EXTAFC_MASK                  (0x1FU << CCICRU_LPLL_CON4_LPLL_EXTAFC_SHIFT)                /* 0x000001F0 */
#define CCICRU_LPLL_CON4_LPLL_FEED_EN_SHIFT                (14U)
#define CCICRU_LPLL_CON4_LPLL_FEED_EN_MASK                 (0x1U << CCICRU_LPLL_CON4_LPLL_FEED_EN_SHIFT)                /* 0x00004000 */
#define CCICRU_LPLL_CON4_LPLL_FSEL_SHIFT                   (15U)
#define CCICRU_LPLL_CON4_LPLL_FSEL_MASK                    (0x1U << CCICRU_LPLL_CON4_LPLL_FSEL_SHIFT)                   /* 0x00008000 */
/* LPLL_CON5 */
#define CCICRU_LPLL_CON5_OFFSET                            (0x54U)
#define CCICRU_LPLL_CON5_LPLL_FOUT_MASK_SHIFT              (0U)
#define CCICRU_LPLL_CON5_LPLL_FOUT_MASK_MASK               (0x1U << CCICRU_LPLL_CON5_LPLL_FOUT_MASK_SHIFT)              /* 0x00000001 */
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_IN_SHIFT            (5U)
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_IN_MASK             (0x3U << CCICRU_LPLL_CON5_LPLL_LOCK_CON_IN_SHIFT)            /* 0x00000060 */
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_OUT_SHIFT           (7U)
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_OUT_MASK            (0x3U << CCICRU_LPLL_CON5_LPLL_LOCK_CON_OUT_SHIFT)           /* 0x00000180 */
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_DLY_SHIFT           (9U)
#define CCICRU_LPLL_CON5_LPLL_LOCK_CON_DLY_MASK            (0x3U << CCICRU_LPLL_CON5_LPLL_LOCK_CON_DLY_SHIFT)           /* 0x00000600 */
/* LPLL_CON6 */
#define CCICRU_LPLL_CON6_OFFSET                            (0x58U)
#define CCICRU_LPLL_CON6_LPLL_AFC_CODE_SHIFT               (10U)
#define CCICRU_LPLL_CON6_LPLL_AFC_CODE_MASK                (0x1FU << CCICRU_LPLL_CON6_LPLL_AFC_CODE_SHIFT)              /* 0x00007C00 */
#define CCICRU_LPLL_CON6_LPLL_LOCK_SHIFT                   (15U)
#define CCICRU_LPLL_CON6_LPLL_LOCK_MASK                    (0x1U << CCICRU_LPLL_CON6_LPLL_LOCK_SHIFT)                   /* 0x00008000 */
/* CLKSEL_CON04 */
#define CCICRU_CLKSEL_CON04_OFFSET                         (0x310U)
#define CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_DIV_SHIFT        (0U)
#define CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_DIV_MASK         (0x1FU << CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_DIV_SHIFT)       /* 0x0000001F */
#define CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_SEL_SHIFT        (5U)
#define CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_SEL_MASK         (0x3U << CCICRU_CLKSEL_CON04_PCLK_CCI_ROOT_SEL_SHIFT)        /* 0x00000060 */
#define CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_DIV_SHIFT        (7U)
#define CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_DIV_MASK         (0x1FU << CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_DIV_SHIFT)       /* 0x00000F80 */
#define CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_SEL_SHIFT        (12U)
#define CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_SEL_MASK         (0x3U << CCICRU_CLKSEL_CON04_ACLK_CCI_ROOT_SEL_SHIFT)        /* 0x00003000 */
#define CCICRU_CLKSEL_CON04_CLK_CCI_PVTPLL_SRC_SEL_SHIFT   (14U)
#define CCICRU_CLKSEL_CON04_CLK_CCI_PVTPLL_SRC_SEL_MASK    (0x1U << CCICRU_CLKSEL_CON04_CLK_CCI_PVTPLL_SRC_SEL_SHIFT)   /* 0x00004000 */
/* GATE_CON01 */
#define CCICRU_GATE_CON01_OFFSET                           (0x804U)
#define CCICRU_GATE_CON01_PCLK_CCI_ROOT_EN_SHIFT           (10U)
#define CCICRU_GATE_CON01_PCLK_CCI_ROOT_EN_MASK            (0x1U << CCICRU_GATE_CON01_PCLK_CCI_ROOT_EN_SHIFT)           /* 0x00000400 */
#define CCICRU_GATE_CON01_ACLK_CCI_ROOT_EN_SHIFT           (11U)
#define CCICRU_GATE_CON01_ACLK_CCI_ROOT_EN_MASK            (0x1U << CCICRU_GATE_CON01_ACLK_CCI_ROOT_EN_SHIFT)           /* 0x00000800 */
#define CCICRU_GATE_CON01_ACLK_CPE_EN_SHIFT                (12U)
#define CCICRU_GATE_CON01_ACLK_CPE_EN_MASK                 (0x1U << CCICRU_GATE_CON01_ACLK_CPE_EN_SHIFT)                /* 0x00001000 */
#define CCICRU_GATE_CON01_PCLK_CCI_BIU_EN_SHIFT            (13U)
#define CCICRU_GATE_CON01_PCLK_CCI_BIU_EN_MASK             (0x1U << CCICRU_GATE_CON01_PCLK_CCI_BIU_EN_SHIFT)            /* 0x00002000 */
#define CCICRU_GATE_CON01_ACLK_CCI_BIU_EN_SHIFT            (14U)
#define CCICRU_GATE_CON01_ACLK_CCI_BIU_EN_MASK             (0x1U << CCICRU_GATE_CON01_ACLK_CCI_BIU_EN_SHIFT)            /* 0x00004000 */
#define CCICRU_GATE_CON01_PCLK_DBG_M_EN_SHIFT              (15U)
#define CCICRU_GATE_CON01_PCLK_DBG_M_EN_MASK               (0x1U << CCICRU_GATE_CON01_PCLK_DBG_M_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON02 */
#define CCICRU_GATE_CON02_OFFSET                           (0x808U)
#define CCICRU_GATE_CON02_PCLK_DBG_SYS_EN_SHIFT            (0U)
#define CCICRU_GATE_CON02_PCLK_DBG_SYS_EN_MASK             (0x1U << CCICRU_GATE_CON02_PCLK_DBG_SYS_EN_SHIFT)            /* 0x00000001 */
#define CCICRU_GATE_CON02_PCLK_CCI_GRF_EN_SHIFT            (1U)
#define CCICRU_GATE_CON02_PCLK_CCI_GRF_EN_MASK             (0x1U << CCICRU_GATE_CON02_PCLK_CCI_GRF_EN_SHIFT)            /* 0x00000002 */
#define CCICRU_GATE_CON02_PCLK_CCI_CRU_EN_SHIFT            (2U)
#define CCICRU_GATE_CON02_PCLK_CCI_CRU_EN_MASK             (0x1U << CCICRU_GATE_CON02_PCLK_CCI_CRU_EN_SHIFT)            /* 0x00000004 */
#define CCICRU_GATE_CON02_ACLK_CCI_EN_SHIFT                (3U)
#define CCICRU_GATE_CON02_ACLK_CCI_EN_MASK                 (0x1U << CCICRU_GATE_CON02_ACLK_CCI_EN_SHIFT)                /* 0x00000008 */
#define CCICRU_GATE_CON02_ACLK_CCI_DDRSCH_BIU_EN_SHIFT     (5U)
#define CCICRU_GATE_CON02_ACLK_CCI_DDRSCH_BIU_EN_MASK      (0x1U << CCICRU_GATE_CON02_ACLK_CCI_DDRSCH_BIU_EN_SHIFT)     /* 0x00000020 */
#define CCICRU_GATE_CON02_ACLK_ADB400_CCI_A72_EN_SHIFT     (6U)
#define CCICRU_GATE_CON02_ACLK_ADB400_CCI_A72_EN_MASK      (0x1U << CCICRU_GATE_CON02_ACLK_ADB400_CCI_A72_EN_SHIFT)     /* 0x00000040 */
#define CCICRU_GATE_CON02_ACLK_ADB400_CCI_A53_EN_SHIFT     (7U)
#define CCICRU_GATE_CON02_ACLK_ADB400_CCI_A53_EN_MASK      (0x1U << CCICRU_GATE_CON02_ACLK_ADB400_CCI_A53_EN_SHIFT)     /* 0x00000080 */
#define CCICRU_GATE_CON02_PCLK_PVTPLL_CCI_EN_SHIFT         (8U)
#define CCICRU_GATE_CON02_PCLK_PVTPLL_CCI_EN_MASK          (0x1U << CCICRU_GATE_CON02_PCLK_PVTPLL_CCI_EN_SHIFT)         /* 0x00000100 */
#define CCICRU_GATE_CON02_PCLK_CCI_DDRSCH_BIU_EN_SHIFT     (10U)
#define CCICRU_GATE_CON02_PCLK_CCI_DDRSCH_BIU_EN_MASK      (0x1U << CCICRU_GATE_CON02_PCLK_CCI_DDRSCH_BIU_EN_SHIFT)     /* 0x00000400 */
#define CCICRU_GATE_CON02_PCLK_DBG_M_BIU_EN_SHIFT          (11U)
#define CCICRU_GATE_CON02_PCLK_DBG_M_BIU_EN_MASK           (0x1U << CCICRU_GATE_CON02_PCLK_DBG_M_BIU_EN_SHIFT)          /* 0x00000800 */
#define CCICRU_GATE_CON02_CLK_REF_PVTPLL_CCI_EN_SHIFT      (12U)
#define CCICRU_GATE_CON02_CLK_REF_PVTPLL_CCI_EN_MASK       (0x1U << CCICRU_GATE_CON02_CLK_REF_PVTPLL_CCI_EN_SHIFT)      /* 0x00001000 */
/* SOFTRST_CON01 */
#define CCICRU_SOFTRST_CON01_OFFSET                        (0xA04U)
#define CCICRU_SOFTRST_CON01_ARESETN_CPE_SHIFT             (12U)
#define CCICRU_SOFTRST_CON01_ARESETN_CPE_MASK              (0x1U << CCICRU_SOFTRST_CON01_ARESETN_CPE_SHIFT)             /* 0x00001000 */
#define CCICRU_SOFTRST_CON01_PRESETN_CCI_BIU_SHIFT         (13U)
#define CCICRU_SOFTRST_CON01_PRESETN_CCI_BIU_MASK          (0x1U << CCICRU_SOFTRST_CON01_PRESETN_CCI_BIU_SHIFT)         /* 0x00002000 */
#define CCICRU_SOFTRST_CON01_ARESETN_CCI_BIU_SHIFT         (14U)
#define CCICRU_SOFTRST_CON01_ARESETN_CCI_BIU_MASK          (0x1U << CCICRU_SOFTRST_CON01_ARESETN_CCI_BIU_SHIFT)         /* 0x00004000 */
#define CCICRU_SOFTRST_CON01_PRESETN_DBG_M_SHIFT           (15U)
#define CCICRU_SOFTRST_CON01_PRESETN_DBG_M_MASK            (0x1U << CCICRU_SOFTRST_CON01_PRESETN_DBG_M_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON02 */
#define CCICRU_SOFTRST_CON02_OFFSET                        (0xA08U)
#define CCICRU_SOFTRST_CON02_PRESETN_DBG_SYS_SHIFT         (0U)
#define CCICRU_SOFTRST_CON02_PRESETN_DBG_SYS_MASK          (0x1U << CCICRU_SOFTRST_CON02_PRESETN_DBG_SYS_SHIFT)         /* 0x00000001 */
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_GRF_SHIFT         (1U)
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_GRF_MASK          (0x1U << CCICRU_SOFTRST_CON02_PRESETN_CCI_GRF_SHIFT)         /* 0x00000002 */
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_CRU_SHIFT         (2U)
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_CRU_MASK          (0x1U << CCICRU_SOFTRST_CON02_PRESETN_CCI_CRU_SHIFT)         /* 0x00000004 */
#define CCICRU_SOFTRST_CON02_ARESETN_CCI_SHIFT             (3U)
#define CCICRU_SOFTRST_CON02_ARESETN_CCI_MASK              (0x1U << CCICRU_SOFTRST_CON02_ARESETN_CCI_SHIFT)             /* 0x00000008 */
#define CCICRU_SOFTRST_CON02_PORESETN_JTAG_SHIFT           (4U)
#define CCICRU_SOFTRST_CON02_PORESETN_JTAG_MASK            (0x1U << CCICRU_SOFTRST_CON02_PORESETN_JTAG_SHIFT)           /* 0x00000010 */
#define CCICRU_SOFTRST_CON02_ARESETN_CCI_DDRSCH_BIU_SHIFT  (5U)
#define CCICRU_SOFTRST_CON02_ARESETN_CCI_DDRSCH_BIU_MASK   (0x1U << CCICRU_SOFTRST_CON02_ARESETN_CCI_DDRSCH_BIU_SHIFT)  /* 0x00000020 */
#define CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A72_SHIFT  (6U)
#define CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A72_MASK   (0x1U << CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A72_SHIFT)  /* 0x00000040 */
#define CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A53_SHIFT  (7U)
#define CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A53_MASK   (0x1U << CCICRU_SOFTRST_CON02_ARESETN_ADB400_CCI_A53_SHIFT)  /* 0x00000080 */
#define CCICRU_SOFTRST_CON02_PRESETN_PVTPLL_CCI_SHIFT      (8U)
#define CCICRU_SOFTRST_CON02_PRESETN_PVTPLL_CCI_MASK       (0x1U << CCICRU_SOFTRST_CON02_PRESETN_PVTPLL_CCI_SHIFT)      /* 0x00000100 */
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_DDRSCH_BIU_SHIFT  (10U)
#define CCICRU_SOFTRST_CON02_PRESETN_CCI_DDRSCH_BIU_MASK   (0x1U << CCICRU_SOFTRST_CON02_PRESETN_CCI_DDRSCH_BIU_SHIFT)  /* 0x00000400 */
#define CCICRU_SOFTRST_CON02_PRESETN_DBG_M_BIU_SHIFT       (11U)
#define CCICRU_SOFTRST_CON02_PRESETN_DBG_M_BIU_MASK        (0x1U << CCICRU_SOFTRST_CON02_PRESETN_DBG_M_BIU_SHIFT)       /* 0x00000800 */
#define CCICRU_SOFTRST_CON02_RESETN_REF_CCI_PVTPLL_SHIFT   (12U)
#define CCICRU_SOFTRST_CON02_RESETN_REF_CCI_PVTPLL_MASK    (0x1U << CCICRU_SOFTRST_CON02_RESETN_REF_CCI_PVTPLL_SHIFT)   /* 0x00001000 */
/* AUTOCS_CTRL_BIGCORE_EXTRA_CCI */
#define CCICRU_AUTOCS_CTRL_BIGCORE_EXTRA_CCI_OFFSET        (0xC50U)
#define CCICRU_AUTOCS_CTRL_BIGCORE_EXTRA_CCI_AUTOCS_CCI2BIGCORE_CTRL_SHIFT (0U)
#define CCICRU_AUTOCS_CTRL_BIGCORE_EXTRA_CCI_AUTOCS_CCI2BIGCORE_CTRL_MASK (0xFFFFU << CCICRU_AUTOCS_CTRL_BIGCORE_EXTRA_CCI_AUTOCS_CCI2BIGCORE_CTRL_SHIFT) /* 0x0000FFFF */
/* AUTOCS_CTRL_LITCORE_EXTRA_CCI */
#define CCICRU_AUTOCS_CTRL_LITCORE_EXTRA_CCI_OFFSET        (0xC54U)
#define CCICRU_AUTOCS_CTRL_LITCORE_EXTRA_CCI_AUTOCS_CCI2LITCORE_CTRL_SHIFT (0U)
#define CCICRU_AUTOCS_CTRL_LITCORE_EXTRA_CCI_AUTOCS_CCI2LITCORE_CTRL_MASK (0xFFFFU << CCICRU_AUTOCS_CTRL_LITCORE_EXTRA_CCI_AUTOCS_CCI2LITCORE_CTRL_SHIFT) /* 0x0000FFFF */
/* AUTOCS_CTRL_CCI2CORE */
#define CCICRU_AUTOCS_CTRL_CCI2CORE_OFFSET                 (0xC58U)
#define CCICRU_AUTOCS_CTRL_CCI2CORE_AUTOCS_CCI2LITCORE_CTRL_SHIFT (0U)
#define CCICRU_AUTOCS_CTRL_CCI2CORE_AUTOCS_CCI2LITCORE_CTRL_MASK (0xFFFFU << CCICRU_AUTOCS_CTRL_CCI2CORE_AUTOCS_CCI2LITCORE_CTRL_SHIFT) /* 0x0000FFFF */
/* AUTOCS_ACLK_CCI_ROOT_CON0 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_OFFSET            (0xD00U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_DIV_SHIFT  (0U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_DIV_MASK   (0x7U << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_DIV_SHIFT)  /* 0x00000007 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_GATE_SHIFT (3U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_GATE_MASK  (0x1U << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_AUTOCS_GATE_SHIFT) /* 0x00000008 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_IDLE_TH_SHIFT     (4U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_IDLE_TH_MASK      (0xFFFU << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_IDLE_TH_SHIFT)   /* 0x0000FFF0 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_WAIT_TH_SHIFT     (16U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_WAIT_TH_MASK      (0xFFFFU << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON0_WAIT_TH_SHIFT)  /* 0xFFFF0000 */
/* AUTOCS_ACLK_CCI_ROOT_CON1 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_OFFSET            (0xD04U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT (0U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_ACTIVE_MASK (0x7FFU << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_ACTIVE_SHIFT) /* 0x000007FF */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_EN_SHIFT   (12U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_EN_MASK    (0x1U << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_AUTOCS_EN_SHIFT)   /* 0x00001000 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_SWITCH_EN_SHIFT   (13U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_SWITCH_EN_MASK    (0x1U << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_SWITCH_EN_SHIFT)   /* 0x00002000 */
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_CLKSEL_CFG_SHIFT  (14U)
#define CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_CLKSEL_CFG_MASK   (0x3U << CCICRU_AUTOCS_ACLK_CCI_ROOT_CON1_CLKSEL_CFG_SHIFT)  /* 0x0000C000 */
/******************************************UART******************************************/
/* RBR */
#define UART_RBR_OFFSET                                    (0x0U)
#define UART_RBR                                           (0x0U)
#define UART_RBR_DATA_INPUT_SHIFT                          (0U)
#define UART_RBR_DATA_INPUT_MASK                           (0xFFU << UART_RBR_DATA_INPUT_SHIFT)                         /* 0x000000FF */
/* DLL */
#define UART_DLL_OFFSET                                    (0x0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT                 (0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_MASK                  (0xFFU << UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT)                /* 0x000000FF */
/* THR */
#define UART_THR_OFFSET                                    (0x0U)
#define UART_THR_DATA_OUTPUT_SHIFT                         (0U)
#define UART_THR_DATA_OUTPUT_MASK                          (0xFFU << UART_THR_DATA_OUTPUT_SHIFT)                        /* 0x000000FF */
/* DLH */
#define UART_DLH_OFFSET                                    (0x4U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT                 (0U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_MASK                  (0xFFU << UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT)                /* 0x000000FF */
/* IER */
#define UART_IER_OFFSET                                    (0x4U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT       (0U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_MASK        (0x1U << UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT)       /* 0x00000001 */
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT             (1U)
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_MASK              (0x1U << UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT)             /* 0x00000002 */
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT          (2U)
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_MASK           (0x1U << UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT)          /* 0x00000004 */
#define UART_IER_MODEM_STATUS_INT_EN_SHIFT                 (3U)
#define UART_IER_MODEM_STATUS_INT_EN_MASK                  (0x1U << UART_IER_MODEM_STATUS_INT_EN_SHIFT)                 /* 0x00000008 */
#define UART_IER_PROG_THRE_INT_EN_SHIFT                    (7U)
#define UART_IER_PROG_THRE_INT_EN_MASK                     (0x1U << UART_IER_PROG_THRE_INT_EN_SHIFT)                    /* 0x00000080 */
/* FCR */
#define UART_FCR_OFFSET                                    (0x8U)
#define UART_FCR_FIFO_EN_SHIFT                             (0U)
#define UART_FCR_FIFO_EN_MASK                              (0x1U << UART_FCR_FIFO_EN_SHIFT)                             /* 0x00000001 */
#define UART_FCR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_FCR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_FCR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_FCR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_FCR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_FCR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
#define UART_FCR_DMA_MODE_SHIFT                            (3U)
#define UART_FCR_DMA_MODE_MASK                             (0x1U << UART_FCR_DMA_MODE_SHIFT)                            /* 0x00000008 */
#define UART_FCR_TX_EMPTY_TRIGGER_SHIFT                    (4U)
#define UART_FCR_TX_EMPTY_TRIGGER_MASK                     (0x3U << UART_FCR_TX_EMPTY_TRIGGER_SHIFT)                    /* 0x00000030 */
#define UART_FCR_RCVR_TRIGGER_SHIFT                        (6U)
#define UART_FCR_RCVR_TRIGGER_MASK                         (0x3U << UART_FCR_RCVR_TRIGGER_SHIFT)                        /* 0x000000C0 */
/* IIR */
#define UART_IIR_OFFSET                                    (0x8U)
#define UART_IIR                                           (0x1U)
#define UART_IIR_INT_ID_SHIFT                              (0U)
#define UART_IIR_INT_ID_MASK                               (0xFU << UART_IIR_INT_ID_SHIFT)                              /* 0x0000000F */
#define UART_IIR_FIFOS_EN_SHIFT                            (6U)
#define UART_IIR_FIFOS_EN_MASK                             (0x3U << UART_IIR_FIFOS_EN_SHIFT)                            /* 0x000000C0 */
/* LCR */
#define UART_LCR_OFFSET                                    (0xCU)
#define UART_LCR_DATA_LENGTH_SEL_SHIFT                     (0U)
#define UART_LCR_DATA_LENGTH_SEL_MASK                      (0x3U << UART_LCR_DATA_LENGTH_SEL_SHIFT)                     /* 0x00000003 */
#define UART_LCR_STOP_BITS_NUM_SHIFT                       (2U)
#define UART_LCR_STOP_BITS_NUM_MASK                        (0x1U << UART_LCR_STOP_BITS_NUM_SHIFT)                       /* 0x00000004 */
#define UART_LCR_PARITY_EN_SHIFT                           (3U)
#define UART_LCR_PARITY_EN_MASK                            (0x1U << UART_LCR_PARITY_EN_SHIFT)                           /* 0x00000008 */
#define UART_LCR_EVEN_PARITY_SEL_SHIFT                     (4U)
#define UART_LCR_EVEN_PARITY_SEL_MASK                      (0x1U << UART_LCR_EVEN_PARITY_SEL_SHIFT)                     /* 0x00000010 */
#define UART_LCR_STICK_PARITY_SHIFT                        (5U)
#define UART_LCR_STICK_PARITY_MASK                         (0x1U << UART_LCR_STICK_PARITY_SHIFT)                        /* 0x00000020 */
#define UART_LCR_BREAK_CTRL_SHIFT                          (6U)
#define UART_LCR_BREAK_CTRL_MASK                           (0x1U << UART_LCR_BREAK_CTRL_SHIFT)                          /* 0x00000040 */
#define UART_LCR_DIV_LAT_ACCESS_SHIFT                      (7U)
#define UART_LCR_DIV_LAT_ACCESS_MASK                       (0x1U << UART_LCR_DIV_LAT_ACCESS_SHIFT)                      /* 0x00000080 */
/* MCR */
#define UART_MCR_OFFSET                                    (0x10U)
#define UART_MCR_DATA_TERMINAL_READY_SHIFT                 (0U)
#define UART_MCR_DATA_TERMINAL_READY_MASK                  (0x1U << UART_MCR_DATA_TERMINAL_READY_SHIFT)                 /* 0x00000001 */
#define UART_MCR_REQ_TO_SEND_SHIFT                         (1U)
#define UART_MCR_REQ_TO_SEND_MASK                          (0x1U << UART_MCR_REQ_TO_SEND_SHIFT)                         /* 0x00000002 */
#define UART_MCR_OUT1_SHIFT                                (2U)
#define UART_MCR_OUT1_MASK                                 (0x1U << UART_MCR_OUT1_SHIFT)                                /* 0x00000004 */
#define UART_MCR_OUT2_SHIFT                                (3U)
#define UART_MCR_OUT2_MASK                                 (0x1U << UART_MCR_OUT2_SHIFT)                                /* 0x00000008 */
#define UART_MCR_LOOPBACK_SHIFT                            (4U)
#define UART_MCR_LOOPBACK_MASK                             (0x1U << UART_MCR_LOOPBACK_SHIFT)                            /* 0x00000010 */
#define UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT                   (5U)
#define UART_MCR_AUTO_FLOW_CTRL_EN_MASK                    (0x1U << UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT)                   /* 0x00000020 */
#define UART_MCR_SIR_MODE_EN_SHIFT                         (6U)
#define UART_MCR_SIR_MODE_EN_MASK                          (0x1U << UART_MCR_SIR_MODE_EN_SHIFT)                         /* 0x00000040 */
/* LSR */
#define UART_LSR_OFFSET                                    (0x14U)
#define UART_LSR                                           (0x60U)
#define UART_LSR_DATA_READY_SHIFT                          (0U)
#define UART_LSR_DATA_READY_MASK                           (0x1U << UART_LSR_DATA_READY_SHIFT)                          /* 0x00000001 */
#define UART_LSR_OVERRUN_ERROR_SHIFT                       (1U)
#define UART_LSR_OVERRUN_ERROR_MASK                        (0x1U << UART_LSR_OVERRUN_ERROR_SHIFT)                       /* 0x00000002 */
#define UART_LSR_PARITY_ERROR_SHIFT                        (2U)
#define UART_LSR_PARITY_ERROR_MASK                         (0x1U << UART_LSR_PARITY_ERROR_SHIFT)                        /* 0x00000004 */
#define UART_LSR_FRAMING_ERROR_SHIFT                       (3U)
#define UART_LSR_FRAMING_ERROR_MASK                        (0x1U << UART_LSR_FRAMING_ERROR_SHIFT)                       /* 0x00000008 */
#define UART_LSR_BREAK_INT_SHIFT                           (4U)
#define UART_LSR_BREAK_INT_MASK                            (0x1U << UART_LSR_BREAK_INT_SHIFT)                           /* 0x00000010 */
#define UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT                (5U)
#define UART_LSR_TRANS_HOLD_REG_EMPTY_MASK                 (0x1U << UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT)                /* 0x00000020 */
#define UART_LSR_TRANS_EMPTY_SHIFT                         (6U)
#define UART_LSR_TRANS_EMPTY_MASK                          (0x1U << UART_LSR_TRANS_EMPTY_SHIFT)                         /* 0x00000040 */
#define UART_LSR_RECEIVER_FIFO_ERROR_SHIFT                 (7U)
#define UART_LSR_RECEIVER_FIFO_ERROR_MASK                  (0x1U << UART_LSR_RECEIVER_FIFO_ERROR_SHIFT)                 /* 0x00000080 */
/* MSR */
#define UART_MSR_OFFSET                                    (0x18U)
#define UART_MSR                                           (0x0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT                 (0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_MASK                  (0x1U << UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT)                 /* 0x00000001 */
#define UART_MSR_DELTA_DATA_SET_READY_SHIFT                (1U)
#define UART_MSR_DELTA_DATA_SET_READY_MASK                 (0x1U << UART_MSR_DELTA_DATA_SET_READY_SHIFT)                /* 0x00000002 */
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT        (2U)
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_MASK         (0x1U << UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT)        /* 0x00000004 */
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT           (3U)
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_MASK            (0x1U << UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT)           /* 0x00000008 */
#define UART_MSR_CLEAR_TO_SEND_SHIFT                       (4U)
#define UART_MSR_CLEAR_TO_SEND_MASK                        (0x1U << UART_MSR_CLEAR_TO_SEND_SHIFT)                       /* 0x00000010 */
#define UART_MSR_DATA_SET_READY_SHIFT                      (5U)
#define UART_MSR_DATA_SET_READY_MASK                       (0x1U << UART_MSR_DATA_SET_READY_SHIFT)                      /* 0x00000020 */
#define UART_MSR_RING_INDICATOR_SHIFT                      (6U)
#define UART_MSR_RING_INDICATOR_MASK                       (0x1U << UART_MSR_RING_INDICATOR_SHIFT)                      /* 0x00000040 */
#define UART_MSR_DATA_CARRIOR_DETECT_SHIFT                 (7U)
#define UART_MSR_DATA_CARRIOR_DETECT_MASK                  (0x1U << UART_MSR_DATA_CARRIOR_DETECT_SHIFT)                 /* 0x00000080 */
/* SCR */
#define UART_SCR_OFFSET                                    (0x1CU)
#define UART_SCR_TEMP_STORE_SPACE_SHIFT                    (0U)
#define UART_SCR_TEMP_STORE_SPACE_MASK                     (0xFFU << UART_SCR_TEMP_STORE_SPACE_SHIFT)                   /* 0x000000FF */
/* SRBR */
#define UART_SRBR_OFFSET                                   (0x30U)
#define UART_SRBR                                          (0x0U)
#define UART_SRBR_SHADOW_RBR_SHIFT                         (0U)
#define UART_SRBR_SHADOW_RBR_MASK                          (0xFFU << UART_SRBR_SHADOW_RBR_SHIFT)                        /* 0x000000FF */
/* STHR */
#define UART_STHR_OFFSET                                   (0x30U)
#define UART_STHR_SHADOW_THR_SHIFT                         (0U)
#define UART_STHR_SHADOW_THR_MASK                          (0xFFU << UART_STHR_SHADOW_THR_SHIFT)                        /* 0x000000FF */
/* FAR */
#define UART_FAR_OFFSET                                    (0x70U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT                 (0U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_MASK                  (0x1U << UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT)                 /* 0x00000001 */
/* TFR */
#define UART_TFR_OFFSET                                    (0x74U)
#define UART_TFR                                           (0x0U)
#define UART_TFR_TRANS_FIFO_READ_SHIFT                     (0U)
#define UART_TFR_TRANS_FIFO_READ_MASK                      (0xFFU << UART_TFR_TRANS_FIFO_READ_SHIFT)                    /* 0x000000FF */
/* RFW */
#define UART_RFW_OFFSET                                    (0x78U)
#define UART_RFW_RECEIVE_FIFO_WRITE_SHIFT                  (0U)
#define UART_RFW_RECEIVE_FIFO_WRITE_MASK                   (0xFFU << UART_RFW_RECEIVE_FIFO_WRITE_SHIFT)                 /* 0x000000FF */
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT           (8U)
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_MASK            (0x1U << UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT)           /* 0x00000100 */
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT          (9U)
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_MASK           (0x1U << UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT)          /* 0x00000200 */
/* USR */
#define UART_USR_OFFSET                                    (0x7CU)
#define UART_USR                                           (0x6U)
#define UART_USR_UART_BUSY_SHIFT                           (0U)
#define UART_USR_UART_BUSY_MASK                            (0x1U << UART_USR_UART_BUSY_SHIFT)                           /* 0x00000001 */
#define UART_USR_TRANS_FIFO_NOT_FULL_SHIFT                 (1U)
#define UART_USR_TRANS_FIFO_NOT_FULL_MASK                  (0x1U << UART_USR_TRANS_FIFO_NOT_FULL_SHIFT)                 /* 0x00000002 */
#define UART_USR_TRASN_FIFO_EMPTY_SHIFT                    (2U)
#define UART_USR_TRASN_FIFO_EMPTY_MASK                     (0x1U << UART_USR_TRASN_FIFO_EMPTY_SHIFT)                    /* 0x00000004 */
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT              (3U)
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_MASK               (0x1U << UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT)              /* 0x00000008 */
#define UART_USR_RECEIVE_FIFO_FULL_SHIFT                   (4U)
#define UART_USR_RECEIVE_FIFO_FULL_MASK                    (0x1U << UART_USR_RECEIVE_FIFO_FULL_SHIFT)                   /* 0x00000010 */
/* TFL */
#define UART_TFL_OFFSET                                    (0x80U)
#define UART_TFL                                           (0x0U)
#define UART_TFL_TRANS_FIFO_LEVEL_SHIFT                    (0U)
#define UART_TFL_TRANS_FIFO_LEVEL_MASK                     (0x3FU << UART_TFL_TRANS_FIFO_LEVEL_SHIFT)                   /* 0x0000003F */
/* RFL */
#define UART_RFL_OFFSET                                    (0x84U)
#define UART_RFL                                           (0x0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT                  (0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_MASK                   (0x3FU << UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT)                 /* 0x0000003F */
/* SRR */
#define UART_SRR_OFFSET                                    (0x88U)
#define UART_SRR_UART_RESET_SHIFT                          (0U)
#define UART_SRR_UART_RESET_MASK                           (0x1U << UART_SRR_UART_RESET_SHIFT)                          /* 0x00000001 */
#define UART_SRR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_SRR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_SRR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_SRR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_SRR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_SRR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
/* SRTS */
#define UART_SRTS_OFFSET                                   (0x8CU)
#define UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT                 (0U)
#define UART_SRTS_SHADOW_REQ_TO_SEND_MASK                  (0x1U << UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT)                 /* 0x00000001 */
/* SBCR */
#define UART_SBCR_OFFSET                                   (0x90U)
#define UART_SBCR_SHADOW_BREAK_CTRL_SHIFT                  (0U)
#define UART_SBCR_SHADOW_BREAK_CTRL_MASK                   (0x1U << UART_SBCR_SHADOW_BREAK_CTRL_SHIFT)                  /* 0x00000001 */
/* SDMAM */
#define UART_SDMAM_OFFSET                                  (0x94U)
#define UART_SDMAM_SHADOW_DMA_MODE_SHIFT                   (0U)
#define UART_SDMAM_SHADOW_DMA_MODE_MASK                    (0x1U << UART_SDMAM_SHADOW_DMA_MODE_SHIFT)                   /* 0x00000001 */
/* SFE */
#define UART_SFE_OFFSET                                    (0x98U)
#define UART_SFE_SHADOW_FIFO_EN_SHIFT                      (0U)
#define UART_SFE_SHADOW_FIFO_EN_MASK                       (0x1U << UART_SFE_SHADOW_FIFO_EN_SHIFT)                      /* 0x00000001 */
/* SRT */
#define UART_SRT_OFFSET                                    (0x9CU)
#define UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT                 (0U)
#define UART_SRT_SHADOW_RCVR_TRIGGER_MASK                  (0x3U << UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT)                 /* 0x00000003 */
/* STET */
#define UART_STET_OFFSET                                   (0xA0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT            (0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_MASK             (0x3U << UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT)            /* 0x00000003 */
/* HTX */
#define UART_HTX_OFFSET                                    (0xA4U)
#define UART_HTX_HALT_TX_EN_SHIFT                          (0U)
#define UART_HTX_HALT_TX_EN_MASK                           (0x1U << UART_HTX_HALT_TX_EN_SHIFT)                          /* 0x00000001 */
/* DMASA */
#define UART_DMASA_OFFSET                                  (0xA8U)
#define UART_DMASA_DMA_SOFTWARE_ACK_SHIFT                  (0U)
#define UART_DMASA_DMA_SOFTWARE_ACK_MASK                   (0x1U << UART_DMASA_DMA_SOFTWARE_ACK_SHIFT)                  /* 0x00000001 */
/* CPR */
#define UART_CPR_OFFSET                                    (0xF4U)
#define UART_CPR                                           (0x43FF2U)
#define UART_CPR_APB_DATA_WIDTH_SHIFT                      (0U)
#define UART_CPR_APB_DATA_WIDTH_MASK                       (0x3U << UART_CPR_APB_DATA_WIDTH_SHIFT)                      /* 0x00000003 */
#define UART_CPR_AFCE_MODE_SHIFT                           (4U)
#define UART_CPR_AFCE_MODE_MASK                            (0x1U << UART_CPR_AFCE_MODE_SHIFT)                           /* 0x00000010 */
#define UART_CPR_THRE_MODE_SHIFT                           (5U)
#define UART_CPR_THRE_MODE_MASK                            (0x1U << UART_CPR_THRE_MODE_SHIFT)                           /* 0x00000020 */
#define UART_CPR_SIR_MODE_SHIFT                            (6U)
#define UART_CPR_SIR_MODE_MASK                             (0x1U << UART_CPR_SIR_MODE_SHIFT)                            /* 0x00000040 */
#define UART_CPR_SIR_LP_MODE_SHIFT                         (7U)
#define UART_CPR_SIR_LP_MODE_MASK                          (0x1U << UART_CPR_SIR_LP_MODE_SHIFT)                         /* 0x00000080 */
#define UART_CPR_NEW_FEAT_SHIFT                            (8U)
#define UART_CPR_NEW_FEAT_MASK                             (0x1U << UART_CPR_NEW_FEAT_SHIFT)                            /* 0x00000100 */
#define UART_CPR_FIFO_ACCESS_SHIFT                         (9U)
#define UART_CPR_FIFO_ACCESS_MASK                          (0x1U << UART_CPR_FIFO_ACCESS_SHIFT)                         /* 0x00000200 */
#define UART_CPR_FIFO_STAT_SHIFT                           (10U)
#define UART_CPR_FIFO_STAT_MASK                            (0x1U << UART_CPR_FIFO_STAT_SHIFT)                           /* 0x00000400 */
#define UART_CPR_SHADOW_SHIFT                              (11U)
#define UART_CPR_SHADOW_MASK                               (0x1U << UART_CPR_SHADOW_SHIFT)                              /* 0x00000800 */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT             (12U)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MASK              (0x1U << UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT)             /* 0x00001000 */
#define UART_CPR_DMA_EXTRA_SHIFT                           (13U)
#define UART_CPR_DMA_EXTRA_MASK                            (0x1U << UART_CPR_DMA_EXTRA_SHIFT)                           /* 0x00002000 */
#define UART_CPR_FIFO_MODE_SHIFT                           (16U)
#define UART_CPR_FIFO_MODE_MASK                            (0xFFU << UART_CPR_FIFO_MODE_SHIFT)                          /* 0x00FF0000 */
/* UCV */
#define UART_UCV_OFFSET                                    (0xF8U)
#define UART_UCV                                           (0x3430322AU)
#define UART_UCV_VER_SHIFT                                 (0U)
#define UART_UCV_VER_MASK                                  (0xFFFFFFFFU << UART_UCV_VER_SHIFT)                          /* 0xFFFFFFFF */
/* CTR */
#define UART_CTR_OFFSET                                    (0xFCU)
#define UART_CTR                                           (0x44570110U)
#define UART_CTR_PERIPHERAL_ID_SHIFT                       (0U)
#define UART_CTR_PERIPHERAL_ID_MASK                        (0xFFFFFFFFU << UART_CTR_PERIPHERAL_ID_SHIFT)                /* 0xFFFFFFFF */
/******************************************GPIO******************************************/
/* SWPORT_DR_L */
#define GPIO_SWPORT_DR_L_OFFSET                            (0x0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT               (0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_MASK                (0xFFFFU << GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT)            /* 0x0000FFFF */
/* SWPORT_DR_H */
#define GPIO_SWPORT_DR_H_OFFSET                            (0x4U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT              (0U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_MASK               (0xFFFFU << GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT)           /* 0x0000FFFF */
/* SWPORT_DDR_L */
#define GPIO_SWPORT_DDR_L_OFFSET                           (0x8U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT             (0U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_MASK              (0xFFFFU << GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT)          /* 0x0000FFFF */
/* SWPORT_DDR_H */
#define GPIO_SWPORT_DDR_H_OFFSET                           (0xCU)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT            (0U)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_MASK             (0xFFFFU << GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT)         /* 0x0000FFFF */
/* INT_EN_L */
#define GPIO_INT_EN_L_OFFSET                               (0x10U)
#define GPIO_INT_EN_L_INT_EN_LOW_SHIFT                     (0U)
#define GPIO_INT_EN_L_INT_EN_LOW_MASK                      (0xFFFFU << GPIO_INT_EN_L_INT_EN_LOW_SHIFT)                  /* 0x0000FFFF */
/* INT_EN_H */
#define GPIO_INT_EN_H_OFFSET                               (0x14U)
#define GPIO_INT_EN_H_INT_EN_HIGH_SHIFT                    (0U)
#define GPIO_INT_EN_H_INT_EN_HIGH_MASK                     (0xFFFFU << GPIO_INT_EN_H_INT_EN_HIGH_SHIFT)                 /* 0x0000FFFF */
/* INT_MASK_L */
#define GPIO_INT_MASK_L_OFFSET                             (0x18U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT                 (0U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_MASK                  (0xFFFFU << GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_MASK_H */
#define GPIO_INT_MASK_H_OFFSET                             (0x1CU)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT                (0U)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_MASK                 (0xFFFFU << GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_TYPE_L */
#define GPIO_INT_TYPE_L_OFFSET                             (0x20U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT                 (0U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_MASK                  (0xFFFFU << GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_TYPE_H */
#define GPIO_INT_TYPE_H_OFFSET                             (0x24U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT                (0U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_MASK                 (0xFFFFU << GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_POLARITY_L */
#define GPIO_INT_POLARITY_L_OFFSET                         (0x28U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT         (0U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_MASK          (0xFFFFU << GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_POLARITY_H */
#define GPIO_INT_POLARITY_H_OFFSET                         (0x2CU)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT        (0U)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_MASK         (0xFFFFU << GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT)     /* 0x0000FFFF */
/* INT_BOTHEDGE_L */
#define GPIO_INT_BOTHEDGE_L_OFFSET                         (0x30U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT         (0U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_MASK          (0xFFFFU << GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_BOTHEDGE_H */
#define GPIO_INT_BOTHEDGE_H_OFFSET                         (0x34U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT        (0U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_MASK         (0xFFFFU << GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT)     /* 0x0000FFFF */
/* DEBOUNCE_L */
#define GPIO_DEBOUNCE_L_OFFSET                             (0x38U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT                 (0U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_MASK                  (0xFFFFU << GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT)              /* 0x0000FFFF */
/* DEBOUNCE_H */
#define GPIO_DEBOUNCE_H_OFFSET                             (0x3CU)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT                (0U)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_MASK                 (0xFFFFU << GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT)             /* 0x0000FFFF */
/* DBCLK_DIV_EN_L */
#define GPIO_DBCLK_DIV_EN_L_OFFSET                         (0x40U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT         (0U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_MASK          (0xFFFFU << GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT)      /* 0x0000FFFF */
/* DBCLK_DIV_EN_H */
#define GPIO_DBCLK_DIV_EN_H_OFFSET                         (0x44U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT        (0U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_MASK         (0xFFFFU << GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT)     /* 0x0000FFFF */
/* DBCLK_DIV_CON */
#define GPIO_DBCLK_DIV_CON_OFFSET                          (0x48U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT             (0U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_MASK              (0xFFFFFFU << GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT)        /* 0x00FFFFFF */
/* INT_STATUS */
#define GPIO_INT_STATUS_OFFSET                             (0x50U)
#define GPIO_INT_STATUS                                    (0x0U)
#define GPIO_INT_STATUS_INT_STATUS_SHIFT                   (0U)
#define GPIO_INT_STATUS_INT_STATUS_MASK                    (0xFFFFFFFFU << GPIO_INT_STATUS_INT_STATUS_SHIFT)            /* 0xFFFFFFFF */
/* INT_RAWSTATUS */
#define GPIO_INT_RAWSTATUS_OFFSET                          (0x58U)
#define GPIO_INT_RAWSTATUS                                 (0x0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT             (0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_MASK              (0xFFFFFFFFU << GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT)      /* 0xFFFFFFFF */
/* PORT_EOI_L */
#define GPIO_PORT_EOI_L_OFFSET                             (0x60U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT                 (0U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_MASK                  (0xFFFFU << GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT)              /* 0x0000FFFF */
/* PORT_EOI_H */
#define GPIO_PORT_EOI_H_OFFSET                             (0x64U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT                (0U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_MASK                 (0xFFFFU << GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT)             /* 0x0000FFFF */
/* EXT_PORT */
#define GPIO_EXT_PORT_OFFSET                               (0x70U)
#define GPIO_EXT_PORT                                      (0x0U)
#define GPIO_EXT_PORT_EXT_PORT_SHIFT                       (0U)
#define GPIO_EXT_PORT_EXT_PORT_MASK                        (0xFFFFFFFFU << GPIO_EXT_PORT_EXT_PORT_SHIFT)                /* 0xFFFFFFFF */
/* VER_ID */
#define GPIO_VER_ID_OFFSET                                 (0x78U)
#define GPIO_VER_ID                                        (0x10219C8U)
#define GPIO_VER_ID_VER_ID_SHIFT                           (0U)
#define GPIO_VER_ID_VER_ID_MASK                            (0xFFFFFFFFU << GPIO_VER_ID_VER_ID_SHIFT)                    /* 0xFFFFFFFF */
/* STORE_ST_L */
#define GPIO_STORE_ST_L_OFFSET                             (0x80U)
#define GPIO_STORE_ST_L_STORE_ST_L_SHIFT                   (0U)
#define GPIO_STORE_ST_L_STORE_ST_L_MASK                    (0xFFFFU << GPIO_STORE_ST_L_STORE_ST_L_SHIFT)                /* 0x0000FFFF */
/* STORE_ST_H */
#define GPIO_STORE_ST_H_OFFSET                             (0x84U)
#define GPIO_STORE_ST_H_STORE_ST_H_SHIFT                   (0U)
#define GPIO_STORE_ST_H_STORE_ST_H_MASK                    (0xFFFFU << GPIO_STORE_ST_H_STORE_ST_H_SHIFT)                /* 0x0000FFFF */
/* GPIO_REG_GROUP_L */
#define GPIO_GPIO_REG_GROUP_L_OFFSET                       (0x100U)
#define GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_SHIFT     (0U)
#define GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_MASK      (0xFFFFU << GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_SHIFT)  /* 0x0000FFFF */
/* GPIO_REG_GROUP_H */
#define GPIO_GPIO_REG_GROUP_H_OFFSET                       (0x104U)
#define GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_SHIFT    (0U)
#define GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_MASK     (0xFFFFU << GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_SHIFT) /* 0x0000FFFF */
/* GPIO_VIRTUAL_EN */
#define GPIO_GPIO_VIRTUAL_EN_OFFSET                        (0x108U)
#define GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_SHIFT         (0U)
#define GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_MASK          (0x1U << GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_SHIFT)         /* 0x00000001 */
/* GPIO_REG_GROUP1_L */
#define GPIO_GPIO_REG_GROUP1_L_OFFSET                      (0x110U)
#define GPIO_GPIO_REG_GROUP1_L_GPIO_REG_GROUP1_LOW_SHIFT   (0U)
#define GPIO_GPIO_REG_GROUP1_L_GPIO_REG_GROUP1_LOW_MASK    (0xFFFFU << GPIO_GPIO_REG_GROUP1_L_GPIO_REG_GROUP1_LOW_SHIFT) /* 0x0000FFFF */
/* GPIO_REG_GROUP1_H */
#define GPIO_GPIO_REG_GROUP1_H_OFFSET                      (0x114U)
#define GPIO_GPIO_REG_GROUP1_H_GPIO_REG_GROUP1_HIGH_SHIFT  (0U)
#define GPIO_GPIO_REG_GROUP1_H_GPIO_REG_GROUP1_HIGH_MASK   (0xFFFFU << GPIO_GPIO_REG_GROUP1_H_GPIO_REG_GROUP1_HIGH_SHIFT) /* 0x0000FFFF */
/* GPIO_REG_GROUP2_L */
#define GPIO_GPIO_REG_GROUP2_L_OFFSET                      (0x118U)
#define GPIO_GPIO_REG_GROUP2_L_GPIO_REG_GROUP2_LOW_SHIFT   (0U)
#define GPIO_GPIO_REG_GROUP2_L_GPIO_REG_GROUP2_LOW_MASK    (0xFFFFU << GPIO_GPIO_REG_GROUP2_L_GPIO_REG_GROUP2_LOW_SHIFT) /* 0x0000FFFF */
/* GPIO_REG_GROUP2_H */
#define GPIO_GPIO_REG_GROUP2_H_OFFSET                      (0x11CU)
#define GPIO_GPIO_REG_GROUP2_H_GPIO_REG_GROUP2_HIGH_SHIFT  (0U)
#define GPIO_GPIO_REG_GROUP2_H_GPIO_REG_GROUP2_HIGH_MASK   (0xFFFFU << GPIO_GPIO_REG_GROUP2_H_GPIO_REG_GROUP2_HIGH_SHIFT) /* 0x0000FFFF */
/* GPIO_REG_GROUP3_L */
#define GPIO_GPIO_REG_GROUP3_L_OFFSET                      (0x120U)
#define GPIO_GPIO_REG_GROUP3_L_GPIO_REG_GROUP3_LOW_SHIFT   (0U)
#define GPIO_GPIO_REG_GROUP3_L_GPIO_REG_GROUP3_LOW_MASK    (0xFFFFU << GPIO_GPIO_REG_GROUP3_L_GPIO_REG_GROUP3_LOW_SHIFT) /* 0x0000FFFF */
/* GPIO_REG_GROUP3_H */
#define GPIO_GPIO_REG_GROUP3_H_OFFSET                      (0x124U)
#define GPIO_GPIO_REG_GROUP3_H_GPIO_REG_GROUP3_HIGH_SHIFT  (0U)
#define GPIO_GPIO_REG_GROUP3_H_GPIO_REG_GROUP3_HIGH_MASK   (0xFFFFU << GPIO_GPIO_REG_GROUP3_H_GPIO_REG_GROUP3_HIGH_SHIFT) /* 0x0000FFFF */
/******************************************PWM*******************************************/
/* VERSION_ID */
#define PWM_VERSION_ID_OFFSET                              (0x0U)
#define PWM_VERSION_ID                                     (0x4000044U)
#define PWM_VERSION_ID_CHANNEL_NUM_SUPPORT_SHIFT           (0U)
#define PWM_VERSION_ID_CHANNEL_NUM_SUPPORT_MASK            (0xFU << PWM_VERSION_ID_CHANNEL_NUM_SUPPORT_SHIFT)           /* 0x0000000F */
#define PWM_VERSION_ID_CHANNEL_INDEX_SHIFT                 (4U)
#define PWM_VERSION_ID_CHANNEL_INDEX_MASK                  (0xFU << PWM_VERSION_ID_CHANNEL_INDEX_SHIFT)                 /* 0x000000F0 */
#define PWM_VERSION_ID_IR_TRANS_SUPPORT_SHIFT              (8U)
#define PWM_VERSION_ID_IR_TRANS_SUPPORT_MASK               (0x1U << PWM_VERSION_ID_IR_TRANS_SUPPORT_SHIFT)              /* 0x00000100 */
#define PWM_VERSION_ID_POWER_KEY_SUPPORT_SHIFT             (9U)
#define PWM_VERSION_ID_POWER_KEY_SUPPORT_MASK              (0x1U << PWM_VERSION_ID_POWER_KEY_SUPPORT_SHIFT)             /* 0x00000200 */
#define PWM_VERSION_ID_FREQ_METER_SUPPORT_SHIFT            (10U)
#define PWM_VERSION_ID_FREQ_METER_SUPPORT_MASK             (0x1U << PWM_VERSION_ID_FREQ_METER_SUPPORT_SHIFT)            /* 0x00000400 */
#define PWM_VERSION_ID_COUNTER_SUPPORT_SHIFT               (11U)
#define PWM_VERSION_ID_COUNTER_SUPPORT_MASK                (0x1U << PWM_VERSION_ID_COUNTER_SUPPORT_SHIFT)               /* 0x00000800 */
#define PWM_VERSION_ID_WAVE_SUPPORT_SHIFT                  (12U)
#define PWM_VERSION_ID_WAVE_SUPPORT_MASK                   (0x1U << PWM_VERSION_ID_WAVE_SUPPORT_SHIFT)                  /* 0x00001000 */
#define PWM_VERSION_ID_FILTER_SUPPORT_SHIFT                (13U)
#define PWM_VERSION_ID_FILTER_SUPPORT_MASK                 (0x1U << PWM_VERSION_ID_FILTER_SUPPORT_SHIFT)                /* 0x00002000 */
#define PWM_VERSION_ID_BIPHASIC_COUNTER_SUPPORT_SHIFT      (14U)
#define PWM_VERSION_ID_BIPHASIC_COUNTER_SUPPORT_MASK       (0x1U << PWM_VERSION_ID_BIPHASIC_COUNTER_SUPPORT_SHIFT)      /* 0x00004000 */
#define PWM_VERSION_ID_MINOR_VERSION_SHIFT                 (16U)
#define PWM_VERSION_ID_MINOR_VERSION_MASK                  (0xFFU << PWM_VERSION_ID_MINOR_VERSION_SHIFT)                /* 0x00FF0000 */
#define PWM_VERSION_ID_MAIN_VERSION_SHIFT                  (24U)
#define PWM_VERSION_ID_MAIN_VERSION_MASK                   (0xFFU << PWM_VERSION_ID_MAIN_VERSION_SHIFT)                 /* 0xFF000000 */
/* ENABLE */
#define PWM_ENABLE_OFFSET                                  (0x4U)
#define PWM_ENABLE_PWM_CLK_EN_SHIFT                        (0U)
#define PWM_ENABLE_PWM_CLK_EN_MASK                         (0x1U << PWM_ENABLE_PWM_CLK_EN_SHIFT)                        /* 0x00000001 */
#define PWM_ENABLE_PWM_EN_SHIFT                            (1U)
#define PWM_ENABLE_PWM_EN_MASK                             (0x1U << PWM_ENABLE_PWM_EN_SHIFT)                            /* 0x00000002 */
#define PWM_ENABLE_PWM_CTRL_UPDATE_EN_SHIFT                (2U)
#define PWM_ENABLE_PWM_CTRL_UPDATE_EN_MASK                 (0x1U << PWM_ENABLE_PWM_CTRL_UPDATE_EN_SHIFT)                /* 0x00000004 */
#define PWM_ENABLE_FORCE_CLK_EN_SHIFT                      (3U)
#define PWM_ENABLE_FORCE_CLK_EN_MASK                       (0x1U << PWM_ENABLE_FORCE_CLK_EN_SHIFT)                      /* 0x00000008 */
#define PWM_ENABLE_PWM_GLOBAL_JOIN_EN_SHIFT                (4U)
#define PWM_ENABLE_PWM_GLOBAL_JOIN_EN_MASK                 (0x1U << PWM_ENABLE_PWM_GLOBAL_JOIN_EN_SHIFT)                /* 0x00000010 */
#define PWM_ENABLE_PWM_CNT_RD_EN_SHIFT                     (5U)
#define PWM_ENABLE_PWM_CNT_RD_EN_MASK                      (0x1U << PWM_ENABLE_PWM_CNT_RD_EN_SHIFT)                     /* 0x00000020 */
/* CLK_CTRL */
#define PWM_CLK_CTRL_OFFSET                                (0x8U)
#define PWM_CLK_CTRL_PRESCALE_SHIFT                        (0U)
#define PWM_CLK_CTRL_PRESCALE_MASK                         (0x7U << PWM_CLK_CTRL_PRESCALE_SHIFT)                        /* 0x00000007 */
#define PWM_CLK_CTRL_SCALE_SHIFT                           (4U)
#define PWM_CLK_CTRL_SCALE_MASK                            (0x1FFU << PWM_CLK_CTRL_SCALE_SHIFT)                         /* 0x00001FF0 */
#define PWM_CLK_CTRL_CLK_SRC_SEL_SHIFT                     (13U)
#define PWM_CLK_CTRL_CLK_SRC_SEL_MASK                      (0x3U << PWM_CLK_CTRL_CLK_SRC_SEL_SHIFT)                     /* 0x00006000 */
#define PWM_CLK_CTRL_CLK_GLOBAL_SEL_SHIFT                  (15U)
#define PWM_CLK_CTRL_CLK_GLOBAL_SEL_MASK                   (0x1U << PWM_CLK_CTRL_CLK_GLOBAL_SEL_SHIFT)                  /* 0x00008000 */
/* CTRL */
#define PWM_CTRL_OFFSET                                    (0xCU)
#define PWM_CTRL_PWM_MODE_SHIFT                            (0U)
#define PWM_CTRL_PWM_MODE_MASK                             (0x3U << PWM_CTRL_PWM_MODE_SHIFT)                            /* 0x00000003 */
#define PWM_CTRL_DUTY_POL_SHIFT                            (2U)
#define PWM_CTRL_DUTY_POL_MASK                             (0x1U << PWM_CTRL_DUTY_POL_SHIFT)                            /* 0x00000004 */
#define PWM_CTRL_INACTIVE_POL_SHIFT                        (3U)
#define PWM_CTRL_INACTIVE_POL_MASK                         (0x1U << PWM_CTRL_INACTIVE_POL_SHIFT)                        /* 0x00000008 */
#define PWM_CTRL_OUTPUT_MODE_SHIFT                         (4U)
#define PWM_CTRL_OUTPUT_MODE_MASK                          (0x1U << PWM_CTRL_OUTPUT_MODE_SHIFT)                         /* 0x00000010 */
#define PWM_CTRL_ALIGNED_VLD_N_SHIFT                       (5U)
#define PWM_CTRL_ALIGNED_VLD_N_MASK                        (0x1U << PWM_CTRL_ALIGNED_VLD_N_SHIFT)                       /* 0x00000020 */
#define PWM_CTRL_PWM_IN_SEL_SHIFT                          (6U)
#define PWM_CTRL_PWM_IN_SEL_MASK                           (0x7U << PWM_CTRL_PWM_IN_SEL_SHIFT)                          /* 0x000001C0 */
/* PERIOD */
#define PWM_PERIOD_OFFSET                                  (0x10U)
#define PWM_PERIOD_PERIOD_SHIFT                            (0U)
#define PWM_PERIOD_PERIOD_MASK                             (0xFFFFFFFFU << PWM_PERIOD_PERIOD_SHIFT)                     /* 0xFFFFFFFF */
/* DUTY */
#define PWM_DUTY_OFFSET                                    (0x14U)
#define PWM_DUTY_DUTY_SHIFT                                (0U)
#define PWM_DUTY_DUTY_MASK                                 (0xFFFFFFFFU << PWM_DUTY_DUTY_SHIFT)                         /* 0xFFFFFFFF */
/* OFFSET */
#define PWM_OFFSET_OFFSET                                  (0x18U)
#define PWM_OFFSET_CHANNEL_OUTPUT_OFFSET_SHIFT             (0U)
#define PWM_OFFSET_CHANNEL_OUTPUT_OFFSET_MASK              (0xFFFFFFFFU << PWM_OFFSET_CHANNEL_OUTPUT_OFFSET_SHIFT)      /* 0xFFFFFFFF */
/* RPT */
#define PWM_RPT_OFFSET                                     (0x1CU)
#define PWM_RPT_RPT_FIRST_DIMENSIONAL_SHIFT                (0U)
#define PWM_RPT_RPT_FIRST_DIMENSIONAL_MASK                 (0xFFFFU << PWM_RPT_RPT_FIRST_DIMENSIONAL_SHIFT)             /* 0x0000FFFF */
#define PWM_RPT_RPT_SECOND_DIMENSIONAL_SHIFT               (16U)
#define PWM_RPT_RPT_SECOND_DIMENSIONAL_MASK                (0xFFFFU << PWM_RPT_RPT_SECOND_DIMENSIONAL_SHIFT)            /* 0xFFFF0000 */
/* FILTER_CTRL */
#define PWM_FILTER_CTRL_OFFSET                             (0x20U)
#define PWM_FILTER_CTRL_FILTER_ENABLE_SHIFT                (0U)
#define PWM_FILTER_CTRL_FILTER_ENABLE_MASK                 (0x1U << PWM_FILTER_CTRL_FILTER_ENABLE_SHIFT)                /* 0x00000001 */
#define PWM_FILTER_CTRL_FILTER_NUMBER_SHIFT                (4U)
#define PWM_FILTER_CTRL_FILTER_NUMBER_MASK                 (0x3FU << PWM_FILTER_CTRL_FILTER_NUMBER_SHIFT)               /* 0x000003F0 */
/* CNT */
#define PWM_CNT_OFFSET                                     (0x24U)
#define PWM_CNT                                            (0x0U)
#define PWM_CNT_CNT_SHIFT                                  (0U)
#define PWM_CNT_CNT_MASK                                   (0xFFFFFFFFU << PWM_CNT_CNT_SHIFT)                           /* 0xFFFFFFFF */
/* ENABLE_DELAY */
#define PWM_ENABLE_DELAY_OFFSET                            (0x28U)
#define PWM_ENABLE_DELAY_PWM_ENABLE_DELAY_SHIFT            (0U)
#define PWM_ENABLE_DELAY_PWM_ENABLE_DELAY_MASK             (0xFFFFU << PWM_ENABLE_DELAY_PWM_ENABLE_DELAY_SHIFT)         /* 0x0000FFFF */
/* HPC */
#define PWM_HPC_OFFSET                                     (0x2CU)
#define PWM_HPC_HPR_SHIFT                                  (0U)
#define PWM_HPC_HPR_MASK                                   (0xFFFFFFFFU << PWM_HPC_HPR_SHIFT)                           /* 0xFFFFFFFF */
/* LPC */
#define PWM_LPC_OFFSET                                     (0x30U)
#define PWM_LPC_LPR_SHIFT                                  (0U)
#define PWM_LPC_LPR_MASK                                   (0xFFFFFFFFU << PWM_LPC_LPR_SHIFT)                           /* 0xFFFFFFFF */
/* BIPHASIC_COUNTER_CTRL0 */
#define PWM_BIPHASIC_COUNTER_CTRL0_OFFSET                  (0x40U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_EN_SHIFT (0U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_EN_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_EN_SHIFT) /* 0x00000001 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CONTINUOUS_MODE_SHIFT (1U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CONTINUOUS_MODE_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CONTINUOUS_MODE_SHIFT) /* 0x00000002 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_SEL_SHIFT (2U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_SEL_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_SEL_SHIFT) /* 0x00000004 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE_SHIFT (3U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE_MASK (0x7U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE_SHIFT) /* 0x00000038 */
#define PWM_BIPHASIC_COUNTER_CTRL0_TIMER_CLK_SWITCH_MODE_SHIFT (6U)
#define PWM_BIPHASIC_COUNTER_CTRL0_TIMER_CLK_SWITCH_MODE_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_TIMER_CLK_SWITCH_MODE_SHIFT) /* 0x00000040 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_SYNC_EN_SHIFT (7U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_SYNC_EN_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_SYNC_EN_SHIFT) /* 0x00000080 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_FORCE_EN_SHIFT (8U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_FORCE_EN_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_CLK_FORCE_EN_SHIFT) /* 0x00000100 */
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE0_EDGE_SEL_SHIFT (9U)
#define PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE0_EDGE_SEL_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL0_BIPHASIC_COUNTER_MODE0_EDGE_SEL_SHIFT) /* 0x00000200 */
/* BIPHASIC_COUNTER_CTRL1 */
#define PWM_BIPHASIC_COUNTER_CTRL1_OFFSET                  (0x44U)
#define PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_ENABLE_SHIFT (0U)
#define PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_ENABLE_MASK (0x1U << PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_ENABLE_SHIFT) /* 0x00000001 */
#define PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_NUMBER_SHIFT (4U)
#define PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_NUMBER_MASK (0x7FU << PWM_BIPHASIC_COUNTER_CTRL1_BIPHASIC_COUNTER_FILTER_NUMBER_SHIFT) /* 0x000007F0 */
/* BIPHASIC_COUNTER_TIMER_VALUE */
#define PWM_BIPHASIC_COUNTER_TIMER_VALUE_OFFSET            (0x48U)
#define PWM_BIPHASIC_COUNTER_TIMER_VALUE_BIPHASIC_COUNTER_TIMER_VALUE_SHIFT (0U)
#define PWM_BIPHASIC_COUNTER_TIMER_VALUE_BIPHASIC_COUNTER_TIMER_VALUE_MASK (0xFFFFFFFFU << PWM_BIPHASIC_COUNTER_TIMER_VALUE_BIPHASIC_COUNTER_TIMER_VALUE_SHIFT) /* 0xFFFFFFFF */
/* BIPHASIC_COUNTER_RESULT_VALUE */
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_OFFSET           (0x4CU)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE                  (0x0U)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_BIPHASIC_COUNTE_RESULT_VALUE_SHIFT (0U)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_BIPHASIC_COUNTE_RESULT_VALUE_MASK (0xFFFFFFFFU << PWM_BIPHASIC_COUNTER_RESULT_VALUE_BIPHASIC_COUNTE_RESULT_VALUE_SHIFT) /* 0xFFFFFFFF */
/* BIPHASIC_COUNTER_RESULT_VALUE_SYNC */
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_SYNC_OFFSET      (0x50U)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_SYNC             (0x0U)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_SYNC_BIPHASIC_COUNTE_RESULT_VALUE_SYNC_SHIFT (0U)
#define PWM_BIPHASIC_COUNTER_RESULT_VALUE_SYNC_BIPHASIC_COUNTE_RESULT_VALUE_SYNC_MASK (0xFFFFFFFFU << PWM_BIPHASIC_COUNTER_RESULT_VALUE_SYNC_BIPHASIC_COUNTE_RESULT_VALUE_SYNC_SHIFT) /* 0xFFFFFFFF */
/* INTSTS */
#define PWM_INTSTS_OFFSET                                  (0x70U)
#define PWM_INTSTS_CAP_LPC_INTSTS_SHIFT                    (0U)
#define PWM_INTSTS_CAP_LPC_INTSTS_MASK                     (0x1U << PWM_INTSTS_CAP_LPC_INTSTS_SHIFT)                    /* 0x00000001 */
#define PWM_INTSTS_CAP_HPC_INTSTS_SHIFT                    (1U)
#define PWM_INTSTS_CAP_HPC_INTSTS_MASK                     (0x1U << PWM_INTSTS_CAP_HPC_INTSTS_SHIFT)                    /* 0x00000002 */
#define PWM_INTSTS_ONESHOT_END_INTSTS_SHIFT                (2U)
#define PWM_INTSTS_ONESHOT_END_INTSTS_MASK                 (0x1U << PWM_INTSTS_ONESHOT_END_INTSTS_SHIFT)                /* 0x00000004 */
#define PWM_INTSTS_RELOAD_INTSTS_SHIFT                     (3U)
#define PWM_INTSTS_RELOAD_INTSTS_MASK                      (0x1U << PWM_INTSTS_RELOAD_INTSTS_SHIFT)                     /* 0x00000008 */
#define PWM_INTSTS_FREQ_INTSTS_SHIFT                       (4U)
#define PWM_INTSTS_FREQ_INTSTS_MASK                        (0x1U << PWM_INTSTS_FREQ_INTSTS_SHIFT)                       /* 0x00000010 */
#define PWM_INTSTS_PWR_INTSTS_SHIFT                        (5U)
#define PWM_INTSTS_PWR_INTSTS_MASK                         (0x1U << PWM_INTSTS_PWR_INTSTS_SHIFT)                        /* 0x00000020 */
#define PWM_INTSTS_IT_TRANS_END_INTSTS_SHIFT               (6U)
#define PWM_INTSTS_IT_TRANS_END_INTSTS_MASK                (0x1U << PWM_INTSTS_IT_TRANS_END_INTSTS_SHIFT)               /* 0x00000040 */
#define PWM_INTSTS_WAVE_MAX_INTSTS_SHIFT                   (7U)
#define PWM_INTSTS_WAVE_MAX_INTSTS_MASK                    (0x1U << PWM_INTSTS_WAVE_MAX_INTSTS_SHIFT)                   /* 0x00000080 */
#define PWM_INTSTS_WAVE_MIDDLE_INTSTS_SHIFT                (8U)
#define PWM_INTSTS_WAVE_MIDDLE_INTSTS_MASK                 (0x1U << PWM_INTSTS_WAVE_MIDDLE_INTSTS_SHIFT)                /* 0x00000100 */
#define PWM_INTSTS_BIPHASIC_COUNTER_INTSTS_SHIFT           (9U)
#define PWM_INTSTS_BIPHASIC_COUNTER_INTSTS_MASK            (0x1U << PWM_INTSTS_BIPHASIC_COUNTER_INTSTS_SHIFT)           /* 0x00000200 */
/* INT_EN */
#define PWM_INT_EN_OFFSET                                  (0x74U)
#define PWM_INT_EN_CAP_LPR_INT_EN_SHIFT                    (0U)
#define PWM_INT_EN_CAP_LPR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CAP_LPR_INT_EN_SHIFT)                    /* 0x00000001 */
#define PWM_INT_EN_CAP_HPR_INT_EN_SHIFT                    (1U)
#define PWM_INT_EN_CAP_HPR_INT_EN_MASK                     (0x1U << PWM_INT_EN_CAP_HPR_INT_EN_SHIFT)                    /* 0x00000002 */
#define PWM_INT_EN_ONESHOT_END_INT_EN_SHIFT                (2U)
#define PWM_INT_EN_ONESHOT_END_INT_EN_MASK                 (0x1U << PWM_INT_EN_ONESHOT_END_INT_EN_SHIFT)                /* 0x00000004 */
#define PWM_INT_EN_RELOAD_INT_EN_SHIFT                     (3U)
#define PWM_INT_EN_RELOAD_INT_EN_MASK                      (0x1U << PWM_INT_EN_RELOAD_INT_EN_SHIFT)                     /* 0x00000008 */
#define PWM_INT_EN_FREQ_INT_EN_SHIFT                       (4U)
#define PWM_INT_EN_FREQ_INT_EN_MASK                        (0x1U << PWM_INT_EN_FREQ_INT_EN_SHIFT)                       /* 0x00000010 */
#define PWM_INT_EN_PWR_INT_EN_SHIFT                        (5U)
#define PWM_INT_EN_PWR_INT_EN_MASK                         (0x1U << PWM_INT_EN_PWR_INT_EN_SHIFT)                        /* 0x00000020 */
#define PWM_INT_EN_IT_TRANS_END_INT_EN_SHIFT               (6U)
#define PWM_INT_EN_IT_TRANS_END_INT_EN_MASK                (0x1U << PWM_INT_EN_IT_TRANS_END_INT_EN_SHIFT)               /* 0x00000040 */
#define PWM_INT_EN_WAVE_MAX_INT_EN_SHIFT                   (7U)
#define PWM_INT_EN_WAVE_MAX_INT_EN_MASK                    (0x1U << PWM_INT_EN_WAVE_MAX_INT_EN_SHIFT)                   /* 0x00000080 */
#define PWM_INT_EN_WAVE_MIDDLE_INT_EN_SHIFT                (8U)
#define PWM_INT_EN_WAVE_MIDDLE_INT_EN_MASK                 (0x1U << PWM_INT_EN_WAVE_MIDDLE_INT_EN_SHIFT)                /* 0x00000100 */
#define PWM_INT_EN_BIPHASIC_COUNER_INT_EN_SHIFT            (9U)
#define PWM_INT_EN_BIPHASIC_COUNER_INT_EN_MASK             (0x1U << PWM_INT_EN_BIPHASIC_COUNER_INT_EN_SHIFT)            /* 0x00000200 */
/* INT_MASK */
#define PWM_INT_MASK_OFFSET                                (0x78U)
#define PWM_INT_MASK_CAP_LPR_INT_MASK_SHIFT                (0U)
#define PWM_INT_MASK_CAP_LPR_INT_MASK_MASK                 (0x1U << PWM_INT_MASK_CAP_LPR_INT_MASK_SHIFT)                /* 0x00000001 */
#define PWM_INT_MASK_CAP_HPR_INT_MASK_SHIFT                (1U)
#define PWM_INT_MASK_CAP_HPR_INT_MASK_MASK                 (0x1U << PWM_INT_MASK_CAP_HPR_INT_MASK_SHIFT)                /* 0x00000002 */
#define PWM_INT_MASK_ONESHOT_END_MASK_SHIFT                (2U)
#define PWM_INT_MASK_ONESHOT_END_MASK_MASK                 (0x1U << PWM_INT_MASK_ONESHOT_END_MASK_SHIFT)                /* 0x00000004 */
#define PWM_INT_MASK_RELOAD_INT_MASK_SHIFT                 (3U)
#define PWM_INT_MASK_RELOAD_INT_MASK_MASK                  (0x1U << PWM_INT_MASK_RELOAD_INT_MASK_SHIFT)                 /* 0x00000008 */
#define PWM_INT_MASK_FREQ_INT_MASK_SHIFT                   (4U)
#define PWM_INT_MASK_FREQ_INT_MASK_MASK                    (0x1U << PWM_INT_MASK_FREQ_INT_MASK_SHIFT)                   /* 0x00000010 */
#define PWM_INT_MASK_PWR_INT_MASK_SHIFT                    (5U)
#define PWM_INT_MASK_PWR_INT_MASK_MASK                     (0x1U << PWM_INT_MASK_PWR_INT_MASK_SHIFT)                    /* 0x00000020 */
#define PWM_INT_MASK_IT_TRANS_END_INT_MASK_SHIFT           (6U)
#define PWM_INT_MASK_IT_TRANS_END_INT_MASK_MASK            (0x1U << PWM_INT_MASK_IT_TRANS_END_INT_MASK_SHIFT)           /* 0x00000040 */
#define PWM_INT_MASK_WAVE_MAX_INT_MASK_SHIFT               (7U)
#define PWM_INT_MASK_WAVE_MAX_INT_MASK_MASK                (0x1U << PWM_INT_MASK_WAVE_MAX_INT_MASK_SHIFT)               /* 0x00000080 */
#define PWM_INT_MASK_WAVE_MIDDLE_INT_MASK_SHIFT            (8U)
#define PWM_INT_MASK_WAVE_MIDDLE_INT_MASK_MASK             (0x1U << PWM_INT_MASK_WAVE_MIDDLE_INT_MASK_SHIFT)            /* 0x00000100 */
#define PWM_INT_MASK_BIPHASIC_COUNTER_INT_MASK_SHIFT       (9U)
#define PWM_INT_MASK_BIPHASIC_COUNTER_INT_MASK_MASK        (0x1U << PWM_INT_MASK_BIPHASIC_COUNTER_INT_MASK_SHIFT)       /* 0x00000200 */
/* WAVE_MEM_ARBITER */
#define PWM_WAVE_MEM_ARBITER_OFFSET                        (0x80U)
#define PWM_WAVE_MEM_ARBITER_WAVE_MEM_GRANT_SHIFT          (0U)
#define PWM_WAVE_MEM_ARBITER_WAVE_MEM_GRANT_MASK           (0xFFU << PWM_WAVE_MEM_ARBITER_WAVE_MEM_GRANT_SHIFT)         /* 0x000000FF */
#define PWM_WAVE_MEM_ARBITER_WAVE_MEM_READ_LOCK_SHIFT      (16U)
#define PWM_WAVE_MEM_ARBITER_WAVE_MEM_READ_LOCK_MASK       (0xFFU << PWM_WAVE_MEM_ARBITER_WAVE_MEM_READ_LOCK_SHIFT)     /* 0x00FF0000 */
/* WAVE_MEM_STATUS */
#define PWM_WAVE_MEM_STATUS_OFFSET                         (0x84U)
#define PWM_WAVE_MEM_STATUS                                (0x0U)
#define PWM_WAVE_MEM_STATUS_ACCESS_DONE_SHIFT              (0U)
#define PWM_WAVE_MEM_STATUS_ACCESS_DONE_MASK               (0x1U << PWM_WAVE_MEM_STATUS_ACCESS_DONE_SHIFT)              /* 0x00000001 */
/* WAVE_CTRL */
#define PWM_WAVE_CTRL_OFFSET                               (0x88U)
#define PWM_WAVE_CTRL_WAVE_DUTY_EN_SHIFT                   (0U)
#define PWM_WAVE_CTRL_WAVE_DUTY_EN_MASK                    (0x1U << PWM_WAVE_CTRL_WAVE_DUTY_EN_SHIFT)                   /* 0x00000001 */
#define PWM_WAVE_CTRL_WAVE_PERIOD_EN_SHIFT                 (1U)
#define PWM_WAVE_CTRL_WAVE_PERIOD_EN_MASK                  (0x1U << PWM_WAVE_CTRL_WAVE_PERIOD_EN_SHIFT)                 /* 0x00000002 */
#define PWM_WAVE_CTRL_WAVE_WIDTH_MODE_SHIFT                (2U)
#define PWM_WAVE_CTRL_WAVE_WIDTH_MODE_MASK                 (0x1U << PWM_WAVE_CTRL_WAVE_WIDTH_MODE_SHIFT)                /* 0x00000004 */
#define PWM_WAVE_CTRL_WAVE_UPDATE_MODE_SHIFT               (3U)
#define PWM_WAVE_CTRL_WAVE_UPDATE_MODE_MASK                (0x1U << PWM_WAVE_CTRL_WAVE_UPDATE_MODE_SHIFT)               /* 0x00000008 */
#define PWM_WAVE_CTRL_WAVE_MEM_CLK_SEL_SHIFT               (4U)
#define PWM_WAVE_CTRL_WAVE_MEM_CLK_SEL_MASK                (0x3U << PWM_WAVE_CTRL_WAVE_MEM_CLK_SEL_SHIFT)               /* 0x00000030 */
#define PWM_WAVE_CTRL_WAVE_DUTY_AMPLIFY_SHIFT              (6U)
#define PWM_WAVE_CTRL_WAVE_DUTY_AMPLIFY_MASK               (0x1FU << PWM_WAVE_CTRL_WAVE_DUTY_AMPLIFY_SHIFT)             /* 0x000007C0 */
#define PWM_WAVE_CTRL_WAVE_PERIOD_AMPLIFY_SHIFT            (11U)
#define PWM_WAVE_CTRL_WAVE_PERIOD_AMPLIFY_MASK             (0x1FU << PWM_WAVE_CTRL_WAVE_PERIOD_AMPLIFY_SHIFT)           /* 0x0000F800 */
/* WAVE_MAX */
#define PWM_WAVE_MAX_OFFSET                                (0x8CU)
#define PWM_WAVE_MAX_WAVE_DUTY_MAX_SHIFT                   (0U)
#define PWM_WAVE_MAX_WAVE_DUTY_MAX_MASK                    (0x3FFU << PWM_WAVE_MAX_WAVE_DUTY_MAX_SHIFT)                 /* 0x000003FF */
#define PWM_WAVE_MAX_WAVE_PERIOD_MAX_SHIFT                 (16U)
#define PWM_WAVE_MAX_WAVE_PERIOD_MAX_MASK                  (0x3FFU << PWM_WAVE_MAX_WAVE_PERIOD_MAX_SHIFT)               /* 0x03FF0000 */
/* WAVE_MIN */
#define PWM_WAVE_MIN_OFFSET                                (0x90U)
#define PWM_WAVE_MIN_WAVE_DUTY_MIN_SHIFT                   (0U)
#define PWM_WAVE_MIN_WAVE_DUTY_MIN_MASK                    (0x3FFU << PWM_WAVE_MIN_WAVE_DUTY_MIN_SHIFT)                 /* 0x000003FF */
#define PWM_WAVE_MIN_WAVE_PERIOD_MIN_SHIFT                 (16U)
#define PWM_WAVE_MIN_WAVE_PERIOD_MIN_MASK                  (0x3FFU << PWM_WAVE_MIN_WAVE_PERIOD_MIN_SHIFT)               /* 0x03FF0000 */
/* WAVE_OFFSET */
#define PWM_WAVE_OFFSET_OFFSET                             (0x94U)
#define PWM_WAVE_OFFSET_WAVE_OFFSET_SHIFT                  (0U)
#define PWM_WAVE_OFFSET_WAVE_OFFSET_MASK                   (0x3FFU << PWM_WAVE_OFFSET_WAVE_OFFSET_SHIFT)                /* 0x000003FF */
/* WAVE_MIDDLE */
#define PWM_WAVE_MIDDLE_OFFSET                             (0x98U)
#define PWM_WAVE_MIDDLE_WAVE_MIDDLE_SHIFT                  (0U)
#define PWM_WAVE_MIDDLE_WAVE_MIDDLE_MASK                   (0x3FFU << PWM_WAVE_MIDDLE_WAVE_MIDDLE_SHIFT)                /* 0x000003FF */
/* WAVE_HOLD */
#define PWM_WAVE_HOLD_OFFSET                               (0x9CU)
#define PWM_WAVE_HOLD_MAX_HOLD_SHIFT                       (0U)
#define PWM_WAVE_HOLD_MAX_HOLD_MASK                        (0xFFU << PWM_WAVE_HOLD_MAX_HOLD_SHIFT)                      /* 0x000000FF */
#define PWM_WAVE_HOLD_MIN_HOLD_SHIFT                       (8U)
#define PWM_WAVE_HOLD_MIN_HOLD_MASK                        (0xFFU << PWM_WAVE_HOLD_MIN_HOLD_SHIFT)                      /* 0x0000FF00 */
#define PWM_WAVE_HOLD_MIDDLE_HOLD_SHIFT                    (16U)
#define PWM_WAVE_HOLD_MIDDLE_HOLD_MASK                     (0xFFU << PWM_WAVE_HOLD_MIDDLE_HOLD_SHIFT)                   /* 0x00FF0000 */
/* GLOBAL_ARBITER */
#define PWM_GLOBAL_ARBITER_OFFSET                          (0xC0U)
#define PWM_GLOBAL_ARBITER_GLOBAL_GRANT_SHIFT              (0U)
#define PWM_GLOBAL_ARBITER_GLOBAL_GRANT_MASK               (0xFFU << PWM_GLOBAL_ARBITER_GLOBAL_GRANT_SHIFT)             /* 0x000000FF */
#define PWM_GLOBAL_ARBITER_GLOBAL_READ_LOCK_SHIFT          (16U)
#define PWM_GLOBAL_ARBITER_GLOBAL_READ_LOCK_MASK           (0xFFU << PWM_GLOBAL_ARBITER_GLOBAL_READ_LOCK_SHIFT)         /* 0x00FF0000 */
/* GLOBAL_CTRL */
#define PWM_GLOBAL_CTRL_OFFSET                             (0xC4U)
#define PWM_GLOBAL_CTRL_GLOBAL_PWM_EN_SHIFT                (0U)
#define PWM_GLOBAL_CTRL_GLOBAL_PWM_EN_MASK                 (0x1U << PWM_GLOBAL_CTRL_GLOBAL_PWM_EN_SHIFT)                /* 0x00000001 */
#define PWM_GLOBAL_CTRL_GLOBAL_PWM_CTRL_UPDATE_EN_SHIFT    (1U)
#define PWM_GLOBAL_CTRL_GLOBAL_PWM_CTRL_UPDATE_EN_MASK     (0x1U << PWM_GLOBAL_CTRL_GLOBAL_PWM_CTRL_UPDATE_EN_SHIFT)    /* 0x00000002 */
/* PWRMATCH_ARBITER */
#define PWM_PWRMATCH_ARBITER_OFFSET                        (0x100U)
#define PWM_PWRMATCH_ARBITER_PWRKEY_GRANT_SHIFT            (0U)
#define PWM_PWRMATCH_ARBITER_PWRKEY_GRANT_MASK             (0xFFU << PWM_PWRMATCH_ARBITER_PWRKEY_GRANT_SHIFT)           /* 0x000000FF */
#define PWM_PWRMATCH_ARBITER_PWRKEY_READ_LOCK_SHIFT        (16U)
#define PWM_PWRMATCH_ARBITER_PWRKEY_READ_LOCK_MASK         (0xFFU << PWM_PWRMATCH_ARBITER_PWRKEY_READ_LOCK_SHIFT)       /* 0x00FF0000 */
/* PWRMATCH_CTRL */
#define PWM_PWRMATCH_CTRL_OFFSET                           (0x104U)
#define PWM_PWRMATCH_CTRL_PWRKEY_ENABLE_SHIFT              (0U)
#define PWM_PWRMATCH_CTRL_PWRKEY_ENABLE_MASK               (0x1U << PWM_PWRMATCH_CTRL_PWRKEY_ENABLE_SHIFT)              /* 0x00000001 */
#define PWM_PWRMATCH_CTRL_PWRKEY_POLARITY_SHIFT            (1U)
#define PWM_PWRMATCH_CTRL_PWRKEY_POLARITY_MASK             (0x1U << PWM_PWRMATCH_CTRL_PWRKEY_POLARITY_SHIFT)            /* 0x00000002 */
#define PWM_PWRMATCH_CTRL_PWRKEY_CAPTURE_CTRL_SHIFT        (2U)
#define PWM_PWRMATCH_CTRL_PWRKEY_CAPTURE_CTRL_MASK         (0x1U << PWM_PWRMATCH_CTRL_PWRKEY_CAPTURE_CTRL_SHIFT)        /* 0x00000004 */
#define PWM_PWRMATCH_CTRL_PWRKEY_INT_CTRL_SHIFT            (3U)
#define PWM_PWRMATCH_CTRL_PWRKEY_INT_CTRL_MASK             (0x1U << PWM_PWRMATCH_CTRL_PWRKEY_INT_CTRL_SHIFT)            /* 0x00000008 */
/* PWRMATCH_LPRE */
#define PWM_PWRMATCH_LPRE_OFFSET                           (0x108U)
#define PWM_PWRMATCH_LPRE_CNT_MIN_SHIFT                    (0U)
#define PWM_PWRMATCH_LPRE_CNT_MIN_MASK                     (0xFFFFU << PWM_PWRMATCH_LPRE_CNT_MIN_SHIFT)                 /* 0x0000FFFF */
#define PWM_PWRMATCH_LPRE_CNT_MAX_SHIFT                    (16U)
#define PWM_PWRMATCH_LPRE_CNT_MAX_MASK                     (0xFFFFU << PWM_PWRMATCH_LPRE_CNT_MAX_SHIFT)                 /* 0xFFFF0000 */
/* PWRMATCH_HPRE */
#define PWM_PWRMATCH_HPRE_OFFSET                           (0x10CU)
#define PWM_PWRMATCH_HPRE_CNT_MIN_SHIFT                    (0U)
#define PWM_PWRMATCH_HPRE_CNT_MIN_MASK                     (0xFFFFU << PWM_PWRMATCH_HPRE_CNT_MIN_SHIFT)                 /* 0x0000FFFF */
#define PWM_PWRMATCH_HPRE_CNT_MAX_SHIFT                    (16U)
#define PWM_PWRMATCH_HPRE_CNT_MAX_MASK                     (0xFFFFU << PWM_PWRMATCH_HPRE_CNT_MAX_SHIFT)                 /* 0xFFFF0000 */
/* PWRMATCH_LD */
#define PWM_PWRMATCH_LD_OFFSET                             (0x110U)
#define PWM_PWRMATCH_LD_CNT_MIN_SHIFT                      (0U)
#define PWM_PWRMATCH_LD_CNT_MIN_MASK                       (0xFFFFU << PWM_PWRMATCH_LD_CNT_MIN_SHIFT)                   /* 0x0000FFFF */
#define PWM_PWRMATCH_LD_CNT_MAX_SHIFT                      (16U)
#define PWM_PWRMATCH_LD_CNT_MAX_MASK                       (0xFFFFU << PWM_PWRMATCH_LD_CNT_MAX_SHIFT)                   /* 0xFFFF0000 */
/* PWRMATCH_HD_ZERO */
#define PWM_PWRMATCH_HD_ZERO_OFFSET                        (0x114U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MIN_SHIFT                 (0U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MIN_MASK                  (0xFFFFU << PWM_PWRMATCH_HD_ZERO_CNT_MIN_SHIFT)              /* 0x0000FFFF */
#define PWM_PWRMATCH_HD_ZERO_CNT_MAX_SHIFT                 (16U)
#define PWM_PWRMATCH_HD_ZERO_CNT_MAX_MASK                  (0xFFFFU << PWM_PWRMATCH_HD_ZERO_CNT_MAX_SHIFT)              /* 0xFFFF0000 */
/* PWRMATCH_HD_ONE */
#define PWM_PWRMATCH_HD_ONE_OFFSET                         (0x118U)
#define PWM_PWRMATCH_HD_ONE_CNT_MIN_SHIFT                  (0U)
#define PWM_PWRMATCH_HD_ONE_CNT_MIN_MASK                   (0xFFFFU << PWM_PWRMATCH_HD_ONE_CNT_MIN_SHIFT)               /* 0x0000FFFF */
#define PWM_PWRMATCH_HD_ONE_CNT_MAX_SHIFT                  (16U)
#define PWM_PWRMATCH_HD_ONE_CNT_MAX_MASK                   (0xFFFFU << PWM_PWRMATCH_HD_ONE_CNT_MAX_SHIFT)               /* 0xFFFF0000 */
/* PWRMATCH_VALUE0 */
#define PWM_PWRMATCH_VALUE0_OFFSET                         (0x11CU)
#define PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE0_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE0_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE0_PWRKEY_MATCH_VALUE0_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE1 */
#define PWM_PWRMATCH_VALUE1_OFFSET                         (0x120U)
#define PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE1_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE1_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE1_PWRKEY_MATCH_VALUE1_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE2 */
#define PWM_PWRMATCH_VALUE2_OFFSET                         (0x124U)
#define PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE2_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE2_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE2_PWRKEY_MATCH_VALUE2_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE3 */
#define PWM_PWRMATCH_VALUE3_OFFSET                         (0x128U)
#define PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE3_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE3_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE3_PWRKEY_MATCH_VALUE3_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE4 */
#define PWM_PWRMATCH_VALUE4_OFFSET                         (0x12CU)
#define PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE4_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE4_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE4_PWRKEY_MATCH_VALUE4_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE5 */
#define PWM_PWRMATCH_VALUE5_OFFSET                         (0x130U)
#define PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE5_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE5_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE5_PWRKEY_MATCH_VALUE5_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE6 */
#define PWM_PWRMATCH_VALUE6_OFFSET                         (0x134U)
#define PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE6_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE6_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE6_PWRKEY_MATCH_VALUE6_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE7 */
#define PWM_PWRMATCH_VALUE7_OFFSET                         (0x138U)
#define PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE7_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE7_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE7_PWRKEY_MATCH_VALUE7_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE8 */
#define PWM_PWRMATCH_VALUE8_OFFSET                         (0x13CU)
#define PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE8_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE8_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE8_PWRKEY_MATCH_VALUE8_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE9 */
#define PWM_PWRMATCH_VALUE9_OFFSET                         (0x140U)
#define PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE9_SHIFT      (0U)
#define PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE9_MASK       (0xFFFFFFFFU << PWM_PWRMATCH_VALUE9_PWRKEY_MATCH_VALUE9_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE10 */
#define PWM_PWRMATCH_VALUE10_OFFSET                        (0x144U)
#define PWM_PWRMATCH_VALUE10_PWRKEY_MATCH_VALUE10_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE10_PWRKEY_MATCH_VALUE10_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE10_PWRKEY_MATCH_VALUE10_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE11 */
#define PWM_PWRMATCH_VALUE11_OFFSET                        (0x148U)
#define PWM_PWRMATCH_VALUE11_PWRKEY_MATCH_VALUE11_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE11_PWRKEY_MATCH_VALUE11_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE11_PWRKEY_MATCH_VALUE11_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE12 */
#define PWM_PWRMATCH_VALUE12_OFFSET                        (0x14CU)
#define PWM_PWRMATCH_VALUE12_PWRKEY_MATCH_VALUE12_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE12_PWRKEY_MATCH_VALUE12_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE12_PWRKEY_MATCH_VALUE12_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE13 */
#define PWM_PWRMATCH_VALUE13_OFFSET                        (0x150U)
#define PWM_PWRMATCH_VALUE13_PWRKEY_MATCH_VALUE13_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE13_PWRKEY_MATCH_VALUE13_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE13_PWRKEY_MATCH_VALUE13_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE14 */
#define PWM_PWRMATCH_VALUE14_OFFSET                        (0x154U)
#define PWM_PWRMATCH_VALUE14_PWRKEY_MATCH_VALUE14_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE14_PWRKEY_MATCH_VALUE14_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE14_PWRKEY_MATCH_VALUE14_SHIFT) /* 0xFFFFFFFF */
/* PWRMATCH_VALUE15 */
#define PWM_PWRMATCH_VALUE15_OFFSET                        (0x158U)
#define PWM_PWRMATCH_VALUE15_PWRKEY_MATCH_VALUE15_SHIFT    (0U)
#define PWM_PWRMATCH_VALUE15_PWRKEY_MATCH_VALUE15_MASK     (0xFFFFFFFFU << PWM_PWRMATCH_VALUE15_PWRKEY_MATCH_VALUE15_SHIFT) /* 0xFFFFFFFF */
/* PWRCAPTURE_VALUE */
#define PWM_PWRCAPTURE_VALUE_OFFSET                        (0x15CU)
#define PWM_PWRCAPTURE_VALUE                               (0x0U)
#define PWM_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_SHIFT    (0U)
#define PWM_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_MASK     (0xFFFFFFFFU << PWM_PWRCAPTURE_VALUE_PWRKEY_CAPTURE_VALUE_SHIFT) /* 0xFFFFFFFF */
/* IR_TRANS_ARBITER */
#define PWM_IR_TRANS_ARBITER_OFFSET                        (0x180U)
#define PWM_IR_TRANS_ARBITER_IR_TRANS_GRANT_SHIFT          (0U)
#define PWM_IR_TRANS_ARBITER_IR_TRANS_GRANT_MASK           (0xFFU << PWM_IR_TRANS_ARBITER_IR_TRANS_GRANT_SHIFT)         /* 0x000000FF */
#define PWM_IR_TRANS_ARBITER_IT_TRANS_READ_LOCK_SHIFT      (16U)
#define PWM_IR_TRANS_ARBITER_IT_TRANS_READ_LOCK_MASK       (0xFFU << PWM_IR_TRANS_ARBITER_IT_TRANS_READ_LOCK_SHIFT)     /* 0x00FF0000 */
/* IR_TRANS_CTRL0 */
#define PWM_IR_TRANS_CTRL0_OFFSET                          (0x184U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_OUT_ENABLE_SHIFT       (0U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_OUT_ENABLE_MASK        (0x1U << PWM_IR_TRANS_CTRL0_IR_TRANS_OUT_ENABLE_SHIFT)       /* 0x00000001 */
#define PWM_IR_TRANS_CTRL0_IR_TRANS_DUTY_POL_SHIFT         (1U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_DUTY_POL_MASK          (0x1U << PWM_IR_TRANS_CTRL0_IR_TRANS_DUTY_POL_SHIFT)         /* 0x00000002 */
#define PWM_IR_TRANS_CTRL0_IT_TRANS_INACTIVE_POL_SHIFT     (2U)
#define PWM_IR_TRANS_CTRL0_IT_TRANS_INACTIVE_POL_MASK      (0x1U << PWM_IR_TRANS_CTRL0_IT_TRANS_INACTIVE_POL_SHIFT)     /* 0x00000004 */
#define PWM_IR_TRANS_CTRL0_IT_TRANS_MODE_SHIFT             (3U)
#define PWM_IR_TRANS_CTRL0_IT_TRANS_MODE_MASK              (0x1U << PWM_IR_TRANS_CTRL0_IT_TRANS_MODE_SHIFT)             /* 0x00000008 */
#define PWM_IR_TRANS_CTRL0_IR_TRANS_FORMAT_SHIFT           (4U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_FORMAT_MASK            (0xFU << PWM_IR_TRANS_CTRL0_IR_TRANS_FORMAT_SHIFT)           /* 0x000000F0 */
#define PWM_IR_TRANS_CTRL0_IR_TRANS_LENGTH_WITHIN_ONE_FRAME_SHIFT (8U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_LENGTH_WITHIN_ONE_FRAME_MASK (0x1FU << PWM_IR_TRANS_CTRL0_IR_TRANS_LENGTH_WITHIN_ONE_FRAME_SHIFT) /* 0x00001F00 */
#define PWM_IR_TRANS_CTRL0_IR_TRANS_CLK_EN_FORCE_SHIFT     (13U)
#define PWM_IR_TRANS_CTRL0_IR_TRANS_CLK_EN_FORCE_MASK      (0x1U << PWM_IR_TRANS_CTRL0_IR_TRANS_CLK_EN_FORCE_SHIFT)     /* 0x00002000 */
/* IR_TRANS_CTRL1 */
#define PWM_IR_TRANS_CTRL1_OFFSET                          (0x188U)
#define PWM_IR_TRANS_CTRL1_IR_TRANS_RPT_SHIFT              (0U)
#define PWM_IR_TRANS_CTRL1_IR_TRANS_RPT_MASK               (0xFFFFU << PWM_IR_TRANS_CTRL1_IR_TRANS_RPT_SHIFT)           /* 0x0000FFFF */
/* IR_TRANS_PRE */
#define PWM_IR_TRANS_PRE_OFFSET                            (0x18CU)
#define PWM_IR_TRANS_PRE_IR_TRANS_OUT_LOW_PRELOAD_SHIFT    (0U)
#define PWM_IR_TRANS_PRE_IR_TRANS_OUT_LOW_PRELOAD_MASK     (0xFFFFU << PWM_IR_TRANS_PRE_IR_TRANS_OUT_LOW_PRELOAD_SHIFT) /* 0x0000FFFF */
#define PWM_IR_TRANS_PRE_IR_TRANS_OUT_HIGH_PRELOAD_SHIFT   (16U)
#define PWM_IR_TRANS_PRE_IR_TRANS_OUT_HIGH_PRELOAD_MASK    (0xFFFFU << PWM_IR_TRANS_PRE_IR_TRANS_OUT_HIGH_PRELOAD_SHIFT) /* 0xFFFF0000 */
/* IR_TRANS_SPRE */
#define PWM_IR_TRANS_SPRE_OFFSET                           (0x190U)
#define PWM_IR_TRANS_SPRE_IR_TRANS_OUT_LOW_SIMPLE_PRELOAD_SHIFT (0U)
#define PWM_IR_TRANS_SPRE_IR_TRANS_OUT_LOW_SIMPLE_PRELOAD_MASK (0xFFFFU << PWM_IR_TRANS_SPRE_IR_TRANS_OUT_LOW_SIMPLE_PRELOAD_SHIFT) /* 0x0000FFFF */
/* IR_TRANS_LD */
#define PWM_IR_TRANS_LD_OFFSET                             (0x194U)
#define PWM_IR_TRANS_LD_IR_TRANS_OUT_DATA_LOW_PERIOD_SHIFT (0U)
#define PWM_IR_TRANS_LD_IR_TRANS_OUT_DATA_LOW_PERIOD_MASK  (0xFFFFU << PWM_IR_TRANS_LD_IR_TRANS_OUT_DATA_LOW_PERIOD_SHIFT) /* 0x0000FFFF */
/* IR_TRANS_HD */
#define PWM_IR_TRANS_HD_OFFSET                             (0x198U)
#define PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ZERO_SHIFT (0U)
#define PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ZERO_MASK (0xFFFFU << PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ZERO_SHIFT) /* 0x0000FFFF */
#define PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ONE_SHIFT (16U)
#define PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ONE_MASK (0xFFFFU << PWM_IR_TRANS_HD_IR_TRANS_OUT_HIGH_PERIOD_FOR_ONE_SHIFT) /* 0xFFFF0000 */
/* IR_TRANS_BURST_FRAME */
#define PWM_IR_TRANS_BURST_FRAME_OFFSET                    (0x19CU)
#define PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_FRAME_PERIOD_SHIFT (0U)
#define PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_FRAME_PERIOD_MASK (0x3FFFFU << PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_FRAME_PERIOD_SHIFT) /* 0x0003FFFF */
#define PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_BURST_PERIOD_SHIFT (20U)
#define PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_BURST_PERIOD_MASK (0x3FFU << PWM_IR_TRANS_BURST_FRAME_IR_TRANS_OUT_BURST_PERIOD_SHIFT) /* 0x3FF00000 */
/* IR_TRANS_DATA_VALUE */
#define PWM_IR_TRANS_DATA_VALUE_OFFSET                     (0x1A0U)
#define PWM_IR_TRANS_DATA_VALUE_IR_TRANS_OUT_VALUE_SHIFT   (0U)
#define PWM_IR_TRANS_DATA_VALUE_IR_TRANS_OUT_VALUE_MASK    (0xFFFFFFFFU << PWM_IR_TRANS_DATA_VALUE_IR_TRANS_OUT_VALUE_SHIFT) /* 0xFFFFFFFF */
/* IR_TRANS_STATUS */
#define PWM_IR_TRANS_STATUS_OFFSET                         (0x1A4U)
#define PWM_IR_TRANS_STATUS                                (0x1U)
#define PWM_IR_TRANS_STATUS_IR_STATE_IDLE_SHIFT            (0U)
#define PWM_IR_TRANS_STATUS_IR_STATE_IDLE_MASK             (0x1U << PWM_IR_TRANS_STATUS_IR_STATE_IDLE_SHIFT)            /* 0x00000001 */
/* FREQ_ARBITER */
#define PWM_FREQ_ARBITER_OFFSET                            (0x1C0U)
#define PWM_FREQ_ARBITER_FREQ_GRANT_SHIFT                  (0U)
#define PWM_FREQ_ARBITER_FREQ_GRANT_MASK                   (0xFFU << PWM_FREQ_ARBITER_FREQ_GRANT_SHIFT)                 /* 0x000000FF */
#define PWM_FREQ_ARBITER_FREQ_READ_LOCK_SHIFT              (16U)
#define PWM_FREQ_ARBITER_FREQ_READ_LOCK_MASK               (0xFFU << PWM_FREQ_ARBITER_FREQ_READ_LOCK_SHIFT)             /* 0x00FF0000 */
/* FREQ_CTRL */
#define PWM_FREQ_CTRL_OFFSET                               (0x1C4U)
#define PWM_FREQ_CTRL_FREQ_EN_SHIFT                        (0U)
#define PWM_FREQ_CTRL_FREQ_EN_MASK                         (0x1U << PWM_FREQ_CTRL_FREQ_EN_SHIFT)                        /* 0x00000001 */
#define PWM_FREQ_CTRL_FREQ_CLK_SEL_SHIFT                   (1U)
#define PWM_FREQ_CTRL_FREQ_CLK_SEL_MASK                    (0x1U << PWM_FREQ_CTRL_FREQ_CLK_SEL_SHIFT)                   /* 0x00000002 */
#define PWM_FREQ_CTRL_FREQ_CHANNEL_SEL_SHIFT               (3U)
#define PWM_FREQ_CTRL_FREQ_CHANNEL_SEL_MASK                (0x7U << PWM_FREQ_CTRL_FREQ_CHANNEL_SEL_SHIFT)               /* 0x00000038 */
#define PWM_FREQ_CTRL_FREQ_TIMER_CLK_SWITCH_MODE_SHIFT     (6U)
#define PWM_FREQ_CTRL_FREQ_TIMER_CLK_SWITCH_MODE_MASK      (0x1U << PWM_FREQ_CTRL_FREQ_TIMER_CLK_SWITCH_MODE_SHIFT)     /* 0x00000040 */
#define PWM_FREQ_CTRL_FREQ_TIMER_CLK_SEL_SHIFT             (7U)
#define PWM_FREQ_CTRL_FREQ_TIMER_CLK_SEL_MASK              (0x1U << PWM_FREQ_CTRL_FREQ_TIMER_CLK_SEL_SHIFT)             /* 0x00000080 */
/* FREQ_TIMER_VALUE */
#define PWM_FREQ_TIMER_VALUE_OFFSET                        (0x1C8U)
#define PWM_FREQ_TIMER_VALUE_FREQ_TIMER_VALUE_SHIFT        (0U)
#define PWM_FREQ_TIMER_VALUE_FREQ_TIMER_VALUE_MASK         (0xFFFFFFFFU << PWM_FREQ_TIMER_VALUE_FREQ_TIMER_VALUE_SHIFT) /* 0xFFFFFFFF */
/* FREQ_RESULT_VALUE */
#define PWM_FREQ_RESULT_VALUE_OFFSET                       (0x1CCU)
#define PWM_FREQ_RESULT_VALUE_FREQ_RESULT_VALUE_SHIFT      (0U)
#define PWM_FREQ_RESULT_VALUE_FREQ_RESULT_VALUE_MASK       (0xFFFFFFFFU << PWM_FREQ_RESULT_VALUE_FREQ_RESULT_VALUE_SHIFT) /* 0xFFFFFFFF */
/* COUNTER_ARBITER */
#define PWM_COUNTER_ARBITER_OFFSET                         (0x200U)
#define PWM_COUNTER_ARBITER_COUNTER_GRANT_SHIFT            (0U)
#define PWM_COUNTER_ARBITER_COUNTER_GRANT_MASK             (0xFFU << PWM_COUNTER_ARBITER_COUNTER_GRANT_SHIFT)           /* 0x000000FF */
#define PWM_COUNTER_ARBITER_COUNTER_READ_LOCK_SHIFT        (16U)
#define PWM_COUNTER_ARBITER_COUNTER_READ_LOCK_MASK         (0xFFU << PWM_COUNTER_ARBITER_COUNTER_READ_LOCK_SHIFT)       /* 0x00FF0000 */
/* COUNTER_CTRL */
#define PWM_COUNTER_CTRL_OFFSET                            (0x204U)
#define PWM_COUNTER_CTRL_COUNTER_EN_SHIFT                  (0U)
#define PWM_COUNTER_CTRL_COUNTER_EN_MASK                   (0x1U << PWM_COUNTER_CTRL_COUNTER_EN_SHIFT)                  /* 0x00000001 */
#define PWM_COUNTER_CTRL_COUNTER_CLK_SEL_SHIFT             (1U)
#define PWM_COUNTER_CTRL_COUNTER_CLK_SEL_MASK              (0x3U << PWM_COUNTER_CTRL_COUNTER_CLK_SEL_SHIFT)             /* 0x00000006 */
#define PWM_COUNTER_CTRL_COUNTER_CHANNEL_SEL_SHIFT         (3U)
#define PWM_COUNTER_CTRL_COUNTER_CHANNEL_SEL_MASK          (0x7U << PWM_COUNTER_CTRL_COUNTER_CHANNEL_SEL_SHIFT)         /* 0x00000038 */
#define PWM_COUNTER_CTRL_COUNTER_CLR_SHIFT                 (6U)
#define PWM_COUNTER_CTRL_COUNTER_CLR_MASK                  (0x1U << PWM_COUNTER_CTRL_COUNTER_CLR_SHIFT)                 /* 0x00000040 */
/* COUNTER_LOW */
#define PWM_COUNTER_LOW_OFFSET                             (0x208U)
#define PWM_COUNTER_LOW                                    (0x0U)
#define PWM_COUNTER_LOW_COUNTER_LOW_BITS_SHIFT             (0U)
#define PWM_COUNTER_LOW_COUNTER_LOW_BITS_MASK              (0xFFFFFFFFU << PWM_COUNTER_LOW_COUNTER_LOW_BITS_SHIFT)      /* 0xFFFFFFFF */
/* COUNTER_HIGH */
#define PWM_COUNTER_HIGH_OFFSET                            (0x20CU)
#define PWM_COUNTER_HIGH                                   (0x0U)
#define PWM_COUNTER_HIGH_COUNTER_HIGH_BITS_SHIFT           (0U)
#define PWM_COUNTER_HIGH_COUNTER_HIGH_BITS_MASK            (0xFFFFFFFFU << PWM_COUNTER_HIGH_COUNTER_HIGH_BITS_SHIFT)    /* 0xFFFFFFFF */
/* WAVE_MEM */
#define PWM_WAVE_MEM_OFFSET                                (0x400U)
#define PWM_WAVE_MEM_WAVE_MEM_BASE_ADDRESS_SHIFT           (0U)
#define PWM_WAVE_MEM_WAVE_MEM_BASE_ADDRESS_MASK            (0xFFFFU << PWM_WAVE_MEM_WAVE_MEM_BASE_ADDRESS_SHIFT)        /* 0x0000FFFF */
/******************************************PDM*******************************************/
/* SYSCONFIG */
#define PDM_SYSCONFIG_OFFSET                               (0x0U)
#define PDM_SYSCONFIG_RX_CLR_SHIFT                         (0U)
#define PDM_SYSCONFIG_RX_CLR_MASK                          (0x1U << PDM_SYSCONFIG_RX_CLR_SHIFT)                         /* 0x00000001 */
#define PDM_SYSCONFIG_MEM_GATE_EN_SHIFT                    (1U)
#define PDM_SYSCONFIG_MEM_GATE_EN_MASK                     (0x1U << PDM_SYSCONFIG_MEM_GATE_EN_SHIFT)                    /* 0x00000002 */
#define PDM_SYSCONFIG_RX_START_SHIFT                       (2U)
#define PDM_SYSCONFIG_RX_START_MASK                        (0x1U << PDM_SYSCONFIG_RX_START_SHIFT)                       /* 0x00000004 */
#define PDM_SYSCONFIG_NUM_START_SHIFT                      (3U)
#define PDM_SYSCONFIG_NUM_START_MASK                       (0x1U << PDM_SYSCONFIG_NUM_START_SHIFT)                      /* 0x00000008 */
#define PDM_SYSCONFIG_FILTER_GATE_EN_SHIFT                 (4U)
#define PDM_SYSCONFIG_FILTER_GATE_EN_MASK                  (0x1U << PDM_SYSCONFIG_FILTER_GATE_EN_SHIFT)                 /* 0x00000010 */
/* CTRL */
#define PDM_CTRL_OFFSET                                    (0x4U)
#define PDM_CTRL_DATA_VLD_WIDTH_SHIFT                      (0U)
#define PDM_CTRL_DATA_VLD_WIDTH_MASK                       (0x1FU << PDM_CTRL_DATA_VLD_WIDTH_SHIFT)                     /* 0x0000001F */
#define PDM_CTRL_MONO_PATH_ENABLE_SHIFT                    (5U)
#define PDM_CTRL_MONO_PATH_ENABLE_MASK                     (0x1U << PDM_CTRL_MONO_PATH_ENABLE_SHIFT)                    /* 0x00000020 */
#define PDM_CTRL_HWT_EN_SHIFT                              (6U)
#define PDM_CTRL_HWT_EN_MASK                               (0x1U << PDM_CTRL_HWT_EN_SHIFT)                              /* 0x00000040 */
#define PDM_CTRL_PATH0_EN_SHIFT                            (7U)
#define PDM_CTRL_PATH0_EN_MASK                             (0x1U << PDM_CTRL_PATH0_EN_SHIFT)                            /* 0x00000080 */
#define PDM_CTRL_PATH1_EN_SHIFT                            (8U)
#define PDM_CTRL_PATH1_EN_MASK                             (0x1U << PDM_CTRL_PATH1_EN_SHIFT)                            /* 0x00000100 */
#define PDM_CTRL_PATH2_EN_SHIFT                            (9U)
#define PDM_CTRL_PATH2_EN_MASK                             (0x1U << PDM_CTRL_PATH2_EN_SHIFT)                            /* 0x00000200 */
#define PDM_CTRL_PATH3_EN_SHIFT                            (10U)
#define PDM_CTRL_PATH3_EN_MASK                             (0x1U << PDM_CTRL_PATH3_EN_SHIFT)                            /* 0x00000400 */
#define PDM_CTRL_SJM_SEL_SHIFT                             (11U)
#define PDM_CTRL_SJM_SEL_MASK                              (0x1U << PDM_CTRL_SJM_SEL_SHIFT)                             /* 0x00000800 */
#define PDM_CTRL_PDM_CH_EX_SHIFT                           (12U)
#define PDM_CTRL_PDM_CH_EX_MASK                            (0x1U << PDM_CTRL_PDM_CH_EX_SHIFT)                           /* 0x00001000 */
#define PDM_CTRL_RX_PATH_SELECT0_SHIFT                     (13U)
#define PDM_CTRL_RX_PATH_SELECT0_MASK                      (0x3U << PDM_CTRL_RX_PATH_SELECT0_SHIFT)                     /* 0x00006000 */
#define PDM_CTRL_RX_PATH_SELECT1_SHIFT                     (15U)
#define PDM_CTRL_RX_PATH_SELECT1_MASK                      (0x3U << PDM_CTRL_RX_PATH_SELECT1_SHIFT)                     /* 0x00018000 */
#define PDM_CTRL_RX_PATH_SELECT2_SHIFT                     (17U)
#define PDM_CTRL_RX_PATH_SELECT2_MASK                      (0x3U << PDM_CTRL_RX_PATH_SELECT2_SHIFT)                     /* 0x00060000 */
#define PDM_CTRL_RX_PATH_SELECT3_SHIFT                     (19U)
#define PDM_CTRL_RX_PATH_SELECT3_MASK                      (0x3U << PDM_CTRL_RX_PATH_SELECT3_SHIFT)                     /* 0x00180000 */
#define PDM_CTRL_SPLIT_EN_SHIFT                            (21U)
#define PDM_CTRL_SPLIT_EN_MASK                             (0x1U << PDM_CTRL_SPLIT_EN_SHIFT)                            /* 0x00200000 */
#define PDM_CTRL_PATH_MODE_SELECT_SHIFT                    (22U)
#define PDM_CTRL_PATH_MODE_SELECT_MASK                     (0x3U << PDM_CTRL_PATH_MODE_SELECT_SHIFT)                    /* 0x00C00000 */
#define PDM_CTRL_PATH0_CH_SEL_SHIFT                        (24U)
#define PDM_CTRL_PATH0_CH_SEL_MASK                         (0x7U << PDM_CTRL_PATH0_CH_SEL_SHIFT)                        /* 0x07000000 */
#define PDM_CTRL_PATH1_CH_SEL_SHIFT                        (27U)
#define PDM_CTRL_PATH1_CH_SEL_MASK                         (0x7U << PDM_CTRL_PATH1_CH_SEL_SHIFT)                        /* 0x38000000 */
/* FILTER_CTRL */
#define PDM_FILTER_CTRL_OFFSET                             (0x8U)
#define PDM_FILTER_CTRL_FILTER_EN_SHIFT                    (0U)
#define PDM_FILTER_CTRL_FILTER_EN_MASK                     (0x1U << PDM_FILTER_CTRL_FILTER_EN_SHIFT)                    /* 0x00000001 */
#define PDM_FILTER_CTRL_CIC_VALUE_SHIFT                    (1U)
#define PDM_FILTER_CTRL_CIC_VALUE_MASK                     (0x1FFU << PDM_FILTER_CTRL_CIC_VALUE_SHIFT)                  /* 0x000003FE */
#define PDM_FILTER_CTRL_CIC_SCALE_SHIFT                    (10U)
#define PDM_FILTER_CTRL_CIC_SCALE_MASK                     (0x7FU << PDM_FILTER_CTRL_CIC_SCALE_SHIFT)                   /* 0x0001FC00 */
#define PDM_FILTER_CTRL_SIG_SCALE_MODE_SHIFT               (17U)
#define PDM_FILTER_CTRL_SIG_SCALE_MODE_MASK                (0x1U << PDM_FILTER_CTRL_SIG_SCALE_MODE_SHIFT)               /* 0x00020000 */
#define PDM_FILTER_CTRL_FIR_COM_BPS_SHIFT                  (18U)
#define PDM_FILTER_CTRL_FIR_COM_BPS_MASK                   (0x1U << PDM_FILTER_CTRL_FIR_COM_BPS_SHIFT)                  /* 0x00040000 */
#define PDM_FILTER_CTRL_HPF_CTRL_SHIFT                     (19U)
#define PDM_FILTER_CTRL_HPF_CTRL_MASK                      (0x3U << PDM_FILTER_CTRL_HPF_CTRL_SHIFT)                     /* 0x00180000 */
#define PDM_FILTER_CTRL_HPF_CTRLR_SHIFT                    (21U)
#define PDM_FILTER_CTRL_HPF_CTRLR_MASK                     (0x1U << PDM_FILTER_CTRL_HPF_CTRLR_SHIFT)                    /* 0x00200000 */
#define PDM_FILTER_CTRL_HPF_CTRLL_SHIFT                    (22U)
#define PDM_FILTER_CTRL_HPF_CTRLL_MASK                     (0x1U << PDM_FILTER_CTRL_HPF_CTRLL_SHIFT)                    /* 0x00400000 */
#define PDM_FILTER_CTRL_GAIN_CTRL_SHIFT                    (23U)
#define PDM_FILTER_CTRL_GAIN_CTRL_MASK                     (0xFFU << PDM_FILTER_CTRL_GAIN_CTRL_SHIFT)                   /* 0x7F800000 */
/* FIFO_CTRL */
#define PDM_FIFO_CTRL_OFFSET                               (0xCU)
#define PDM_FIFO_CTRL_RXFTIE_SHIFT                         (0U)
#define PDM_FIFO_CTRL_RXFTIE_MASK                          (0x1U << PDM_FIFO_CTRL_RXFTIE_SHIFT)                         /* 0x00000001 */
#define PDM_FIFO_CTRL_RXOIE_SHIFT                          (1U)
#define PDM_FIFO_CTRL_RXOIE_MASK                           (0x1U << PDM_FIFO_CTRL_RXOIE_SHIFT)                          /* 0x00000002 */
#define PDM_FIFO_CTRL_RFT_SHIFT                            (2U)
#define PDM_FIFO_CTRL_RFT_MASK                             (0x7FU << PDM_FIFO_CTRL_RFT_SHIFT)                           /* 0x000001FC */
#define PDM_FIFO_CTRL_RXOIC_SHIFT                          (9U)
#define PDM_FIFO_CTRL_RXOIC_MASK                           (0x1U << PDM_FIFO_CTRL_RXOIC_SHIFT)                          /* 0x00000200 */
#define PDM_FIFO_CTRL_RXFI_SHIFT                           (10U)
#define PDM_FIFO_CTRL_RXFI_MASK                            (0x1U << PDM_FIFO_CTRL_RXFI_SHIFT)                           /* 0x00000400 */
#define PDM_FIFO_CTRL_RXOI_SHIFT                           (11U)
#define PDM_FIFO_CTRL_RXOI_MASK                            (0x1U << PDM_FIFO_CTRL_RXOI_SHIFT)                           /* 0x00000800 */
#define PDM_FIFO_CTRL_RDE_SHIFT                            (12U)
#define PDM_FIFO_CTRL_RDE_MASK                             (0x1U << PDM_FIFO_CTRL_RDE_SHIFT)                            /* 0x00001000 */
#define PDM_FIFO_CTRL_RDL_SHIFT                            (13U)
#define PDM_FIFO_CTRL_RDL_MASK                             (0x7FU << PDM_FIFO_CTRL_RDL_SHIFT)                           /* 0x000FE000 */
#define PDM_FIFO_CTRL_RFL_SHIFT                            (20U)
#define PDM_FIFO_CTRL_RFL_MASK                             (0xFFU << PDM_FIFO_CTRL_RFL_SHIFT)                           /* 0x0FF00000 */
/* DATA_VALID */
#define PDM_DATA_VALID_OFFSET                              (0x10U)
#define PDM_DATA_VALID                                     (0x0U)
#define PDM_DATA_VALID_PATH3_VLD_SHIFT                     (0U)
#define PDM_DATA_VALID_PATH3_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH3_VLD_SHIFT)                     /* 0x00000001 */
#define PDM_DATA_VALID_PATH2_VLD_SHIFT                     (1U)
#define PDM_DATA_VALID_PATH2_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH2_VLD_SHIFT)                     /* 0x00000002 */
#define PDM_DATA_VALID_PATH1_VLD_SHIFT                     (2U)
#define PDM_DATA_VALID_PATH1_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH1_VLD_SHIFT)                     /* 0x00000004 */
#define PDM_DATA_VALID_PATH0_VLD_SHIFT                     (3U)
#define PDM_DATA_VALID_PATH0_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH0_VLD_SHIFT)                     /* 0x00000008 */
/* RXFIFO_DATA_REG */
#define PDM_RXFIFO_DATA_REG_OFFSET                         (0x14U)
#define PDM_RXFIFO_DATA_REG                                (0x0U)
#define PDM_RXFIFO_DATA_REG_RXDR_SHIFT                     (0U)
#define PDM_RXFIFO_DATA_REG_RXDR_MASK                      (0xFFFFFFFFU << PDM_RXFIFO_DATA_REG_RXDR_SHIFT)              /* 0xFFFFFFFF */
/* DATA0R */
#define PDM_DATA0R_OFFSET                                  (0x18U)
#define PDM_DATA0R                                         (0x0U)
#define PDM_DATA0R_DATA0R_SHIFT                            (0U)
#define PDM_DATA0R_DATA0R_MASK                             (0xFFFFFFFFU << PDM_DATA0R_DATA0R_SHIFT)                     /* 0xFFFFFFFF */
/* DATA0L */
#define PDM_DATA0L_OFFSET                                  (0x1CU)
#define PDM_DATA0L                                         (0x0U)
#define PDM_DATA0L_DATA0L_SHIFT                            (0U)
#define PDM_DATA0L_DATA0L_MASK                             (0xFFFFFFFFU << PDM_DATA0L_DATA0L_SHIFT)                     /* 0xFFFFFFFF */
/* DATA1R */
#define PDM_DATA1R_OFFSET                                  (0x20U)
#define PDM_DATA1R                                         (0x0U)
#define PDM_DATA1R_DATA1R_SHIFT                            (0U)
#define PDM_DATA1R_DATA1R_MASK                             (0xFFFFFFFFU << PDM_DATA1R_DATA1R_SHIFT)                     /* 0xFFFFFFFF */
/* DATA1L */
#define PDM_DATA1L_OFFSET                                  (0x24U)
#define PDM_DATA1L                                         (0x0U)
#define PDM_DATA1L_DATA1L_SHIFT                            (0U)
#define PDM_DATA1L_DATA1L_MASK                             (0xFFFFFFFFU << PDM_DATA1L_DATA1L_SHIFT)                     /* 0xFFFFFFFF */
/* DATA2R */
#define PDM_DATA2R_OFFSET                                  (0x28U)
#define PDM_DATA2R                                         (0x0U)
#define PDM_DATA2R_DATA2R_SHIFT                            (0U)
#define PDM_DATA2R_DATA2R_MASK                             (0xFFFFFFFFU << PDM_DATA2R_DATA2R_SHIFT)                     /* 0xFFFFFFFF */
/* DATA2L */
#define PDM_DATA2L_OFFSET                                  (0x2CU)
#define PDM_DATA2L                                         (0x0U)
#define PDM_DATA2L_DATA2L_SHIFT                            (0U)
#define PDM_DATA2L_DATA2L_MASK                             (0xFFFFFFFFU << PDM_DATA2L_DATA2L_SHIFT)                     /* 0xFFFFFFFF */
/* DATA3R */
#define PDM_DATA3R_OFFSET                                  (0x30U)
#define PDM_DATA3R                                         (0x0U)
#define PDM_DATA3R_DATA3R_SHIFT                            (0U)
#define PDM_DATA3R_DATA3R_MASK                             (0xFFFFFFFFU << PDM_DATA3R_DATA3R_SHIFT)                     /* 0xFFFFFFFF */
/* DATA3L */
#define PDM_DATA3L_OFFSET                                  (0x34U)
#define PDM_DATA3L                                         (0x0U)
#define PDM_DATA3L_DATA3L_SHIFT                            (0U)
#define PDM_DATA3L_DATA3L_MASK                             (0xFFFFFFFFU << PDM_DATA3L_DATA3L_SHIFT)                     /* 0xFFFFFFFF */
/* VERSION */
#define PDM_VERSION_OFFSET                                 (0x38U)
#define PDM_VERSION                                        (0x23023576U)
#define PDM_VERSION_VER_SHIFT                              (0U)
#define PDM_VERSION_VER_MASK                               (0xFFFFFFFFU << PDM_VERSION_VER_SHIFT)                       /* 0xFFFFFFFF */
/* INCR_RXDR */
#define PDM_INCR_RXDR_OFFSET                               (0x400U)
#define PDM_INCR_RXDR                                      (0x0U)
#define PDM_INCR_RXDR_RECEIVE_FIFO_DATA_SHIFT              (0U)
#define PDM_INCR_RXDR_RECEIVE_FIFO_DATA_MASK               (0xFFFFFFFFU << PDM_INCR_RXDR_RECEIVE_FIFO_DATA_SHIFT)       /* 0xFFFFFFFF */
/******************************************VDMA******************************************/
/* CONTROL */
#define VDMA_CONTROL_OFFSET                                (0x0U)
#define VDMA_CONTROL_VDMA_EN_SHIFT                         (0U)
#define VDMA_CONTROL_VDMA_EN_MASK                          (0x1U << VDMA_CONTROL_VDMA_EN_SHIFT)                         /* 0x00000001 */
#define VDMA_CONTROL_SOURCE_SELECT_SHIFT                   (1U)
#define VDMA_CONTROL_SOURCE_SELECT_MASK                    (0x7U << VDMA_CONTROL_SOURCE_SELECT_SHIFT)                   /* 0x0000000E */
#define VDMA_CONTROL_SOURCE_BURST_SHIFT                    (4U)
#define VDMA_CONTROL_SOURCE_BURST_MASK                     (0x7U << VDMA_CONTROL_SOURCE_BURST_SHIFT)                    /* 0x00000070 */
#define VDMA_CONTROL_SOURCE_BURST_NUM_SHIFT                (7U)
#define VDMA_CONTROL_SOURCE_BURST_NUM_MASK                 (0x7U << VDMA_CONTROL_SOURCE_BURST_NUM_SHIFT)                /* 0x00000380 */
#define VDMA_CONTROL_INCR_LENGTH_SHIFT                     (10U)
#define VDMA_CONTROL_INCR_LENGTH_MASK                      (0xFU << VDMA_CONTROL_INCR_LENGTH_SHIFT)                     /* 0x00003C00 */
#define VDMA_CONTROL_SOURCE_FIXADDR_EN_SHIFT               (14U)
#define VDMA_CONTROL_SOURCE_FIXADDR_EN_MASK                (0x1U << VDMA_CONTROL_SOURCE_FIXADDR_EN_SHIFT)               /* 0x00004000 */
#define VDMA_CONTROL_VDMA_MODE_SHIFT                       (20U)
#define VDMA_CONTROL_VDMA_MODE_MASK                        (0x3U << VDMA_CONTROL_VDMA_MODE_SHIFT)                       /* 0x00300000 */
#define VDMA_CONTROL_VOICE_CHANNEL_NUM_SHIFT               (23U)
#define VDMA_CONTROL_VOICE_CHANNEL_NUM_MASK                (0x7U << VDMA_CONTROL_VOICE_CHANNEL_NUM_SHIFT)               /* 0x03800000 */
#define VDMA_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT          (26U)
#define VDMA_CONTROL_VOICE_CHANNEL_BITWIDTH_MASK           (0x1U << VDMA_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT)          /* 0x04000000 */
#define VDMA_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT          (27U)
#define VDMA_CONTROL_VOICE_24BIT_ALIGN_MODE_MASK           (0x1U << VDMA_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT)          /* 0x08000000 */
#define VDMA_CONTROL_VOICE_24BIT_SAT_SHIFT                 (28U)
#define VDMA_CONTROL_VOICE_24BIT_SAT_MASK                  (0x1U << VDMA_CONTROL_VOICE_24BIT_SAT_SHIFT)                 /* 0x10000000 */
/* VS_ADDR */
#define VDMA_VS_ADDR_OFFSET                                (0x4U)
#define VDMA_VS_ADDR_VS_ADDR_SHIFT                         (0U)
#define VDMA_VS_ADDR_VS_ADDR_MASK                          (0xFFFFFFFFU << VDMA_VS_ADDR_VS_ADDR_SHIFT)                  /* 0xFFFFFFFF */
/* TIMEOUT */
#define VDMA_TIMEOUT_OFFSET                                (0x4CU)
#define VDMA_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT                (0U)
#define VDMA_TIMEOUT_IDLE_TIMEOUT_THD_MASK                 (0xFFFFFU << VDMA_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT)            /* 0x000FFFFF */
#define VDMA_TIMEOUT_WORK_TIMEOUT_THD_SHIFT                (20U)
#define VDMA_TIMEOUT_WORK_TIMEOUT_THD_MASK                 (0x3FFU << VDMA_TIMEOUT_WORK_TIMEOUT_THD_SHIFT)              /* 0x3FF00000 */
#define VDMA_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT                 (30U)
#define VDMA_TIMEOUT_IDLE_TIMEOUT_EN_MASK                  (0x1U << VDMA_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT)                 /* 0x40000000 */
#define VDMA_TIMEOUT_WORK_TIMEOUT_EN_SHIFT                 (31U)
#define VDMA_TIMEOUT_WORK_TIMEOUT_EN_MASK                  (0x1U << VDMA_TIMEOUT_WORK_TIMEOUT_EN_SHIFT)                 /* 0x80000000 */
/* RAM_START_ADDR */
#define VDMA_RAM_START_ADDR_OFFSET                         (0x50U)
#define VDMA_RAM_START_ADDR_RAM_START_ADDR_SHIFT           (0U)
#define VDMA_RAM_START_ADDR_RAM_START_ADDR_MASK            (0xFFFFFFFFU << VDMA_RAM_START_ADDR_RAM_START_ADDR_SHIFT)    /* 0xFFFFFFFF */
/* RAM_END_ADDR */
#define VDMA_RAM_END_ADDR_OFFSET                           (0x54U)
#define VDMA_RAM_END_ADDR_RAM_END_ADDR_SHIFT               (0U)
#define VDMA_RAM_END_ADDR_RAM_END_ADDR_MASK                (0xFFFFFFFFU << VDMA_RAM_END_ADDR_RAM_END_ADDR_SHIFT)        /* 0xFFFFFFFF */
/* RAM_CUR_ADDR */
#define VDMA_RAM_CUR_ADDR_OFFSET                           (0x58U)
#define VDMA_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT               (0U)
#define VDMA_RAM_CUR_ADDR_RAM_CUR_ADDR_MASK                (0xFFFFFFFFU << VDMA_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT)        /* 0xFFFFFFFF */
/* INT */
#define VDMA_INT_OFFSET                                    (0x74U)
#define VDMA_INT_ERROR_INT_EN_SHIFT                        (1U)
#define VDMA_INT_ERROR_INT_EN_MASK                         (0x1U << VDMA_INT_ERROR_INT_EN_SHIFT)                        /* 0x00000002 */
#define VDMA_INT_IDLE_TIMEOUT_INT_EN_SHIFT                 (2U)
#define VDMA_INT_IDLE_TIMEOUT_INT_EN_MASK                  (0x1U << VDMA_INT_IDLE_TIMEOUT_INT_EN_SHIFT)                 /* 0x00000004 */
#define VDMA_INT_WORK_TIMEOUT_INT_EN_SHIFT                 (3U)
#define VDMA_INT_WORK_TIMEOUT_INT_EN_MASK                  (0x1U << VDMA_INT_WORK_TIMEOUT_INT_EN_SHIFT)                 /* 0x00000008 */
#define VDMA_INT_ERROR_INT_SHIFT                           (5U)
#define VDMA_INT_ERROR_INT_MASK                            (0x1U << VDMA_INT_ERROR_INT_SHIFT)                           /* 0x00000020 */
#define VDMA_INT_IDLE_TIMEOUT_INT_SHIFT                    (6U)
#define VDMA_INT_IDLE_TIMEOUT_INT_MASK                     (0x1U << VDMA_INT_IDLE_TIMEOUT_INT_SHIFT)                    /* 0x00000040 */
#define VDMA_INT_WORK_TIMEOUT_INT_SHIFT                    (7U)
#define VDMA_INT_WORK_TIMEOUT_INT_MASK                     (0x1U << VDMA_INT_WORK_TIMEOUT_INT_SHIFT)                    /* 0x00000080 */
#define VDMA_INT_RAMP_LOOP_FLAG_SHIFT                      (8U)
#define VDMA_INT_RAMP_LOOP_FLAG_MASK                       (0x1U << VDMA_INT_RAMP_LOOP_FLAG_SHIFT)                      /* 0x00000100 */
#define VDMA_INT_VDMA_IDLE_SHIFT                           (9U)
#define VDMA_INT_VDMA_IDLE_MASK                            (0x1U << VDMA_INT_VDMA_IDLE_SHIFT)                           /* 0x00000200 */
#define VDMA_INT_VDMA_DATA_TRANS_INT_EN_SHIFT              (10U)
#define VDMA_INT_VDMA_DATA_TRANS_INT_EN_MASK               (0x1U << VDMA_INT_VDMA_DATA_TRANS_INT_EN_SHIFT)              /* 0x00000400 */
#define VDMA_INT_VDMA_DATA_TRANS_INT_SHIFT                 (11U)
#define VDMA_INT_VDMA_DATA_TRANS_INT_MASK                  (0x1U << VDMA_INT_VDMA_DATA_TRANS_INT_SHIFT)                 /* 0x00000800 */
#define VDMA_INT_RAMP_LOOP_FLAG_BUS_SHIFT                  (12U)
#define VDMA_INT_RAMP_LOOP_FLAG_BUS_MASK                   (0x1U << VDMA_INT_RAMP_LOOP_FLAG_BUS_SHIFT)                  /* 0x00001000 */
/* AUX_CON0 */
#define VDMA_AUX_CON0_OFFSET                               (0x78U)
#define VDMA_AUX_CON0_BUS_WRITE_EN_SHIFT                   (0U)
#define VDMA_AUX_CON0_BUS_WRITE_EN_MASK                    (0x1U << VDMA_AUX_CON0_BUS_WRITE_EN_SHIFT)                   /* 0x00000001 */
#define VDMA_AUX_CON0_DIS_RAM_ITF_SHIFT                    (1U)
#define VDMA_AUX_CON0_DIS_RAM_ITF_MASK                     (0x1U << VDMA_AUX_CON0_DIS_RAM_ITF_SHIFT)                    /* 0x00000002 */
#define VDMA_AUX_CON0_DATA_TRANS_TRIG_INT_EN_SHIFT         (2U)
#define VDMA_AUX_CON0_DATA_TRANS_TRIG_INT_EN_MASK          (0x1U << VDMA_AUX_CON0_DATA_TRANS_TRIG_INT_EN_SHIFT)         /* 0x00000004 */
#define VDMA_AUX_CON0_DATA_TRANS_KBYTE_THD_SHIFT           (4U)
#define VDMA_AUX_CON0_DATA_TRANS_KBYTE_THD_MASK            (0xFFU << VDMA_AUX_CON0_DATA_TRANS_KBYTE_THD_SHIFT)          /* 0x00000FF0 */
#define VDMA_AUX_CON0_BUS_WRITE_ADDR_MODE_SHIFT            (12U)
#define VDMA_AUX_CON0_BUS_WRITE_ADDR_MODE_MASK             (0x1U << VDMA_AUX_CON0_BUS_WRITE_ADDR_MODE_SHIFT)            /* 0x00001000 */
#define VDMA_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_SHIFT     (13U)
#define VDMA_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_MASK      (0x1U << VDMA_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_SHIFT)     /* 0x00002000 */
#define VDMA_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_SHIFT     (14U)
#define VDMA_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_MASK      (0x1U << VDMA_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_SHIFT)     /* 0x00004000 */
/* RAM_START_ADDR_BUS */
#define VDMA_RAM_START_ADDR_BUS_OFFSET                     (0x80U)
#define VDMA_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_SHIFT   (0U)
#define VDMA_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_MASK    (0xFFFFFFFFU << VDMA_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* RAM_END_ADDR_BUS */
#define VDMA_RAM_END_ADDR_BUS_OFFSET                       (0x84U)
#define VDMA_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_SHIFT     (0U)
#define VDMA_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_MASK      (0xFFFFFFFFU << VDMA_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* RAM_CUR_ADDR_BUS */
#define VDMA_RAM_CUR_ADDR_BUS_OFFSET                       (0x88U)
#define VDMA_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_SHIFT       (0U)
#define VDMA_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_MASK        (0xFFFFFFFFU << VDMA_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* AUX_CON1 */
#define VDMA_AUX_CON1_OFFSET                               (0x8CU)
#define VDMA_AUX_CON1_DATA_TRANS_WORD_THD_SHIFT            (0U)
#define VDMA_AUX_CON1_DATA_TRANS_WORD_THD_MASK             (0xFFFFU << VDMA_AUX_CON1_DATA_TRANS_WORD_THD_SHIFT)         /* 0x0000FFFF */
#define VDMA_AUX_CON1_DATA_TRANS_INT_MODE_SEL_SHIFT        (16U)
#define VDMA_AUX_CON1_DATA_TRANS_INT_MODE_SEL_MASK         (0x1U << VDMA_AUX_CON1_DATA_TRANS_INT_MODE_SEL_SHIFT)        /* 0x00010000 */
/******************************************FSPI******************************************/
/* CTRL0 */
#define FSPI_CTRL0_OFFSET                                  (0x0U)
#define FSPI_CTRL0_SPIM_SHIFT                              (0U)
#define FSPI_CTRL0_SPIM_MASK                               (0x1U << FSPI_CTRL0_SPIM_SHIFT)                              /* 0x00000001 */
#define FSPI_CTRL0_SHIFTPHASE_SHIFT                        (1U)
#define FSPI_CTRL0_SHIFTPHASE_MASK                         (0x1U << FSPI_CTRL0_SHIFTPHASE_SHIFT)                        /* 0x00000002 */
#define FSPI_CTRL0_DTR_MODE_SHIFT                          (2U)
#define FSPI_CTRL0_DTR_MODE_MASK                           (0x1U << FSPI_CTRL0_DTR_MODE_SHIFT)                          /* 0x00000004 */
#define FSPI_CTRL0_DAT_ORDER_SHIFT                         (3U)
#define FSPI_CTRL0_DAT_ORDER_MASK                          (0x1U << FSPI_CTRL0_DAT_ORDER_SHIFT)                         /* 0x00000008 */
#define FSPI_CTRL0_IDLE_CYCLE_SHIFT                        (4U)
#define FSPI_CTRL0_IDLE_CYCLE_MASK                         (0xFU << FSPI_CTRL0_IDLE_CYCLE_SHIFT)                        /* 0x000000F0 */
#define FSPI_CTRL0_CMDB_SHIFT                              (8U)
#define FSPI_CTRL0_CMDB_MASK                               (0x3U << FSPI_CTRL0_CMDB_SHIFT)                              /* 0x00000300 */
#define FSPI_CTRL0_ADRB_SHIFT                              (10U)
#define FSPI_CTRL0_ADRB_MASK                               (0x3U << FSPI_CTRL0_ADRB_SHIFT)                              /* 0x00000C00 */
#define FSPI_CTRL0_DATB_SHIFT                              (12U)
#define FSPI_CTRL0_DATB_MASK                               (0x3U << FSPI_CTRL0_DATB_SHIFT)                              /* 0x00003000 */
#define FSPI_CTRL0_CMDB16_SHIFT                            (14U)
#define FSPI_CTRL0_CMDB16_MASK                             (0x1U << FSPI_CTRL0_CMDB16_SHIFT)                            /* 0x00004000 */
#define FSPI_CTRL0_ADRB16_SHIFT                            (15U)
#define FSPI_CTRL0_ADRB16_MASK                             (0x1U << FSPI_CTRL0_ADRB16_SHIFT)                            /* 0x00008000 */
#define FSPI_CTRL0_DATAB16_SHIFT                           (16U)
#define FSPI_CTRL0_DATAB16_MASK                            (0x1U << FSPI_CTRL0_DATAB16_SHIFT)                           /* 0x00010000 */
#define FSPI_CTRL0_DQS_MODE_SHIFT                          (17U)
#define FSPI_CTRL0_DQS_MODE_MASK                           (0x1U << FSPI_CTRL0_DQS_MODE_SHIFT)                          /* 0x00020000 */
#define FSPI_CTRL0_DTR_RDC_SEL_SHIFT                       (18U)
#define FSPI_CTRL0_DTR_RDC_SEL_MASK                        (0x1U << FSPI_CTRL0_DTR_RDC_SEL_SHIFT)                       /* 0x00040000 */
#define FSPI_CTRL0_CMD_STR_SHIFT                           (19U)
#define FSPI_CTRL0_CMD_STR_MASK                            (0x1U << FSPI_CTRL0_CMD_STR_SHIFT)                           /* 0x00080000 */
#define FSPI_CTRL0_ADDR_STR_SHIFT                          (20U)
#define FSPI_CTRL0_ADDR_STR_MASK                           (0x1U << FSPI_CTRL0_ADDR_STR_SHIFT)                          /* 0x00100000 */
#define FSPI_CTRL0_DBL_DUMM_CTRL_SHIFT                     (21U)
#define FSPI_CTRL0_DBL_DUMM_CTRL_MASK                      (0x1U << FSPI_CTRL0_DBL_DUMM_CTRL_SHIFT)                     /* 0x00200000 */
#define FSPI_CTRL0_DUMM_OVLP_SHIFT                         (22U)
#define FSPI_CTRL0_DUMM_OVLP_MASK                          (0x3U << FSPI_CTRL0_DUMM_OVLP_SHIFT)                         /* 0x00C00000 */
#define FSPI_CTRL0_INTRNL_CLK_MODE_SHIFT                   (24U)
#define FSPI_CTRL0_INTRNL_CLK_MODE_MASK                    (0x1U << FSPI_CTRL0_INTRNL_CLK_MODE_SHIFT)                   /* 0x01000000 */
#define FSPI_CTRL0_HYPER_ADDR_EN_SHIFT                     (25U)
#define FSPI_CTRL0_HYPER_ADDR_EN_MASK                      (0x1U << FSPI_CTRL0_HYPER_ADDR_EN_SHIFT)                     /* 0x02000000 */
#define FSPI_CTRL0_HYPER_RSVD_EN_SHIFT                     (26U)
#define FSPI_CTRL0_HYPER_RSVD_EN_MASK                      (0x1U << FSPI_CTRL0_HYPER_RSVD_EN_SHIFT)                     /* 0x04000000 */
#define FSPI_CTRL0_CMD_CTRL_SHIFT                          (27U)
#define FSPI_CTRL0_CMD_CTRL_MASK                           (0x3U << FSPI_CTRL0_CMD_CTRL_SHIFT)                          /* 0x18000000 */
#define FSPI_CTRL0_WP_EN_SHIFT                             (29U)
#define FSPI_CTRL0_WP_EN_MASK                              (0x1U << FSPI_CTRL0_WP_EN_SHIFT)                             /* 0x20000000 */
/* IMR */
#define FSPI_IMR_OFFSET                                    (0x4U)
#define FSPI_IMR_RXFM_SHIFT                                (0U)
#define FSPI_IMR_RXFM_MASK                                 (0x1U << FSPI_IMR_RXFM_SHIFT)                                /* 0x00000001 */
#define FSPI_IMR_RXUM_SHIFT                                (1U)
#define FSPI_IMR_RXUM_MASK                                 (0x1U << FSPI_IMR_RXUM_SHIFT)                                /* 0x00000002 */
#define FSPI_IMR_TXOM_SHIFT                                (2U)
#define FSPI_IMR_TXOM_MASK                                 (0x1U << FSPI_IMR_TXOM_SHIFT)                                /* 0x00000004 */
#define FSPI_IMR_TXEM_SHIFT                                (3U)
#define FSPI_IMR_TXEM_MASK                                 (0x1U << FSPI_IMR_TXEM_SHIFT)                                /* 0x00000008 */
#define FSPI_IMR_TRANSM_SHIFT                              (4U)
#define FSPI_IMR_TRANSM_MASK                               (0x1U << FSPI_IMR_TRANSM_SHIFT)                              /* 0x00000010 */
#define FSPI_IMR_AHBM_SHIFT                                (5U)
#define FSPI_IMR_AHBM_MASK                                 (0x1U << FSPI_IMR_AHBM_SHIFT)                                /* 0x00000020 */
#define FSPI_IMR_NSPIM_SHIFT                               (6U)
#define FSPI_IMR_NSPIM_MASK                                (0x1U << FSPI_IMR_NSPIM_SHIFT)                               /* 0x00000040 */
#define FSPI_IMR_DMAM_SHIFT                                (7U)
#define FSPI_IMR_DMAM_MASK                                 (0x1U << FSPI_IMR_DMAM_SHIFT)                                /* 0x00000080 */
#define FSPI_IMR_ILLGL_WRM_SHIFT                           (9U)
#define FSPI_IMR_ILLGL_WRM_MASK                            (0x1U << FSPI_IMR_ILLGL_WRM_SHIFT)                           /* 0x00000200 */
/* ICLR */
#define FSPI_ICLR_OFFSET                                   (0x8U)
#define FSPI_ICLR_RXFC_SHIFT                               (0U)
#define FSPI_ICLR_RXFC_MASK                                (0x1U << FSPI_ICLR_RXFC_SHIFT)                               /* 0x00000001 */
#define FSPI_ICLR_RXUC_SHIFT                               (1U)
#define FSPI_ICLR_RXUC_MASK                                (0x1U << FSPI_ICLR_RXUC_SHIFT)                               /* 0x00000002 */
#define FSPI_ICLR_TXOC_SHIFT                               (2U)
#define FSPI_ICLR_TXOC_MASK                                (0x1U << FSPI_ICLR_TXOC_SHIFT)                               /* 0x00000004 */
#define FSPI_ICLR_TXEC_SHIFT                               (3U)
#define FSPI_ICLR_TXEC_MASK                                (0x1U << FSPI_ICLR_TXEC_SHIFT)                               /* 0x00000008 */
#define FSPI_ICLR_TRANSC_SHIFT                             (4U)
#define FSPI_ICLR_TRANSC_MASK                              (0x1U << FSPI_ICLR_TRANSC_SHIFT)                             /* 0x00000010 */
#define FSPI_ICLR_AHBC_SHIFT                               (5U)
#define FSPI_ICLR_AHBC_MASK                                (0x1U << FSPI_ICLR_AHBC_SHIFT)                               /* 0x00000020 */
#define FSPI_ICLR_NSPIC_SHIFT                              (6U)
#define FSPI_ICLR_NSPIC_MASK                               (0x1U << FSPI_ICLR_NSPIC_SHIFT)                              /* 0x00000040 */
#define FSPI_ICLR_DMAC_SHIFT                               (7U)
#define FSPI_ICLR_DMAC_MASK                                (0x1U << FSPI_ICLR_DMAC_SHIFT)                               /* 0x00000080 */
#define FSPI_ICLR_ILLGL_WRC_SHIFT                          (9U)
#define FSPI_ICLR_ILLGL_WRC_MASK                           (0x1U << FSPI_ICLR_ILLGL_WRC_SHIFT)                          /* 0x00000200 */
/* FTLR */
#define FSPI_FTLR_OFFSET                                   (0xCU)
#define FSPI_FTLR_TXFTLR_SHIFT                             (0U)
#define FSPI_FTLR_TXFTLR_MASK                              (0xFFU << FSPI_FTLR_TXFTLR_SHIFT)                            /* 0x000000FF */
#define FSPI_FTLR_RXFTLR_SHIFT                             (8U)
#define FSPI_FTLR_RXFTLR_MASK                              (0xFFU << FSPI_FTLR_RXFTLR_SHIFT)                            /* 0x0000FF00 */
/* RCVR */
#define FSPI_RCVR_OFFSET                                   (0x10U)
#define FSPI_RCVR_RCVR_SHIFT                               (0U)
#define FSPI_RCVR_RCVR_MASK                                (0x1U << FSPI_RCVR_RCVR_SHIFT)                               /* 0x00000001 */
/* AX0 */
#define FSPI_AX0_OFFSET                                    (0x14U)
#define FSPI_AX0_AX_SHIFT                                  (0U)
#define FSPI_AX0_AX_MASK                                   (0xFFU << FSPI_AX0_AX_SHIFT)                                 /* 0x000000FF */
/* ABIT0 */
#define FSPI_ABIT0_OFFSET                                  (0x18U)
#define FSPI_ABIT0_ABIT_SHIFT                              (0U)
#define FSPI_ABIT0_ABIT_MASK                               (0x3FU << FSPI_ABIT0_ABIT_SHIFT)                             /* 0x0000003F */
/* ISR */
#define FSPI_ISR_OFFSET                                    (0x1CU)
#define FSPI_ISR_RXFS_SHIFT                                (0U)
#define FSPI_ISR_RXFS_MASK                                 (0x1U << FSPI_ISR_RXFS_SHIFT)                                /* 0x00000001 */
#define FSPI_ISR_RXUS_SHIFT                                (1U)
#define FSPI_ISR_RXUS_MASK                                 (0x1U << FSPI_ISR_RXUS_SHIFT)                                /* 0x00000002 */
#define FSPI_ISR_TXOS_SHIFT                                (2U)
#define FSPI_ISR_TXOS_MASK                                 (0x1U << FSPI_ISR_TXOS_SHIFT)                                /* 0x00000004 */
#define FSPI_ISR_TXES_SHIFT                                (3U)
#define FSPI_ISR_TXES_MASK                                 (0x1U << FSPI_ISR_TXES_SHIFT)                                /* 0x00000008 */
#define FSPI_ISR_TRANSS_SHIFT                              (4U)
#define FSPI_ISR_TRANSS_MASK                               (0x1U << FSPI_ISR_TRANSS_SHIFT)                              /* 0x00000010 */
#define FSPI_ISR_AHBS_SHIFT                                (5U)
#define FSPI_ISR_AHBS_MASK                                 (0x1U << FSPI_ISR_AHBS_SHIFT)                                /* 0x00000020 */
#define FSPI_ISR_NSPIS_SHIFT                               (6U)
#define FSPI_ISR_NSPIS_MASK                                (0x1U << FSPI_ISR_NSPIS_SHIFT)                               /* 0x00000040 */
#define FSPI_ISR_DMAS_SHIFT                                (7U)
#define FSPI_ISR_DMAS_MASK                                 (0x1U << FSPI_ISR_DMAS_SHIFT)                                /* 0x00000080 */
/* FSR */
#define FSPI_FSR_OFFSET                                    (0x20U)
#define FSPI_FSR_TXFS_SHIFT                                (0U)
#define FSPI_FSR_TXFS_MASK                                 (0x1U << FSPI_FSR_TXFS_SHIFT)                                /* 0x00000001 */
#define FSPI_FSR_TXES_SHIFT                                (1U)
#define FSPI_FSR_TXES_MASK                                 (0x1U << FSPI_FSR_TXES_SHIFT)                                /* 0x00000002 */
#define FSPI_FSR_RXES_SHIFT                                (2U)
#define FSPI_FSR_RXES_MASK                                 (0x1U << FSPI_FSR_RXES_SHIFT)                                /* 0x00000004 */
#define FSPI_FSR_RXFS_SHIFT                                (3U)
#define FSPI_FSR_RXFS_MASK                                 (0x1U << FSPI_FSR_RXFS_SHIFT)                                /* 0x00000008 */
#define FSPI_FSR_TXWLVL_SHIFT                              (8U)
#define FSPI_FSR_TXWLVL_MASK                               (0x1FU << FSPI_FSR_TXWLVL_SHIFT)                             /* 0x00001F00 */
#define FSPI_FSR_RXWLVL_SHIFT                              (16U)
#define FSPI_FSR_RXWLVL_MASK                               (0x1FU << FSPI_FSR_RXWLVL_SHIFT)                             /* 0x001F0000 */
/* SR */
#define FSPI_SR_OFFSET                                     (0x24U)
#define FSPI_SR                                            (0x0U)
#define FSPI_SR_SR_SHIFT                                   (0U)
#define FSPI_SR_SR_MASK                                    (0x1U << FSPI_SR_SR_SHIFT)                                   /* 0x00000001 */
/* RISR */
#define FSPI_RISR_OFFSET                                   (0x28U)
#define FSPI_RISR_RXFS_SHIFT                               (0U)
#define FSPI_RISR_RXFS_MASK                                (0x1U << FSPI_RISR_RXFS_SHIFT)                               /* 0x00000001 */
#define FSPI_RISR_RXUS_SHIFT                               (1U)
#define FSPI_RISR_RXUS_MASK                                (0x1U << FSPI_RISR_RXUS_SHIFT)                               /* 0x00000002 */
#define FSPI_RISR_TXOS_SHIFT                               (2U)
#define FSPI_RISR_TXOS_MASK                                (0x1U << FSPI_RISR_TXOS_SHIFT)                               /* 0x00000004 */
#define FSPI_RISR_TXES_SHIFT                               (3U)
#define FSPI_RISR_TXES_MASK                                (0x1U << FSPI_RISR_TXES_SHIFT)                               /* 0x00000008 */
#define FSPI_RISR_TRANSS_SHIFT                             (4U)
#define FSPI_RISR_TRANSS_MASK                              (0x1U << FSPI_RISR_TRANSS_SHIFT)                             /* 0x00000010 */
#define FSPI_RISR_AHBS_SHIFT                               (5U)
#define FSPI_RISR_AHBS_MASK                                (0x1U << FSPI_RISR_AHBS_SHIFT)                               /* 0x00000020 */
#define FSPI_RISR_NSPIS_SHIFT                              (6U)
#define FSPI_RISR_NSPIS_MASK                               (0x1U << FSPI_RISR_NSPIS_SHIFT)                              /* 0x00000040 */
#define FSPI_RISR_DMAS_SHIFT                               (7U)
#define FSPI_RISR_DMAS_MASK                                (0x1U << FSPI_RISR_DMAS_SHIFT)                               /* 0x00000080 */
#define FSPI_RISR_ILLGL_WRS_SHIFT                          (9U)
#define FSPI_RISR_ILLGL_WRS_MASK                           (0x1U << FSPI_RISR_ILLGL_WRS_SHIFT)                          /* 0x00000200 */
/* VER */
#define FSPI_VER_OFFSET                                    (0x2CU)
#define FSPI_VER                                           (0x70010U)
#define FSPI_VER_VER_SHIFT                                 (0U)
#define FSPI_VER_VER_MASK                                  (0xFFFFU << FSPI_VER_VER_SHIFT)                              /* 0x0000FFFF */
#define FSPI_VER_RSVD_SHIFT                                (16U)
#define FSPI_VER_RSVD_MASK                                 (0x1U << FSPI_VER_RSVD_SHIFT)                                /* 0x00010000 */
#define FSPI_VER_X4_CAP_SHIFT                              (17U)
#define FSPI_VER_X4_CAP_MASK                               (0x1U << FSPI_VER_X4_CAP_SHIFT)                              /* 0x00020000 */
#define FSPI_VER_X8_CAP_SHIFT                              (18U)
#define FSPI_VER_X8_CAP_MASK                               (0x1U << FSPI_VER_X8_CAP_SHIFT)                              /* 0x00040000 */
#define FSPI_VER_X16_CAP_SHIFT                             (19U)
#define FSPI_VER_X16_CAP_MASK                              (0x1U << FSPI_VER_X16_CAP_SHIFT)                             /* 0x00080000 */
/* QOP */
#define FSPI_QOP_OFFSET                                    (0x30U)
#define FSPI_QOP_SO123_SHIFT                               (0U)
#define FSPI_QOP_SO123_MASK                                (0x1U << FSPI_QOP_SO123_SHIFT)                               /* 0x00000001 */
#define FSPI_QOP_SO123BP_SHIFT                             (1U)
#define FSPI_QOP_SO123BP_MASK                              (0x1U << FSPI_QOP_SO123BP_SHIFT)                             /* 0x00000002 */
/* EXT_CTRL */
#define FSPI_EXT_CTRL_OFFSET                               (0x34U)
#define FSPI_EXT_CTRL_CS_DESEL_CTRL_SHIFT                  (0U)
#define FSPI_EXT_CTRL_CS_DESEL_CTRL_MASK                   (0xFU << FSPI_EXT_CTRL_CS_DESEL_CTRL_SHIFT)                  /* 0x0000000F */
#define FSPI_EXT_CTRL_SWITCH_IO_DUMM_CNT_SHIFT             (4U)
#define FSPI_EXT_CTRL_SWITCH_IO_DUMM_CNT_MASK              (0xFU << FSPI_EXT_CTRL_SWITCH_IO_DUMM_CNT_SHIFT)             /* 0x000000F0 */
#define FSPI_EXT_CTRL_SWITCH_IO_O2I_CNT_SHIFT              (8U)
#define FSPI_EXT_CTRL_SWITCH_IO_O2I_CNT_MASK               (0xFU << FSPI_EXT_CTRL_SWITCH_IO_O2I_CNT_SHIFT)              /* 0x00000F00 */
#define FSPI_EXT_CTRL_TRANS_INT_MODE_SHIFT                 (13U)
#define FSPI_EXT_CTRL_TRANS_INT_MODE_MASK                  (0x1U << FSPI_EXT_CTRL_TRANS_INT_MODE_SHIFT)                 /* 0x00002000 */
#define FSPI_EXT_CTRL_SR_GEN_MODE_SHIFT                    (14U)
#define FSPI_EXT_CTRL_SR_GEN_MODE_MASK                     (0x1U << FSPI_EXT_CTRL_SR_GEN_MODE_SHIFT)                    /* 0x00004000 */
#define FSPI_EXT_CTRL_CSS_EXT_SHIFT                        (15U)
#define FSPI_EXT_CTRL_CSS_EXT_MASK                         (0x1U << FSPI_EXT_CTRL_CSS_EXT_SHIFT)                        /* 0x00008000 */
#define FSPI_EXT_CTRL_CSH_EXT_SHIFT                        (16U)
#define FSPI_EXT_CTRL_CSH_EXT_MASK                         (0x3U << FSPI_EXT_CTRL_CSH_EXT_SHIFT)                        /* 0x00030000 */
#define FSPI_EXT_CTRL_CSH_CLK_EN_SHIFT                     (19U)
#define FSPI_EXT_CTRL_CSH_CLK_EN_MASK                      (0x1U << FSPI_EXT_CTRL_CSH_CLK_EN_SHIFT)                     /* 0x00080000 */
#define FSPI_EXT_CTRL_DQS_SMP_MODE_SHIFT                   (20U)
#define FSPI_EXT_CTRL_DQS_SMP_MODE_MASK                    (0x3U << FSPI_EXT_CTRL_DQS_SMP_MODE_SHIFT)                   /* 0x00300000 */
/* DLL_CTRL0 */
#define FSPI_DLL_CTRL0_OFFSET                              (0x3CU)
#define FSPI_DLL_CTRL0_SMP_DLL_CFG_SHIFT                   (0U)
#define FSPI_DLL_CTRL0_SMP_DLL_CFG_MASK                    (0x1FFU << FSPI_DLL_CTRL0_SMP_DLL_CFG_SHIFT)                 /* 0x000001FF */
#define FSPI_DLL_CTRL0_SCLK_SMP_SEL_SHIFT                  (15U)
#define FSPI_DLL_CTRL0_SCLK_SMP_SEL_MASK                   (0x1U << FSPI_DLL_CTRL0_SCLK_SMP_SEL_SHIFT)                  /* 0x00008000 */
#define FSPI_DLL_CTRL0_DQS1_DLL_CFG_SHIFT                  (16U)
#define FSPI_DLL_CTRL0_DQS1_DLL_CFG_MASK                   (0x1FFU << FSPI_DLL_CTRL0_DQS1_DLL_CFG_SHIFT)                /* 0x01FF0000 */
#define FSPI_DLL_CTRL0_DQS1_SMP_SEL_SHIFT                  (31U)
#define FSPI_DLL_CTRL0_DQS1_SMP_SEL_MASK                   (0x1U << FSPI_DLL_CTRL0_DQS1_SMP_SEL_SHIFT)                  /* 0x80000000 */
/* EXT_AX */
#define FSPI_EXT_AX_OFFSET                                 (0x44U)
#define FSPI_EXT_AX_AX_CANCEL_PAT_SHIFT                    (0U)
#define FSPI_EXT_AX_AX_CANCEL_PAT_MASK                     (0xFFU << FSPI_EXT_AX_AX_CANCEL_PAT_SHIFT)                   /* 0x000000FF */
#define FSPI_EXT_AX_AX_SETUP_PAT_SHIFT                     (8U)
#define FSPI_EXT_AX_AX_SETUP_PAT_MASK                      (0xFFU << FSPI_EXT_AX_AX_SETUP_PAT_SHIFT)                    /* 0x0000FF00 */
/* SCLK_INATM_CNT */
#define FSPI_SCLK_INATM_CNT_OFFSET                         (0x48U)
#define FSPI_SCLK_INATM_CNT_SCLK_INATM_CNT_SHIFT           (0U)
#define FSPI_SCLK_INATM_CNT_SCLK_INATM_CNT_MASK            (0xFFFFFFFFU << FSPI_SCLK_INATM_CNT_SCLK_INATM_CNT_SHIFT)    /* 0xFFFFFFFF */
/* XMMC_WCMD0 */
#define FSPI_XMMC_WCMD0_OFFSET                             (0x50U)
#define FSPI_XMMC_WCMD0_CMD_SHIFT                          (0U)
#define FSPI_XMMC_WCMD0_CMD_MASK                           (0xFFU << FSPI_XMMC_WCMD0_CMD_SHIFT)                         /* 0x000000FF */
#define FSPI_XMMC_WCMD0_DUMM_SHIFT                         (8U)
#define FSPI_XMMC_WCMD0_DUMM_MASK                          (0xFU << FSPI_XMMC_WCMD0_DUMM_SHIFT)                         /* 0x00000F00 */
#define FSPI_XMMC_WCMD0_CONT_SHIFT                         (13U)
#define FSPI_XMMC_WCMD0_CONT_MASK                          (0x1U << FSPI_XMMC_WCMD0_CONT_SHIFT)                         /* 0x00002000 */
#define FSPI_XMMC_WCMD0_ADDRB_SHIFT                        (14U)
#define FSPI_XMMC_WCMD0_ADDRB_MASK                         (0x3U << FSPI_XMMC_WCMD0_ADDRB_SHIFT)                        /* 0x0000C000 */
#define FSPI_XMMC_WCMD0_CMDF_EXT_SHIFT                     (16U)
#define FSPI_XMMC_WCMD0_CMDF_EXT_MASK                      (0xFFFFU << FSPI_XMMC_WCMD0_CMDF_EXT_SHIFT)                  /* 0xFFFF0000 */
/* XMMC_RCMD0 */
#define FSPI_XMMC_RCMD0_OFFSET                             (0x54U)
#define FSPI_XMMC_RCMD0_CMD_SHIFT                          (0U)
#define FSPI_XMMC_RCMD0_CMD_MASK                           (0xFFU << FSPI_XMMC_RCMD0_CMD_SHIFT)                         /* 0x000000FF */
#define FSPI_XMMC_RCMD0_DUMM_SHIFT                         (8U)
#define FSPI_XMMC_RCMD0_DUMM_MASK                          (0xFU << FSPI_XMMC_RCMD0_DUMM_SHIFT)                         /* 0x00000F00 */
#define FSPI_XMMC_RCMD0_CONT_SHIFT                         (13U)
#define FSPI_XMMC_RCMD0_CONT_MASK                          (0x1U << FSPI_XMMC_RCMD0_CONT_SHIFT)                         /* 0x00002000 */
#define FSPI_XMMC_RCMD0_ADDRB_SHIFT                        (14U)
#define FSPI_XMMC_RCMD0_ADDRB_MASK                         (0x3U << FSPI_XMMC_RCMD0_ADDRB_SHIFT)                        /* 0x0000C000 */
#define FSPI_XMMC_RCMD0_CMDF_EXT_SHIFT                     (16U)
#define FSPI_XMMC_RCMD0_CMDF_EXT_MASK                      (0xFFFFU << FSPI_XMMC_RCMD0_CMDF_EXT_SHIFT)                  /* 0xFFFF0000 */
/* XMMC_CTRL */
#define FSPI_XMMC_CTRL_OFFSET                              (0x58U)
#define FSPI_XMMC_CTRL_DEV_HWEN_SHIFT                      (5U)
#define FSPI_XMMC_CTRL_DEV_HWEN_MASK                       (0x1U << FSPI_XMMC_CTRL_DEV_HWEN_SHIFT)                      /* 0x00000020 */
#define FSPI_XMMC_CTRL_PFT_EN_SHIFT                        (6U)
#define FSPI_XMMC_CTRL_PFT_EN_MASK                         (0x1U << FSPI_XMMC_CTRL_PFT_EN_SHIFT)                        /* 0x00000040 */
/* MODE */
#define FSPI_MODE_OFFSET                                   (0x5CU)
#define FSPI_MODE_XMMC_MODE_EN_SHIFT                       (0U)
#define FSPI_MODE_XMMC_MODE_EN_MASK                        (0x1U << FSPI_MODE_XMMC_MODE_EN_SHIFT)                       /* 0x00000001 */
/* DEVRGN */
#define FSPI_DEVRGN_OFFSET                                 (0x60U)
#define FSPI_DEVRGN_RSIZE_SHIFT                            (0U)
#define FSPI_DEVRGN_RSIZE_MASK                             (0x1FU << FSPI_DEVRGN_RSIZE_SHIFT)                           /* 0x0000001F */
#define FSPI_DEVRGN_DEC_CTRL_SHIFT                         (8U)
#define FSPI_DEVRGN_DEC_CTRL_MASK                          (0x3U << FSPI_DEVRGN_DEC_CTRL_SHIFT)                         /* 0x00000300 */
/* DEVSIZE0 */
#define FSPI_DEVSIZE0_OFFSET                               (0x64U)
#define FSPI_DEVSIZE0_DSIZE_SHIFT                          (0U)
#define FSPI_DEVSIZE0_DSIZE_MASK                           (0x1FU << FSPI_DEVSIZE0_DSIZE_SHIFT)                         /* 0x0000001F */
/* TME0 */
#define FSPI_TME0_OFFSET                                   (0x68U)
#define FSPI_TME0_SCLK_INATM_EN_SHIFT                      (1U)
#define FSPI_TME0_SCLK_INATM_EN_MASK                       (0x1U << FSPI_TME0_SCLK_INATM_EN_SHIFT)                      /* 0x00000002 */
/* RX_FULL_WTMRK */
#define FSPI_RX_FULL_WTMRK_OFFSET                          (0x70U)
#define FSPI_RX_FULL_WTMRK_XIP_RX_FULL_WTMRK_SHIFT         (0U)
#define FSPI_RX_FULL_WTMRK_XIP_RX_FULL_WTMRK_MASK          (0xFFU << FSPI_RX_FULL_WTMRK_XIP_RX_FULL_WTMRK_SHIFT)        /* 0x000000FF */
#define FSPI_RX_FULL_WTMRK_INDRT_RX_FULL_WTMRK_SHIFT       (16U)
#define FSPI_RX_FULL_WTMRK_INDRT_RX_FULL_WTMRK_MASK        (0xFFU << FSPI_RX_FULL_WTMRK_INDRT_RX_FULL_WTMRK_SHIFT)      /* 0x00FF0000 */
/* DUMM_CTRL */
#define FSPI_DUMM_CTRL_OFFSET                              (0x74U)
#define FSPI_DUMM_CTRL_DUMM_SEL_SHIFT                      (0U)
#define FSPI_DUMM_CTRL_DUMM_SEL_MASK                       (0x1U << FSPI_DUMM_CTRL_DUMM_SEL_SHIFT)                      /* 0x00000001 */
#define FSPI_DUMM_CTRL_DUMM_EXT_SHIFT                      (1U)
#define FSPI_DUMM_CTRL_DUMM_EXT_MASK                       (0x7FU << FSPI_DUMM_CTRL_DUMM_EXT_SHIFT)                     /* 0x000000FE */
/* CMD_EXT */
#define FSPI_CMD_EXT_OFFSET                                (0x78U)
#define FSPI_CMD_EXT_CMDF_EXT_SHIFT                        (0U)
#define FSPI_CMD_EXT_CMDF_EXT_MASK                         (0xFFFFU << FSPI_CMD_EXT_CMDF_EXT_SHIFT)                     /* 0x0000FFFF */
/* TRC_CTRL */
#define FSPI_TRC_CTRL_OFFSET                               (0x7CU)
#define FSPI_TRC_CTRL_TRC_EN_SHIFT                         (0U)
#define FSPI_TRC_CTRL_TRC_EN_MASK                          (0x1U << FSPI_TRC_CTRL_TRC_EN_SHIFT)                         /* 0x00000001 */
#define FSPI_TRC_CTRL_TRC_CYCLE_SHIFT                      (1U)
#define FSPI_TRC_CTRL_TRC_CYCLE_MASK                       (0xFFFFU << FSPI_TRC_CTRL_TRC_CYCLE_SHIFT)                   /* 0x0001FFFE */
/* DMATR */
#define FSPI_DMATR_OFFSET                                  (0x80U)
#define FSPI_DMATR_DMATR_SHIFT                             (0U)
#define FSPI_DMATR_DMATR_MASK                              (0x1U << FSPI_DMATR_DMATR_SHIFT)                             /* 0x00000001 */
/* DMAADDR */
#define FSPI_DMAADDR_OFFSET                                (0x84U)
#define FSPI_DMAADDR_DMAADDR_SHIFT                         (0U)
#define FSPI_DMAADDR_DMAADDR_MASK                          (0xFFFFFFFFU << FSPI_DMAADDR_DMAADDR_SHIFT)                  /* 0xFFFFFFFF */
/* LEN_CTRL */
#define FSPI_LEN_CTRL_OFFSET                               (0x88U)
#define FSPI_LEN_CTRL_TRB_SEL_SHIFT                        (0U)
#define FSPI_LEN_CTRL_TRB_SEL_MASK                         (0x1U << FSPI_LEN_CTRL_TRB_SEL_SHIFT)                        /* 0x00000001 */
/* LEN_EXT */
#define FSPI_LEN_EXT_OFFSET                                (0x8CU)
#define FSPI_LEN_EXT_TRB_EXT_SHIFT                         (0U)
#define FSPI_LEN_EXT_TRB_EXT_MASK                          (0xFFFFFFFFU << FSPI_LEN_EXT_TRB_EXT_SHIFT)                  /* 0xFFFFFFFF */
/* XMMCSR */
#define FSPI_XMMCSR_OFFSET                                 (0x94U)
#define FSPI_XMMCSR_SLOPOVER0_SHIFT                        (0U)
#define FSPI_XMMCSR_SLOPOVER0_MASK                         (0x1U << FSPI_XMMCSR_SLOPOVER0_SHIFT)                        /* 0x00000001 */
#define FSPI_XMMCSR_SLOPOVER1_SHIFT                        (1U)
#define FSPI_XMMCSR_SLOPOVER1_MASK                         (0x1U << FSPI_XMMCSR_SLOPOVER1_SHIFT)                        /* 0x00000002 */
/* HYPER_RSVD_ADDR */
#define FSPI_HYPER_RSVD_ADDR_OFFSET                        (0x98U)
#define FSPI_HYPER_RSVD_ADDR_HYPER_RSVD_ADDR_SHIFT         (0U)
#define FSPI_HYPER_RSVD_ADDR_HYPER_RSVD_ADDR_MASK          (0x1FFFU << FSPI_HYPER_RSVD_ADDR_HYPER_RSVD_ADDR_SHIFT)      /* 0x00001FFF */
/* VDMC0 */
#define FSPI_VDMC0_OFFSET                                  (0x9CU)
#define FSPI_VDMC0_MID_SHIFT                               (0U)
#define FSPI_VDMC0_MID_MASK                                (0xFU << FSPI_VDMC0_MID_SHIFT)                               /* 0x0000000F */
/* CMD */
#define FSPI_CMD_OFFSET                                    (0x100U)
#define FSPI_CMD_CMD_SHIFT                                 (0U)
#define FSPI_CMD_CMD_MASK                                  (0xFFU << FSPI_CMD_CMD_SHIFT)                                /* 0x000000FF */
#define FSPI_CMD_DUMM_SHIFT                                (8U)
#define FSPI_CMD_DUMM_MASK                                 (0xFU << FSPI_CMD_DUMM_SHIFT)                                /* 0x00000F00 */
#define FSPI_CMD_WR_SHIFT                                  (12U)
#define FSPI_CMD_WR_MASK                                   (0x1U << FSPI_CMD_WR_SHIFT)                                  /* 0x00001000 */
#define FSPI_CMD_CONT_SHIFT                                (13U)
#define FSPI_CMD_CONT_MASK                                 (0x1U << FSPI_CMD_CONT_SHIFT)                                /* 0x00002000 */
#define FSPI_CMD_ADDRB_SHIFT                               (14U)
#define FSPI_CMD_ADDRB_MASK                                (0x3U << FSPI_CMD_ADDRB_SHIFT)                               /* 0x0000C000 */
#define FSPI_CMD_TRB_SHIFT                                 (16U)
#define FSPI_CMD_TRB_MASK                                  (0x3FFFU << FSPI_CMD_TRB_SHIFT)                              /* 0x3FFF0000 */
#define FSPI_CMD_CS_SHIFT                                  (30U)
#define FSPI_CMD_CS_MASK                                   (0x3U << FSPI_CMD_CS_SHIFT)                                  /* 0xC0000000 */
/* ADDR */
#define FSPI_ADDR_OFFSET                                   (0x104U)
#define FSPI_ADDR_ADDR_SHIFT                               (0U)
#define FSPI_ADDR_ADDR_MASK                                (0xFFFFFFFFU << FSPI_ADDR_ADDR_SHIFT)                        /* 0xFFFFFFFF */
/* DATA */
#define FSPI_DATA_OFFSET                                   (0x108U)
#define FSPI_DATA_DATA_SHIFT                               (0U)
#define FSPI_DATA_DATA_MASK                                (0xFFFFFFFFU << FSPI_DATA_DATA_SHIFT)                        /* 0xFFFFFFFF */
/* CTRL1 */
#define FSPI_CTRL1_OFFSET                                  (0x200U)
#define FSPI_CTRL1_SPIM_SHIFT                              (0U)
#define FSPI_CTRL1_SPIM_MASK                               (0x1U << FSPI_CTRL1_SPIM_SHIFT)                              /* 0x00000001 */
#define FSPI_CTRL1_SHIFTPHASE_SHIFT                        (1U)
#define FSPI_CTRL1_SHIFTPHASE_MASK                         (0x1U << FSPI_CTRL1_SHIFTPHASE_SHIFT)                        /* 0x00000002 */
#define FSPI_CTRL1_DTR_MODE_SHIFT                          (2U)
#define FSPI_CTRL1_DTR_MODE_MASK                           (0x1U << FSPI_CTRL1_DTR_MODE_SHIFT)                          /* 0x00000004 */
#define FSPI_CTRL1_DAT_ORDER_SHIFT                         (3U)
#define FSPI_CTRL1_DAT_ORDER_MASK                          (0x1U << FSPI_CTRL1_DAT_ORDER_SHIFT)                         /* 0x00000008 */
#define FSPI_CTRL1_IDLE_CYCLE_SHIFT                        (4U)
#define FSPI_CTRL1_IDLE_CYCLE_MASK                         (0xFU << FSPI_CTRL1_IDLE_CYCLE_SHIFT)                        /* 0x000000F0 */
#define FSPI_CTRL1_CMDB_SHIFT                              (8U)
#define FSPI_CTRL1_CMDB_MASK                               (0x3U << FSPI_CTRL1_CMDB_SHIFT)                              /* 0x00000300 */
#define FSPI_CTRL1_ADRB_SHIFT                              (10U)
#define FSPI_CTRL1_ADRB_MASK                               (0x3U << FSPI_CTRL1_ADRB_SHIFT)                              /* 0x00000C00 */
#define FSPI_CTRL1_DATB_SHIFT                              (12U)
#define FSPI_CTRL1_DATB_MASK                               (0x3U << FSPI_CTRL1_DATB_SHIFT)                              /* 0x00003000 */
#define FSPI_CTRL1_CMDB16_SHIFT                            (14U)
#define FSPI_CTRL1_CMDB16_MASK                             (0x1U << FSPI_CTRL1_CMDB16_SHIFT)                            /* 0x00004000 */
#define FSPI_CTRL1_ADRB16_SHIFT                            (15U)
#define FSPI_CTRL1_ADRB16_MASK                             (0x1U << FSPI_CTRL1_ADRB16_SHIFT)                            /* 0x00008000 */
#define FSPI_CTRL1_DATAB16_SHIFT                           (16U)
#define FSPI_CTRL1_DATAB16_MASK                            (0x1U << FSPI_CTRL1_DATAB16_SHIFT)                           /* 0x00010000 */
#define FSPI_CTRL1_DQS_MODE_SHIFT                          (17U)
#define FSPI_CTRL1_DQS_MODE_MASK                           (0x1U << FSPI_CTRL1_DQS_MODE_SHIFT)                          /* 0x00020000 */
#define FSPI_CTRL1_DTR_RDC_SEL_SHIFT                       (18U)
#define FSPI_CTRL1_DTR_RDC_SEL_MASK                        (0x1U << FSPI_CTRL1_DTR_RDC_SEL_SHIFT)                       /* 0x00040000 */
#define FSPI_CTRL1_CMD_STR_SHIFT                           (19U)
#define FSPI_CTRL1_CMD_STR_MASK                            (0x1U << FSPI_CTRL1_CMD_STR_SHIFT)                           /* 0x00080000 */
#define FSPI_CTRL1_ADDR_STR_SHIFT                          (20U)
#define FSPI_CTRL1_ADDR_STR_MASK                           (0x1U << FSPI_CTRL1_ADDR_STR_SHIFT)                          /* 0x00100000 */
#define FSPI_CTRL1_DBL_DUMM_CTRL_SHIFT                     (21U)
#define FSPI_CTRL1_DBL_DUMM_CTRL_MASK                      (0x1U << FSPI_CTRL1_DBL_DUMM_CTRL_SHIFT)                     /* 0x00200000 */
#define FSPI_CTRL1_DUMM_OVLP_SHIFT                         (22U)
#define FSPI_CTRL1_DUMM_OVLP_MASK                          (0x3U << FSPI_CTRL1_DUMM_OVLP_SHIFT)                         /* 0x00C00000 */
#define FSPI_CTRL1_INTRNL_CLK_MODE_SHIFT                   (24U)
#define FSPI_CTRL1_INTRNL_CLK_MODE_MASK                    (0x1U << FSPI_CTRL1_INTRNL_CLK_MODE_SHIFT)                   /* 0x01000000 */
#define FSPI_CTRL1_HYPER_ADDR_EN_SHIFT                     (25U)
#define FSPI_CTRL1_HYPER_ADDR_EN_MASK                      (0x1U << FSPI_CTRL1_HYPER_ADDR_EN_SHIFT)                     /* 0x02000000 */
#define FSPI_CTRL1_HYPER_RSVD_EN_SHIFT                     (26U)
#define FSPI_CTRL1_HYPER_RSVD_EN_MASK                      (0x1U << FSPI_CTRL1_HYPER_RSVD_EN_SHIFT)                     /* 0x04000000 */
#define FSPI_CTRL1_CMD_CTRL_SHIFT                          (27U)
#define FSPI_CTRL1_CMD_CTRL_MASK                           (0x3U << FSPI_CTRL1_CMD_CTRL_SHIFT)                          /* 0x18000000 */
#define FSPI_CTRL1_WP_EN_SHIFT                             (29U)
#define FSPI_CTRL1_WP_EN_MASK                              (0x1U << FSPI_CTRL1_WP_EN_SHIFT)                             /* 0x20000000 */
/* AX1 */
#define FSPI_AX1_OFFSET                                    (0x214U)
#define FSPI_AX1_AX_SHIFT                                  (0U)
#define FSPI_AX1_AX_MASK                                   (0xFFU << FSPI_AX1_AX_SHIFT)                                 /* 0x000000FF */
/* ABIT1 */
#define FSPI_ABIT1_OFFSET                                  (0x218U)
#define FSPI_ABIT1_ABIT_SHIFT                              (0U)
#define FSPI_ABIT1_ABIT_MASK                               (0x3FU << FSPI_ABIT1_ABIT_SHIFT)                             /* 0x0000003F */
/* DBG_IO_CTRL */
#define FSPI_DBG_IO_CTRL_OFFSET                            (0x22CU)
#define FSPI_DBG_IO_CTRL_DBG_OUT0_MUX_SHIFT                (0U)
#define FSPI_DBG_IO_CTRL_DBG_OUT0_MUX_MASK                 (0x3U << FSPI_DBG_IO_CTRL_DBG_OUT0_MUX_SHIFT)                /* 0x00000003 */
#define FSPI_DBG_IO_CTRL_DBG_OUT1_MUX_SHIFT                (2U)
#define FSPI_DBG_IO_CTRL_DBG_OUT1_MUX_MASK                 (0x3U << FSPI_DBG_IO_CTRL_DBG_OUT1_MUX_SHIFT)                /* 0x0000000C */
#define FSPI_DBG_IO_CTRL_DLL_DBG_EN_SHIFT                  (16U)
#define FSPI_DBG_IO_CTRL_DLL_DBG_EN_MASK                   (0x1U << FSPI_DBG_IO_CTRL_DLL_DBG_EN_SHIFT)                  /* 0x00010000 */
/* DLL_CTRL1 */
#define FSPI_DLL_CTRL1_OFFSET                              (0x23CU)
#define FSPI_DLL_CTRL1_SMP_DLL_CFG_SHIFT                   (0U)
#define FSPI_DLL_CTRL1_SMP_DLL_CFG_MASK                    (0x1FFU << FSPI_DLL_CTRL1_SMP_DLL_CFG_SHIFT)                 /* 0x000001FF */
#define FSPI_DLL_CTRL1_SCLK_SMP_SEL_SHIFT                  (15U)
#define FSPI_DLL_CTRL1_SCLK_SMP_SEL_MASK                   (0x1U << FSPI_DLL_CTRL1_SCLK_SMP_SEL_SHIFT)                  /* 0x00008000 */
#define FSPI_DLL_CTRL1_DQS1_DLL_CFG_SHIFT                  (16U)
#define FSPI_DLL_CTRL1_DQS1_DLL_CFG_MASK                   (0x1FFU << FSPI_DLL_CTRL1_DQS1_DLL_CFG_SHIFT)                /* 0x01FF0000 */
#define FSPI_DLL_CTRL1_DQS1_SMP_SEL_SHIFT                  (31U)
#define FSPI_DLL_CTRL1_DQS1_SMP_SEL_MASK                   (0x1U << FSPI_DLL_CTRL1_DQS1_SMP_SEL_SHIFT)                  /* 0x80000000 */
/* XMMC_WCMD1 */
#define FSPI_XMMC_WCMD1_OFFSET                             (0x250U)
#define FSPI_XMMC_WCMD1_CMD_SHIFT                          (0U)
#define FSPI_XMMC_WCMD1_CMD_MASK                           (0xFFU << FSPI_XMMC_WCMD1_CMD_SHIFT)                         /* 0x000000FF */
#define FSPI_XMMC_WCMD1_DUMM_SHIFT                         (8U)
#define FSPI_XMMC_WCMD1_DUMM_MASK                          (0xFU << FSPI_XMMC_WCMD1_DUMM_SHIFT)                         /* 0x00000F00 */
#define FSPI_XMMC_WCMD1_CONT_SHIFT                         (13U)
#define FSPI_XMMC_WCMD1_CONT_MASK                          (0x1U << FSPI_XMMC_WCMD1_CONT_SHIFT)                         /* 0x00002000 */
#define FSPI_XMMC_WCMD1_ADDRB_SHIFT                        (14U)
#define FSPI_XMMC_WCMD1_ADDRB_MASK                         (0x3U << FSPI_XMMC_WCMD1_ADDRB_SHIFT)                        /* 0x0000C000 */
#define FSPI_XMMC_WCMD1_CMDF_EXT_SHIFT                     (16U)
#define FSPI_XMMC_WCMD1_CMDF_EXT_MASK                      (0xFFFFU << FSPI_XMMC_WCMD1_CMDF_EXT_SHIFT)                  /* 0xFFFF0000 */
/* XMMC_RCMD1 */
#define FSPI_XMMC_RCMD1_OFFSET                             (0x254U)
#define FSPI_XMMC_RCMD1_CMD_SHIFT                          (0U)
#define FSPI_XMMC_RCMD1_CMD_MASK                           (0xFFU << FSPI_XMMC_RCMD1_CMD_SHIFT)                         /* 0x000000FF */
#define FSPI_XMMC_RCMD1_DUMM_SHIFT                         (8U)
#define FSPI_XMMC_RCMD1_DUMM_MASK                          (0xFU << FSPI_XMMC_RCMD1_DUMM_SHIFT)                         /* 0x00000F00 */
#define FSPI_XMMC_RCMD1_CONT_SHIFT                         (13U)
#define FSPI_XMMC_RCMD1_CONT_MASK                          (0x1U << FSPI_XMMC_RCMD1_CONT_SHIFT)                         /* 0x00002000 */
#define FSPI_XMMC_RCMD1_ADDRB_SHIFT                        (14U)
#define FSPI_XMMC_RCMD1_ADDRB_MASK                         (0x3U << FSPI_XMMC_RCMD1_ADDRB_SHIFT)                        /* 0x0000C000 */
#define FSPI_XMMC_RCMD1_CMDF_EXT_SHIFT                     (16U)
#define FSPI_XMMC_RCMD1_CMDF_EXT_MASK                      (0xFFFFU << FSPI_XMMC_RCMD1_CMDF_EXT_SHIFT)                  /* 0xFFFF0000 */
/* DEVSIZE1 */
#define FSPI_DEVSIZE1_OFFSET                               (0x264U)
#define FSPI_DEVSIZE1_DSIZE_SHIFT                          (0U)
#define FSPI_DEVSIZE1_DSIZE_MASK                           (0x1FU << FSPI_DEVSIZE1_DSIZE_SHIFT)                         /* 0x0000001F */
/* TME1 */
#define FSPI_TME1_OFFSET                                   (0x268U)
#define FSPI_TME1_SCLK_INATM_EN_SHIFT                      (1U)
#define FSPI_TME1_SCLK_INATM_EN_MASK                       (0x1U << FSPI_TME1_SCLK_INATM_EN_SHIFT)                      /* 0x00000002 */
/* VDMC1 */
#define FSPI_VDMC1_OFFSET                                  (0x29CU)
#define FSPI_VDMC1_MID_SHIFT                               (0U)
#define FSPI_VDMC1_MID_MASK                                (0xFU << FSPI_VDMC1_MID_SHIFT)                               /* 0x0000000F */
/******************************************DMA*******************************************/
/* DSR */
#define DMA_DSR_OFFSET                                     (0x0U)
#define DMA_DSR                                            (0x0U)
#define DMA_DSR_FIELD0000_SHIFT                            (0U)
#define DMA_DSR_FIELD0000_MASK                             (0xFU << DMA_DSR_FIELD0000_SHIFT)                            /* 0x0000000F */
#define DMA_DSR_FIELD0002_SHIFT                            (4U)
#define DMA_DSR_FIELD0002_MASK                             (0x1FU << DMA_DSR_FIELD0002_SHIFT)                           /* 0x000001F0 */
#define DMA_DSR_FIELD0001_SHIFT                            (9U)
#define DMA_DSR_FIELD0001_MASK                             (0x1U << DMA_DSR_FIELD0001_SHIFT)                            /* 0x00000200 */
/* DPC */
#define DMA_DPC_OFFSET                                     (0x4U)
#define DMA_DPC                                            (0x0U)
#define DMA_DPC_FIELD0000_SHIFT                            (0U)
#define DMA_DPC_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_DPC_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* INTEN */
#define DMA_INTEN_OFFSET                                   (0x20U)
#define DMA_INTEN_FIELD0000_SHIFT                          (0U)
#define DMA_INTEN_FIELD0000_MASK                           (0xFFFFFFFFU << DMA_INTEN_FIELD0000_SHIFT)                   /* 0xFFFFFFFF */
/* EVENT_RIS */
#define DMA_EVENT_RIS_OFFSET                               (0x24U)
#define DMA_EVENT_RIS                                      (0x0U)
#define DMA_EVENT_RIS_FIELD0000_SHIFT                      (0U)
#define DMA_EVENT_RIS_FIELD0000_MASK                       (0xFFFFFFFFU << DMA_EVENT_RIS_FIELD0000_SHIFT)               /* 0xFFFFFFFF */
/* INTMIS */
#define DMA_INTMIS_OFFSET                                  (0x28U)
#define DMA_INTMIS                                         (0x0U)
#define DMA_INTMIS_FIELD0000_SHIFT                         (0U)
#define DMA_INTMIS_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTMIS_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* INTCLR */
#define DMA_INTCLR_OFFSET                                  (0x2CU)
#define DMA_INTCLR_FIELD0000_SHIFT                         (0U)
#define DMA_INTCLR_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTCLR_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* FSRD */
#define DMA_FSRD_OFFSET                                    (0x30U)
#define DMA_FSRD                                           (0x0U)
#define DMA_FSRD_FIELD0000_SHIFT                           (0U)
#define DMA_FSRD_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRD_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FSRC */
#define DMA_FSRC_OFFSET                                    (0x34U)
#define DMA_FSRC                                           (0x0U)
#define DMA_FSRC_FIELD0000_SHIFT                           (0U)
#define DMA_FSRC_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRC_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FTRD */
#define DMA_FTRD_OFFSET                                    (0x38U)
#define DMA_FTRD_FIELD0000_SHIFT                           (0U)
#define DMA_FTRD_FIELD0000_MASK                            (0x1U << DMA_FTRD_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTRD_FIELD0005_SHIFT                           (1U)
#define DMA_FTRD_FIELD0005_MASK                            (0x1U << DMA_FTRD_FIELD0005_SHIFT)                           /* 0x00000002 */
#define DMA_FTRD_FIELD0004_SHIFT                           (4U)
#define DMA_FTRD_FIELD0004_MASK                            (0x1U << DMA_FTRD_FIELD0004_SHIFT)                           /* 0x00000010 */
#define DMA_FTRD_FIELD0003_SHIFT                           (5U)
#define DMA_FTRD_FIELD0003_MASK                            (0x1U << DMA_FTRD_FIELD0003_SHIFT)                           /* 0x00000020 */
#define DMA_FTRD_FIELD0002_SHIFT                           (16U)
#define DMA_FTRD_FIELD0002_MASK                            (0x1U << DMA_FTRD_FIELD0002_SHIFT)                           /* 0x00010000 */
#define DMA_FTRD_FIELD0001_SHIFT                           (30U)
#define DMA_FTRD_FIELD0001_MASK                            (0x1U << DMA_FTRD_FIELD0001_SHIFT)                           /* 0x40000000 */
/* FTR0 */
#define DMA_FTR0_OFFSET                                    (0x40U)
#define DMA_FTR0                                           (0x0U)
#define DMA_FTR0_FIELD0000_SHIFT                           (0U)
#define DMA_FTR0_FIELD0000_MASK                            (0x1U << DMA_FTR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR0_FIELD0011_SHIFT                           (1U)
#define DMA_FTR0_FIELD0011_MASK                            (0x1U << DMA_FTR0_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR0_FIELD0010_SHIFT                           (5U)
#define DMA_FTR0_FIELD0010_MASK                            (0x1U << DMA_FTR0_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR0_FIELD0009_SHIFT                           (6U)
#define DMA_FTR0_FIELD0009_MASK                            (0x1U << DMA_FTR0_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR0_FIELD0008_SHIFT                           (7U)
#define DMA_FTR0_FIELD0008_MASK                            (0x1U << DMA_FTR0_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR0_FIELD0007_SHIFT                           (12U)
#define DMA_FTR0_FIELD0007_MASK                            (0x1U << DMA_FTR0_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR0_FIELD0006_SHIFT                           (13U)
#define DMA_FTR0_FIELD0006_MASK                            (0x1U << DMA_FTR0_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR0_FIELD0005_SHIFT                           (16U)
#define DMA_FTR0_FIELD0005_MASK                            (0x1U << DMA_FTR0_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR0_FIELD0004_SHIFT                           (17U)
#define DMA_FTR0_FIELD0004_MASK                            (0x1U << DMA_FTR0_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR0_FIELD0003_SHIFT                           (18U)
#define DMA_FTR0_FIELD0003_MASK                            (0x1U << DMA_FTR0_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR0_FIELD0002_SHIFT                           (30U)
#define DMA_FTR0_FIELD0002_MASK                            (0x1U << DMA_FTR0_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR0_FIELD0001_SHIFT                           (31U)
#define DMA_FTR0_FIELD0001_MASK                            (0x1U << DMA_FTR0_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR1 */
#define DMA_FTR1_OFFSET                                    (0x44U)
#define DMA_FTR1                                           (0x0U)
#define DMA_FTR1_FIELD0000_SHIFT                           (0U)
#define DMA_FTR1_FIELD0000_MASK                            (0x1U << DMA_FTR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR1_FIELD0011_SHIFT                           (1U)
#define DMA_FTR1_FIELD0011_MASK                            (0x1U << DMA_FTR1_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR1_FIELD0010_SHIFT                           (5U)
#define DMA_FTR1_FIELD0010_MASK                            (0x1U << DMA_FTR1_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR1_FIELD0009_SHIFT                           (6U)
#define DMA_FTR1_FIELD0009_MASK                            (0x1U << DMA_FTR1_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR1_FIELD0008_SHIFT                           (7U)
#define DMA_FTR1_FIELD0008_MASK                            (0x1U << DMA_FTR1_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR1_FIELD0007_SHIFT                           (12U)
#define DMA_FTR1_FIELD0007_MASK                            (0x1U << DMA_FTR1_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR1_FIELD0006_SHIFT                           (13U)
#define DMA_FTR1_FIELD0006_MASK                            (0x1U << DMA_FTR1_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR1_FIELD0005_SHIFT                           (16U)
#define DMA_FTR1_FIELD0005_MASK                            (0x1U << DMA_FTR1_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR1_FIELD0004_SHIFT                           (17U)
#define DMA_FTR1_FIELD0004_MASK                            (0x1U << DMA_FTR1_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR1_FIELD0003_SHIFT                           (18U)
#define DMA_FTR1_FIELD0003_MASK                            (0x1U << DMA_FTR1_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR1_FIELD0002_SHIFT                           (30U)
#define DMA_FTR1_FIELD0002_MASK                            (0x1U << DMA_FTR1_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR1_FIELD0001_SHIFT                           (31U)
#define DMA_FTR1_FIELD0001_MASK                            (0x1U << DMA_FTR1_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR2 */
#define DMA_FTR2_OFFSET                                    (0x48U)
#define DMA_FTR2                                           (0x0U)
#define DMA_FTR2_FIELD0000_SHIFT                           (0U)
#define DMA_FTR2_FIELD0000_MASK                            (0x1U << DMA_FTR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR2_FIELD0011_SHIFT                           (1U)
#define DMA_FTR2_FIELD0011_MASK                            (0x1U << DMA_FTR2_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR2_FIELD0010_SHIFT                           (5U)
#define DMA_FTR2_FIELD0010_MASK                            (0x1U << DMA_FTR2_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR2_FIELD0009_SHIFT                           (6U)
#define DMA_FTR2_FIELD0009_MASK                            (0x1U << DMA_FTR2_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR2_FIELD0008_SHIFT                           (7U)
#define DMA_FTR2_FIELD0008_MASK                            (0x1U << DMA_FTR2_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR2_FIELD0007_SHIFT                           (12U)
#define DMA_FTR2_FIELD0007_MASK                            (0x1U << DMA_FTR2_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR2_FIELD0006_SHIFT                           (13U)
#define DMA_FTR2_FIELD0006_MASK                            (0x1U << DMA_FTR2_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR2_FIELD0005_SHIFT                           (16U)
#define DMA_FTR2_FIELD0005_MASK                            (0x1U << DMA_FTR2_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR2_FIELD0004_SHIFT                           (17U)
#define DMA_FTR2_FIELD0004_MASK                            (0x1U << DMA_FTR2_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR2_FIELD0003_SHIFT                           (18U)
#define DMA_FTR2_FIELD0003_MASK                            (0x1U << DMA_FTR2_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR2_FIELD0002_SHIFT                           (30U)
#define DMA_FTR2_FIELD0002_MASK                            (0x1U << DMA_FTR2_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR2_FIELD0001_SHIFT                           (31U)
#define DMA_FTR2_FIELD0001_MASK                            (0x1U << DMA_FTR2_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR3 */
#define DMA_FTR3_OFFSET                                    (0x4CU)
#define DMA_FTR3                                           (0x0U)
#define DMA_FTR3_FIELD0000_SHIFT                           (0U)
#define DMA_FTR3_FIELD0000_MASK                            (0x1U << DMA_FTR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR3_FIELD0011_SHIFT                           (1U)
#define DMA_FTR3_FIELD0011_MASK                            (0x1U << DMA_FTR3_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR3_FIELD0010_SHIFT                           (5U)
#define DMA_FTR3_FIELD0010_MASK                            (0x1U << DMA_FTR3_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR3_FIELD0009_SHIFT                           (6U)
#define DMA_FTR3_FIELD0009_MASK                            (0x1U << DMA_FTR3_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR3_FIELD0008_SHIFT                           (7U)
#define DMA_FTR3_FIELD0008_MASK                            (0x1U << DMA_FTR3_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR3_FIELD0007_SHIFT                           (12U)
#define DMA_FTR3_FIELD0007_MASK                            (0x1U << DMA_FTR3_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR3_FIELD0006_SHIFT                           (13U)
#define DMA_FTR3_FIELD0006_MASK                            (0x1U << DMA_FTR3_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR3_FIELD0005_SHIFT                           (16U)
#define DMA_FTR3_FIELD0005_MASK                            (0x1U << DMA_FTR3_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR3_FIELD0004_SHIFT                           (17U)
#define DMA_FTR3_FIELD0004_MASK                            (0x1U << DMA_FTR3_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR3_FIELD0003_SHIFT                           (18U)
#define DMA_FTR3_FIELD0003_MASK                            (0x1U << DMA_FTR3_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR3_FIELD0002_SHIFT                           (30U)
#define DMA_FTR3_FIELD0002_MASK                            (0x1U << DMA_FTR3_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR3_FIELD0001_SHIFT                           (31U)
#define DMA_FTR3_FIELD0001_MASK                            (0x1U << DMA_FTR3_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR4 */
#define DMA_FTR4_OFFSET                                    (0x50U)
#define DMA_FTR4                                           (0x0U)
#define DMA_FTR4_FIELD0000_SHIFT                           (0U)
#define DMA_FTR4_FIELD0000_MASK                            (0x1U << DMA_FTR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR4_FIELD0011_SHIFT                           (1U)
#define DMA_FTR4_FIELD0011_MASK                            (0x1U << DMA_FTR4_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR4_FIELD0010_SHIFT                           (5U)
#define DMA_FTR4_FIELD0010_MASK                            (0x1U << DMA_FTR4_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR4_FIELD0009_SHIFT                           (6U)
#define DMA_FTR4_FIELD0009_MASK                            (0x1U << DMA_FTR4_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR4_FIELD0008_SHIFT                           (7U)
#define DMA_FTR4_FIELD0008_MASK                            (0x1U << DMA_FTR4_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR4_FIELD0007_SHIFT                           (12U)
#define DMA_FTR4_FIELD0007_MASK                            (0x1U << DMA_FTR4_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR4_FIELD0006_SHIFT                           (13U)
#define DMA_FTR4_FIELD0006_MASK                            (0x1U << DMA_FTR4_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR4_FIELD0005_SHIFT                           (16U)
#define DMA_FTR4_FIELD0005_MASK                            (0x1U << DMA_FTR4_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR4_FIELD0004_SHIFT                           (17U)
#define DMA_FTR4_FIELD0004_MASK                            (0x1U << DMA_FTR4_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR4_FIELD0003_SHIFT                           (18U)
#define DMA_FTR4_FIELD0003_MASK                            (0x1U << DMA_FTR4_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR4_FIELD0002_SHIFT                           (30U)
#define DMA_FTR4_FIELD0002_MASK                            (0x1U << DMA_FTR4_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR4_FIELD0001_SHIFT                           (31U)
#define DMA_FTR4_FIELD0001_MASK                            (0x1U << DMA_FTR4_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR5 */
#define DMA_FTR5_OFFSET                                    (0x54U)
#define DMA_FTR5                                           (0x0U)
#define DMA_FTR5_FIELD0000_SHIFT                           (0U)
#define DMA_FTR5_FIELD0000_MASK                            (0x1U << DMA_FTR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR5_FIELD0011_SHIFT                           (1U)
#define DMA_FTR5_FIELD0011_MASK                            (0x1U << DMA_FTR5_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR5_FIELD0010_SHIFT                           (5U)
#define DMA_FTR5_FIELD0010_MASK                            (0x1U << DMA_FTR5_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR5_FIELD0009_SHIFT                           (6U)
#define DMA_FTR5_FIELD0009_MASK                            (0x1U << DMA_FTR5_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR5_FIELD0008_SHIFT                           (7U)
#define DMA_FTR5_FIELD0008_MASK                            (0x1U << DMA_FTR5_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR5_FIELD0007_SHIFT                           (12U)
#define DMA_FTR5_FIELD0007_MASK                            (0x1U << DMA_FTR5_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR5_FIELD0006_SHIFT                           (13U)
#define DMA_FTR5_FIELD0006_MASK                            (0x1U << DMA_FTR5_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR5_FIELD0005_SHIFT                           (16U)
#define DMA_FTR5_FIELD0005_MASK                            (0x1U << DMA_FTR5_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR5_FIELD0004_SHIFT                           (17U)
#define DMA_FTR5_FIELD0004_MASK                            (0x1U << DMA_FTR5_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR5_FIELD0003_SHIFT                           (18U)
#define DMA_FTR5_FIELD0003_MASK                            (0x1U << DMA_FTR5_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR5_FIELD0002_SHIFT                           (30U)
#define DMA_FTR5_FIELD0002_MASK                            (0x1U << DMA_FTR5_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR5_FIELD0001_SHIFT                           (31U)
#define DMA_FTR5_FIELD0001_MASK                            (0x1U << DMA_FTR5_FIELD0001_SHIFT)                           /* 0x80000000 */
/* CSR0 */
#define DMA_CSR0_OFFSET                                    (0x100U)
#define DMA_CSR0                                           (0x0U)
#define DMA_CSR0_FIELD0000_SHIFT                           (0U)
#define DMA_CSR0_FIELD0000_MASK                            (0xFU << DMA_CSR0_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR0_FIELD0004_SHIFT                           (4U)
#define DMA_CSR0_FIELD0004_MASK                            (0x1FU << DMA_CSR0_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR0_FIELD0003_SHIFT                           (14U)
#define DMA_CSR0_FIELD0003_MASK                            (0x1U << DMA_CSR0_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR0_FIELD0002_SHIFT                           (15U)
#define DMA_CSR0_FIELD0002_MASK                            (0x1U << DMA_CSR0_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR0_FIELD0001_SHIFT                           (21U)
#define DMA_CSR0_FIELD0001_MASK                            (0x1U << DMA_CSR0_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC0 */
#define DMA_CPC0_OFFSET                                    (0x104U)
#define DMA_CPC0                                           (0x0U)
#define DMA_CPC0_FIELD0000_SHIFT                           (0U)
#define DMA_CPC0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR1 */
#define DMA_CSR1_OFFSET                                    (0x108U)
#define DMA_CSR1                                           (0x0U)
#define DMA_CSR1_FIELD0000_SHIFT                           (0U)
#define DMA_CSR1_FIELD0000_MASK                            (0xFU << DMA_CSR1_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR1_FIELD0004_SHIFT                           (4U)
#define DMA_CSR1_FIELD0004_MASK                            (0x1FU << DMA_CSR1_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR1_FIELD0003_SHIFT                           (14U)
#define DMA_CSR1_FIELD0003_MASK                            (0x1U << DMA_CSR1_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR1_FIELD0002_SHIFT                           (15U)
#define DMA_CSR1_FIELD0002_MASK                            (0x1U << DMA_CSR1_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR1_FIELD0001_SHIFT                           (21U)
#define DMA_CSR1_FIELD0001_MASK                            (0x1U << DMA_CSR1_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC1 */
#define DMA_CPC1_OFFSET                                    (0x10CU)
#define DMA_CPC1                                           (0x0U)
#define DMA_CPC1_FIELD0000_SHIFT                           (0U)
#define DMA_CPC1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR2 */
#define DMA_CSR2_OFFSET                                    (0x110U)
#define DMA_CSR2                                           (0x0U)
#define DMA_CSR2_FIELD0000_SHIFT                           (0U)
#define DMA_CSR2_FIELD0000_MASK                            (0xFU << DMA_CSR2_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR2_FIELD0004_SHIFT                           (4U)
#define DMA_CSR2_FIELD0004_MASK                            (0x1FU << DMA_CSR2_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR2_FIELD0003_SHIFT                           (14U)
#define DMA_CSR2_FIELD0003_MASK                            (0x1U << DMA_CSR2_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR2_FIELD0002_SHIFT                           (15U)
#define DMA_CSR2_FIELD0002_MASK                            (0x1U << DMA_CSR2_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR2_FIELD0001_SHIFT                           (21U)
#define DMA_CSR2_FIELD0001_MASK                            (0x1U << DMA_CSR2_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC2 */
#define DMA_CPC2_OFFSET                                    (0x114U)
#define DMA_CPC2                                           (0x0U)
#define DMA_CPC2_FIELD0000_SHIFT                           (0U)
#define DMA_CPC2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR3 */
#define DMA_CSR3_OFFSET                                    (0x118U)
#define DMA_CSR3                                           (0x0U)
#define DMA_CSR3_FIELD0000_SHIFT                           (0U)
#define DMA_CSR3_FIELD0000_MASK                            (0xFU << DMA_CSR3_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR3_FIELD0004_SHIFT                           (4U)
#define DMA_CSR3_FIELD0004_MASK                            (0x1FU << DMA_CSR3_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR3_FIELD0003_SHIFT                           (14U)
#define DMA_CSR3_FIELD0003_MASK                            (0x1U << DMA_CSR3_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR3_FIELD0002_SHIFT                           (15U)
#define DMA_CSR3_FIELD0002_MASK                            (0x1U << DMA_CSR3_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR3_FIELD0001_SHIFT                           (21U)
#define DMA_CSR3_FIELD0001_MASK                            (0x1U << DMA_CSR3_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC3 */
#define DMA_CPC3_OFFSET                                    (0x11CU)
#define DMA_CPC3                                           (0x0U)
#define DMA_CPC3_FIELD0000_SHIFT                           (0U)
#define DMA_CPC3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR4 */
#define DMA_CSR4_OFFSET                                    (0x120U)
#define DMA_CSR4                                           (0x0U)
#define DMA_CSR4_FIELD0000_SHIFT                           (0U)
#define DMA_CSR4_FIELD0000_MASK                            (0xFU << DMA_CSR4_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR4_FIELD0004_SHIFT                           (4U)
#define DMA_CSR4_FIELD0004_MASK                            (0x1FU << DMA_CSR4_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR4_FIELD0003_SHIFT                           (14U)
#define DMA_CSR4_FIELD0003_MASK                            (0x1U << DMA_CSR4_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR4_FIELD0002_SHIFT                           (15U)
#define DMA_CSR4_FIELD0002_MASK                            (0x1U << DMA_CSR4_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR4_FIELD0001_SHIFT                           (21U)
#define DMA_CSR4_FIELD0001_MASK                            (0x1U << DMA_CSR4_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC4 */
#define DMA_CPC4_OFFSET                                    (0x124U)
#define DMA_CPC4                                           (0x0U)
#define DMA_CPC4_FIELD0000_SHIFT                           (0U)
#define DMA_CPC4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR5 */
#define DMA_CSR5_OFFSET                                    (0x128U)
#define DMA_CSR5                                           (0x0U)
#define DMA_CSR5_FIELD0000_SHIFT                           (0U)
#define DMA_CSR5_FIELD0000_MASK                            (0xFU << DMA_CSR5_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR5_FIELD0004_SHIFT                           (4U)
#define DMA_CSR5_FIELD0004_MASK                            (0x1FU << DMA_CSR5_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR5_FIELD0003_SHIFT                           (14U)
#define DMA_CSR5_FIELD0003_MASK                            (0x1U << DMA_CSR5_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR5_FIELD0002_SHIFT                           (15U)
#define DMA_CSR5_FIELD0002_MASK                            (0x1U << DMA_CSR5_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR5_FIELD0001_SHIFT                           (21U)
#define DMA_CSR5_FIELD0001_MASK                            (0x1U << DMA_CSR5_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC5 */
#define DMA_CPC5_OFFSET                                    (0x12CU)
#define DMA_CPC5                                           (0x0U)
#define DMA_CPC5_FIELD0000_SHIFT                           (0U)
#define DMA_CPC5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* SAR0 */
#define DMA_SAR0_OFFSET                                    (0x400U)
#define DMA_SAR0                                           (0x0U)
#define DMA_SAR0_FIELD0000_SHIFT                           (0U)
#define DMA_SAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR0 */
#define DMA_DAR0_OFFSET                                    (0x404U)
#define DMA_DAR0                                           (0x0U)
#define DMA_DAR0_FIELD0000_SHIFT                           (0U)
#define DMA_DAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR0 */
#define DMA_CCR0_OFFSET                                    (0x408U)
#define DMA_CCR0                                           (0x0U)
#define DMA_CCR0_FIELD0000_SHIFT                           (0U)
#define DMA_CCR0_FIELD0000_MASK                            (0x1U << DMA_CCR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR0_FIELD0009_SHIFT                           (1U)
#define DMA_CCR0_FIELD0009_MASK                            (0x7U << DMA_CCR0_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR0_FIELD0008_SHIFT                           (4U)
#define DMA_CCR0_FIELD0008_MASK                            (0xFU << DMA_CCR0_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR0_FIELD0007_SHIFT                           (8U)
#define DMA_CCR0_FIELD0007_MASK                            (0x7U << DMA_CCR0_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR0_FIELD0006_SHIFT                           (11U)
#define DMA_CCR0_FIELD0006_MASK                            (0x7U << DMA_CCR0_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR0_FIELD0005_SHIFT                           (14U)
#define DMA_CCR0_FIELD0005_MASK                            (0x1U << DMA_CCR0_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR0_FIELD0004_SHIFT                           (15U)
#define DMA_CCR0_FIELD0004_MASK                            (0x7U << DMA_CCR0_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR0_FIELD0003_SHIFT                           (18U)
#define DMA_CCR0_FIELD0003_MASK                            (0xFU << DMA_CCR0_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR0_FIELD0002_SHIFT                           (22U)
#define DMA_CCR0_FIELD0002_MASK                            (0x7U << DMA_CCR0_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR0_FIELD0001_SHIFT                           (25U)
#define DMA_CCR0_FIELD0001_MASK                            (0x7U << DMA_CCR0_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_0 */
#define DMA_LC0_0_OFFSET                                   (0x40CU)
#define DMA_LC0_0                                          (0x0U)
#define DMA_LC0_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_0_FIELD0000_MASK                           (0xFFU << DMA_LC0_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_0 */
#define DMA_LC1_0_OFFSET                                   (0x410U)
#define DMA_LC1_0                                          (0x0U)
#define DMA_LC1_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_0_FIELD0000_MASK                           (0xFFU << DMA_LC1_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING0_0 */
#define DMA_PADDING0_0_OFFSET                              (0x414U)
/* PADDING0_1 */
#define DMA_PADDING0_1_OFFSET                              (0x418U)
/* PADDING0_2 */
#define DMA_PADDING0_2_OFFSET                              (0x41CU)
/* SAR1 */
#define DMA_SAR1_OFFSET                                    (0x420U)
#define DMA_SAR1                                           (0x0U)
#define DMA_SAR1_FIELD0000_SHIFT                           (0U)
#define DMA_SAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR1 */
#define DMA_DAR1_OFFSET                                    (0x424U)
#define DMA_DAR1                                           (0x0U)
#define DMA_DAR1_FIELD0000_SHIFT                           (0U)
#define DMA_DAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR1 */
#define DMA_CCR1_OFFSET                                    (0x428U)
#define DMA_CCR1                                           (0x0U)
#define DMA_CCR1_FIELD0000_SHIFT                           (0U)
#define DMA_CCR1_FIELD0000_MASK                            (0x1U << DMA_CCR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR1_FIELD0009_SHIFT                           (1U)
#define DMA_CCR1_FIELD0009_MASK                            (0x7U << DMA_CCR1_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR1_FIELD0008_SHIFT                           (4U)
#define DMA_CCR1_FIELD0008_MASK                            (0xFU << DMA_CCR1_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR1_FIELD0007_SHIFT                           (8U)
#define DMA_CCR1_FIELD0007_MASK                            (0x7U << DMA_CCR1_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR1_FIELD0006_SHIFT                           (11U)
#define DMA_CCR1_FIELD0006_MASK                            (0x7U << DMA_CCR1_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR1_FIELD0005_SHIFT                           (14U)
#define DMA_CCR1_FIELD0005_MASK                            (0x1U << DMA_CCR1_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR1_FIELD0004_SHIFT                           (15U)
#define DMA_CCR1_FIELD0004_MASK                            (0x7U << DMA_CCR1_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR1_FIELD0003_SHIFT                           (18U)
#define DMA_CCR1_FIELD0003_MASK                            (0xFU << DMA_CCR1_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR1_FIELD0002_SHIFT                           (22U)
#define DMA_CCR1_FIELD0002_MASK                            (0x7U << DMA_CCR1_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR1_FIELD0001_SHIFT                           (25U)
#define DMA_CCR1_FIELD0001_MASK                            (0x7U << DMA_CCR1_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_1 */
#define DMA_LC0_1_OFFSET                                   (0x42CU)
#define DMA_LC0_1                                          (0x0U)
#define DMA_LC0_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_1_FIELD0000_MASK                           (0xFFU << DMA_LC0_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_1 */
#define DMA_LC1_1_OFFSET                                   (0x430U)
#define DMA_LC1_1                                          (0x0U)
#define DMA_LC1_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_1_FIELD0000_MASK                           (0xFFU << DMA_LC1_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING1_0 */
#define DMA_PADDING1_0_OFFSET                              (0x434U)
/* PADDING1_1 */
#define DMA_PADDING1_1_OFFSET                              (0x438U)
/* PADDING1_2 */
#define DMA_PADDING1_2_OFFSET                              (0x43CU)
/* SAR2 */
#define DMA_SAR2_OFFSET                                    (0x440U)
#define DMA_SAR2                                           (0x0U)
#define DMA_SAR2_FIELD0000_SHIFT                           (0U)
#define DMA_SAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR2 */
#define DMA_DAR2_OFFSET                                    (0x444U)
#define DMA_DAR2                                           (0x0U)
#define DMA_DAR2_FIELD0000_SHIFT                           (0U)
#define DMA_DAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR2 */
#define DMA_CCR2_OFFSET                                    (0x448U)
#define DMA_CCR2                                           (0x0U)
#define DMA_CCR2_FIELD0000_SHIFT                           (0U)
#define DMA_CCR2_FIELD0000_MASK                            (0x1U << DMA_CCR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR2_FIELD0009_SHIFT                           (1U)
#define DMA_CCR2_FIELD0009_MASK                            (0x7U << DMA_CCR2_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR2_FIELD0008_SHIFT                           (4U)
#define DMA_CCR2_FIELD0008_MASK                            (0xFU << DMA_CCR2_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR2_FIELD0007_SHIFT                           (8U)
#define DMA_CCR2_FIELD0007_MASK                            (0x7U << DMA_CCR2_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR2_FIELD0006_SHIFT                           (11U)
#define DMA_CCR2_FIELD0006_MASK                            (0x7U << DMA_CCR2_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR2_FIELD0005_SHIFT                           (14U)
#define DMA_CCR2_FIELD0005_MASK                            (0x1U << DMA_CCR2_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR2_FIELD0004_SHIFT                           (15U)
#define DMA_CCR2_FIELD0004_MASK                            (0x7U << DMA_CCR2_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR2_FIELD0003_SHIFT                           (18U)
#define DMA_CCR2_FIELD0003_MASK                            (0xFU << DMA_CCR2_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR2_FIELD0002_SHIFT                           (22U)
#define DMA_CCR2_FIELD0002_MASK                            (0x7U << DMA_CCR2_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR2_FIELD0001_SHIFT                           (25U)
#define DMA_CCR2_FIELD0001_MASK                            (0x7U << DMA_CCR2_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_2 */
#define DMA_LC0_2_OFFSET                                   (0x44CU)
#define DMA_LC0_2                                          (0x0U)
#define DMA_LC0_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_2_FIELD0000_MASK                           (0xFFU << DMA_LC0_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_2 */
#define DMA_LC1_2_OFFSET                                   (0x450U)
#define DMA_LC1_2                                          (0x0U)
#define DMA_LC1_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_2_FIELD0000_MASK                           (0xFFU << DMA_LC1_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING2_0 */
#define DMA_PADDING2_0_OFFSET                              (0x454U)
/* PADDING2_1 */
#define DMA_PADDING2_1_OFFSET                              (0x458U)
/* PADDING2_2 */
#define DMA_PADDING2_2_OFFSET                              (0x45CU)
/* SAR3 */
#define DMA_SAR3_OFFSET                                    (0x460U)
#define DMA_SAR3                                           (0x0U)
#define DMA_SAR3_FIELD0000_SHIFT                           (0U)
#define DMA_SAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR3 */
#define DMA_DAR3_OFFSET                                    (0x464U)
#define DMA_DAR3                                           (0x0U)
#define DMA_DAR3_FIELD0000_SHIFT                           (0U)
#define DMA_DAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR3 */
#define DMA_CCR3_OFFSET                                    (0x468U)
#define DMA_CCR3                                           (0x0U)
#define DMA_CCR3_FIELD0000_SHIFT                           (0U)
#define DMA_CCR3_FIELD0000_MASK                            (0x1U << DMA_CCR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR3_FIELD0009_SHIFT                           (1U)
#define DMA_CCR3_FIELD0009_MASK                            (0x7U << DMA_CCR3_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR3_FIELD0008_SHIFT                           (4U)
#define DMA_CCR3_FIELD0008_MASK                            (0xFU << DMA_CCR3_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR3_FIELD0007_SHIFT                           (8U)
#define DMA_CCR3_FIELD0007_MASK                            (0x7U << DMA_CCR3_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR3_FIELD0006_SHIFT                           (11U)
#define DMA_CCR3_FIELD0006_MASK                            (0x7U << DMA_CCR3_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR3_FIELD0005_SHIFT                           (14U)
#define DMA_CCR3_FIELD0005_MASK                            (0x1U << DMA_CCR3_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR3_FIELD0004_SHIFT                           (15U)
#define DMA_CCR3_FIELD0004_MASK                            (0x7U << DMA_CCR3_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR3_FIELD0003_SHIFT                           (18U)
#define DMA_CCR3_FIELD0003_MASK                            (0xFU << DMA_CCR3_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR3_FIELD0002_SHIFT                           (22U)
#define DMA_CCR3_FIELD0002_MASK                            (0x7U << DMA_CCR3_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR3_FIELD0001_SHIFT                           (25U)
#define DMA_CCR3_FIELD0001_MASK                            (0x7U << DMA_CCR3_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_3 */
#define DMA_LC0_3_OFFSET                                   (0x46CU)
#define DMA_LC0_3                                          (0x0U)
#define DMA_LC0_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_3_FIELD0000_MASK                           (0xFFU << DMA_LC0_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_3 */
#define DMA_LC1_3_OFFSET                                   (0x470U)
#define DMA_LC1_3                                          (0x0U)
#define DMA_LC1_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_3_FIELD0000_MASK                           (0xFFU << DMA_LC1_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING3_0 */
#define DMA_PADDING3_0_OFFSET                              (0x474U)
/* PADDING3_1 */
#define DMA_PADDING3_1_OFFSET                              (0x478U)
/* PADDING3_2 */
#define DMA_PADDING3_2_OFFSET                              (0x47CU)
/* SAR4 */
#define DMA_SAR4_OFFSET                                    (0x480U)
#define DMA_SAR4                                           (0x0U)
#define DMA_SAR4_FIELD0000_SHIFT                           (0U)
#define DMA_SAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR4 */
#define DMA_DAR4_OFFSET                                    (0x484U)
#define DMA_DAR4                                           (0x0U)
#define DMA_DAR4_FIELD0000_SHIFT                           (0U)
#define DMA_DAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR4 */
#define DMA_CCR4_OFFSET                                    (0x488U)
#define DMA_CCR4                                           (0x0U)
#define DMA_CCR4_FIELD0000_SHIFT                           (0U)
#define DMA_CCR4_FIELD0000_MASK                            (0x1U << DMA_CCR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR4_FIELD0009_SHIFT                           (1U)
#define DMA_CCR4_FIELD0009_MASK                            (0x7U << DMA_CCR4_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR4_FIELD0008_SHIFT                           (4U)
#define DMA_CCR4_FIELD0008_MASK                            (0xFU << DMA_CCR4_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR4_FIELD0007_SHIFT                           (8U)
#define DMA_CCR4_FIELD0007_MASK                            (0x7U << DMA_CCR4_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR4_FIELD0006_SHIFT                           (11U)
#define DMA_CCR4_FIELD0006_MASK                            (0x7U << DMA_CCR4_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR4_FIELD0005_SHIFT                           (14U)
#define DMA_CCR4_FIELD0005_MASK                            (0x1U << DMA_CCR4_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR4_FIELD0004_SHIFT                           (15U)
#define DMA_CCR4_FIELD0004_MASK                            (0x7U << DMA_CCR4_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR4_FIELD0003_SHIFT                           (18U)
#define DMA_CCR4_FIELD0003_MASK                            (0xFU << DMA_CCR4_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR4_FIELD0002_SHIFT                           (22U)
#define DMA_CCR4_FIELD0002_MASK                            (0x7U << DMA_CCR4_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR4_FIELD0001_SHIFT                           (25U)
#define DMA_CCR4_FIELD0001_MASK                            (0x7U << DMA_CCR4_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_4 */
#define DMA_LC0_4_OFFSET                                   (0x48CU)
#define DMA_LC0_4                                          (0x0U)
#define DMA_LC0_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_4_FIELD0000_MASK                           (0xFFU << DMA_LC0_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_4 */
#define DMA_LC1_4_OFFSET                                   (0x490U)
#define DMA_LC1_4                                          (0x0U)
#define DMA_LC1_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_4_FIELD0000_MASK                           (0xFFU << DMA_LC1_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING4_0 */
#define DMA_PADDING4_0_OFFSET                              (0x494U)
/* PADDING4_1 */
#define DMA_PADDING4_1_OFFSET                              (0x498U)
/* PADDING4_2 */
#define DMA_PADDING4_2_OFFSET                              (0x49CU)
/* SAR5 */
#define DMA_SAR5_OFFSET                                    (0x4A0U)
#define DMA_SAR5                                           (0x0U)
#define DMA_SAR5_FIELD0000_SHIFT                           (0U)
#define DMA_SAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR5 */
#define DMA_DAR5_OFFSET                                    (0x4A4U)
#define DMA_DAR5                                           (0x0U)
#define DMA_DAR5_FIELD0000_SHIFT                           (0U)
#define DMA_DAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR5 */
#define DMA_CCR5_OFFSET                                    (0x4A8U)
#define DMA_CCR5                                           (0x0U)
#define DMA_CCR5_FIELD0000_SHIFT                           (0U)
#define DMA_CCR5_FIELD0000_MASK                            (0x1U << DMA_CCR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR5_FIELD0009_SHIFT                           (1U)
#define DMA_CCR5_FIELD0009_MASK                            (0x7U << DMA_CCR5_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR5_FIELD0008_SHIFT                           (4U)
#define DMA_CCR5_FIELD0008_MASK                            (0xFU << DMA_CCR5_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR5_FIELD0007_SHIFT                           (8U)
#define DMA_CCR5_FIELD0007_MASK                            (0x7U << DMA_CCR5_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR5_FIELD0006_SHIFT                           (11U)
#define DMA_CCR5_FIELD0006_MASK                            (0x7U << DMA_CCR5_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR5_FIELD0005_SHIFT                           (14U)
#define DMA_CCR5_FIELD0005_MASK                            (0x1U << DMA_CCR5_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR5_FIELD0004_SHIFT                           (15U)
#define DMA_CCR5_FIELD0004_MASK                            (0x7U << DMA_CCR5_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR5_FIELD0003_SHIFT                           (18U)
#define DMA_CCR5_FIELD0003_MASK                            (0xFU << DMA_CCR5_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR5_FIELD0002_SHIFT                           (22U)
#define DMA_CCR5_FIELD0002_MASK                            (0x7U << DMA_CCR5_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR5_FIELD0001_SHIFT                           (25U)
#define DMA_CCR5_FIELD0001_MASK                            (0x7U << DMA_CCR5_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_5 */
#define DMA_LC0_5_OFFSET                                   (0x4ACU)
#define DMA_LC0_5                                          (0x0U)
#define DMA_LC0_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_5_FIELD0000_MASK                           (0xFFU << DMA_LC0_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_5 */
#define DMA_LC1_5_OFFSET                                   (0x4B0U)
#define DMA_LC1_5                                          (0x0U)
#define DMA_LC1_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_5_FIELD0000_MASK                           (0xFFU << DMA_LC1_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING5_0 */
#define DMA_PADDING5_0_OFFSET                              (0x4B4U)
/* PADDING5_1 */
#define DMA_PADDING5_1_OFFSET                              (0x4B8U)
/* PADDING5_2 */
#define DMA_PADDING5_2_OFFSET                              (0x4BCU)
/* DBGSTATUS */
#define DMA_DBGSTATUS_OFFSET                               (0xD00U)
#define DMA_DBGSTATUS                                      (0x0U)
#define DMA_DBGSTATUS_FIELD0000_SHIFT                      (0U)
#define DMA_DBGSTATUS_FIELD0000_MASK                       (0x3U << DMA_DBGSTATUS_FIELD0000_SHIFT)                      /* 0x00000003 */
/* DBGCMD */
#define DMA_DBGCMD_OFFSET                                  (0xD04U)
#define DMA_DBGCMD_FIELD0000_SHIFT                         (0U)
#define DMA_DBGCMD_FIELD0000_MASK                          (0x3U << DMA_DBGCMD_FIELD0000_SHIFT)                         /* 0x00000003 */
/* DBGINST0 */
#define DMA_DBGINST0_OFFSET                                (0xD08U)
#define DMA_DBGINST0_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST0_FIELD0000_MASK                        (0x1U << DMA_DBGINST0_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DMA_DBGINST0_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST0_FIELD0003_MASK                        (0x7U << DMA_DBGINST0_FIELD0003_SHIFT)                       /* 0x00000700 */
#define DMA_DBGINST0_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST0_FIELD0002_MASK                        (0xFFU << DMA_DBGINST0_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST0_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST0_FIELD0001_MASK                        (0xFFU << DMA_DBGINST0_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* DBGINST1 */
#define DMA_DBGINST1_OFFSET                                (0xD0CU)
#define DMA_DBGINST1_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST1_FIELD0000_MASK                        (0xFFU << DMA_DBGINST1_FIELD0000_SHIFT)                      /* 0x000000FF */
#define DMA_DBGINST1_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST1_FIELD0003_MASK                        (0xFFU << DMA_DBGINST1_FIELD0003_SHIFT)                      /* 0x0000FF00 */
#define DMA_DBGINST1_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST1_FIELD0002_MASK                        (0xFFU << DMA_DBGINST1_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST1_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST1_FIELD0001_MASK                        (0xFFU << DMA_DBGINST1_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* CR0 */
#define DMA_CR0_OFFSET                                     (0xE00U)
#define DMA_CR0                                            (0x47051U)
#define DMA_CR0_FIELD0000_SHIFT                            (0U)
#define DMA_CR0_FIELD0000_MASK                             (0x1U << DMA_CR0_FIELD0000_SHIFT)                            /* 0x00000001 */
#define DMA_CR0_FIELD0005_SHIFT                            (1U)
#define DMA_CR0_FIELD0005_MASK                             (0x1U << DMA_CR0_FIELD0005_SHIFT)                            /* 0x00000002 */
#define DMA_CR0_FIELD0004_SHIFT                            (2U)
#define DMA_CR0_FIELD0004_MASK                             (0x1U << DMA_CR0_FIELD0004_SHIFT)                            /* 0x00000004 */
#define DMA_CR0_FIELD0003_SHIFT                            (4U)
#define DMA_CR0_FIELD0003_MASK                             (0x7U << DMA_CR0_FIELD0003_SHIFT)                            /* 0x00000070 */
#define DMA_CR0_FIELD0002_SHIFT                            (12U)
#define DMA_CR0_FIELD0002_MASK                             (0x1FU << DMA_CR0_FIELD0002_SHIFT)                           /* 0x0001F000 */
#define DMA_CR0_FIELD0001_SHIFT                            (17U)
#define DMA_CR0_FIELD0001_MASK                             (0x1FU << DMA_CR0_FIELD0001_SHIFT)                           /* 0x003E0000 */
/* CR1 */
#define DMA_CR1_OFFSET                                     (0xE04U)
#define DMA_CR1                                            (0x57U)
#define DMA_CR1_FIELD0000_SHIFT                            (0U)
#define DMA_CR1_FIELD0000_MASK                             (0x7U << DMA_CR1_FIELD0000_SHIFT)                            /* 0x00000007 */
#define DMA_CR1_FIELD0001_SHIFT                            (4U)
#define DMA_CR1_FIELD0001_MASK                             (0xFU << DMA_CR1_FIELD0001_SHIFT)                            /* 0x000000F0 */
/* CR2 */
#define DMA_CR2_OFFSET                                     (0xE08U)
#define DMA_CR2                                            (0x0U)
#define DMA_CR2_FIELD0000_SHIFT                            (0U)
#define DMA_CR2_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR2_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR3 */
#define DMA_CR3_OFFSET                                     (0xE0CU)
#define DMA_CR3                                            (0x0U)
#define DMA_CR3_FIELD0000_SHIFT                            (0U)
#define DMA_CR3_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR3_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR4 */
#define DMA_CR4_OFFSET                                     (0xE10U)
#define DMA_CR4                                            (0x6U)
#define DMA_CR4_FIELD0000_SHIFT                            (0U)
#define DMA_CR4_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR4_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CRDN */
#define DMA_CRDN_OFFSET                                    (0xE14U)
#define DMA_CRDN                                           (0x2094733U)
#define DMA_CRDN_FIELD0000_SHIFT                           (0U)
#define DMA_CRDN_FIELD0000_MASK                            (0x7U << DMA_CRDN_FIELD0000_SHIFT)                           /* 0x00000007 */
#define DMA_CRDN_FIELD0005_SHIFT                           (4U)
#define DMA_CRDN_FIELD0005_MASK                            (0x7U << DMA_CRDN_FIELD0005_SHIFT)                           /* 0x00000070 */
#define DMA_CRDN_FIELD0004_SHIFT                           (8U)
#define DMA_CRDN_FIELD0004_MASK                            (0xFU << DMA_CRDN_FIELD0004_SHIFT)                           /* 0x00000F00 */
#define DMA_CRDN_FIELD0003_SHIFT                           (12U)
#define DMA_CRDN_FIELD0003_MASK                            (0x7U << DMA_CRDN_FIELD0003_SHIFT)                           /* 0x00007000 */
#define DMA_CRDN_FIELD0002_SHIFT                           (16U)
#define DMA_CRDN_FIELD0002_MASK                            (0xFU << DMA_CRDN_FIELD0002_SHIFT)                           /* 0x000F0000 */
#define DMA_CRDN_FIELD0001_SHIFT                           (20U)
#define DMA_CRDN_FIELD0001_MASK                            (0x3FFU << DMA_CRDN_FIELD0001_SHIFT)                         /* 0x3FF00000 */
/* WD */
#define DMA_WD_OFFSET                                      (0xE80U)
#define DMA_WD_FIELD0000_SHIFT                             (0U)
#define DMA_WD_FIELD0000_MASK                              (0x1U << DMA_WD_FIELD0000_SHIFT)                             /* 0x00000001 */
/******************************************CAN*******************************************/
/* MODE */
#define CAN_MODE_OFFSET                                    (0x0U)
#define CAN_MODE_WORK_MODE_SHIFT                           (0U)
#define CAN_MODE_WORK_MODE_MASK                            (0x1U << CAN_MODE_WORK_MODE_SHIFT)                           /* 0x00000001 */
#define CAN_MODE_SLEEP_MODE_SHIFT                          (1U)
#define CAN_MODE_SLEEP_MODE_MASK                           (0x1U << CAN_MODE_SLEEP_MODE_SHIFT)                          /* 0x00000002 */
#define CAN_MODE_SELF_TEST_SHIFT                           (2U)
#define CAN_MODE_SELF_TEST_MASK                            (0x1U << CAN_MODE_SELF_TEST_SHIFT)                           /* 0x00000004 */
#define CAN_MODE_SILENT_MODE_SHIFT                         (3U)
#define CAN_MODE_SILENT_MODE_MASK                          (0x1U << CAN_MODE_SILENT_MODE_SHIFT)                         /* 0x00000008 */
#define CAN_MODE_LBACK_MODE_SHIFT                          (4U)
#define CAN_MODE_LBACK_MODE_MASK                           (0x1U << CAN_MODE_LBACK_MODE_SHIFT)                          /* 0x00000010 */
#define CAN_MODE_RXSTX_MODE_SHIFT                          (5U)
#define CAN_MODE_RXSTX_MODE_MASK                           (0x1U << CAN_MODE_RXSTX_MODE_SHIFT)                          /* 0x00000020 */
#define CAN_MODE_AUTO_BUS_ON_SHIFT                         (7U)
#define CAN_MODE_AUTO_BUS_ON_MASK                          (0x1U << CAN_MODE_AUTO_BUS_ON_SHIFT)                         /* 0x00000080 */
#define CAN_MODE_RETT_MODE_SHIFT                           (8U)
#define CAN_MODE_RETT_MODE_MASK                            (0x1U << CAN_MODE_RETT_MODE_SHIFT)                           /* 0x00000100 */
#define CAN_MODE_DIS_PEE_SHIFT                             (9U)
#define CAN_MODE_DIS_PEE_MASK                              (0x1U << CAN_MODE_DIS_PEE_SHIFT)                             /* 0x00000200 */
#define CAN_MODE_PASS_ERR_MODE_SHIFT                       (10U)
#define CAN_MODE_PASS_ERR_MODE_MASK                        (0x1U << CAN_MODE_PASS_ERR_MODE_SHIFT)                       /* 0x00000400 */
#define CAN_MODE_CRCERR_ACK_MODE_SHIFT                     (11U)
#define CAN_MODE_CRCERR_ACK_MODE_MASK                      (0x1U << CAN_MODE_CRCERR_ACK_MODE_SHIFT)                     /* 0x00000800 */
#define CAN_MODE_CRCERR_PASS_MODE_SHIFT                    (12U)
#define CAN_MODE_CRCERR_PASS_MODE_MASK                     (0x1U << CAN_MODE_CRCERR_PASS_MODE_SHIFT)                    /* 0x00001000 */
#define CAN_MODE_FORCE_ACTIVE_ERR_SHIFT                    (13U)
#define CAN_MODE_FORCE_ACTIVE_ERR_MASK                     (0x1U << CAN_MODE_FORCE_ACTIVE_ERR_SHIFT)                    /* 0x00002000 */
#define CAN_MODE_FORCE_PASSIVE_ERR_SHIFT                   (14U)
#define CAN_MODE_FORCE_PASSIVE_ERR_MASK                    (0x1U << CAN_MODE_FORCE_PASSIVE_ERR_SHIFT)                   /* 0x00004000 */
#define CAN_MODE_NOACK_MODE_SHIFT                          (15U)
#define CAN_MODE_NOACK_MODE_MASK                           (0x1U << CAN_MODE_NOACK_MODE_SHIFT)                          /* 0x00008000 */
#define CAN_MODE_TEC_EXP1_MODE_SHIFT                       (16U)
#define CAN_MODE_TEC_EXP1_MODE_MASK                        (0x1U << CAN_MODE_TEC_EXP1_MODE_SHIFT)                       /* 0x00010000 */
/* CMD */
#define CAN_CMD_OFFSET                                     (0x4U)
#define CAN_CMD_TX0_REQ_SHIFT                              (0U)
#define CAN_CMD_TX0_REQ_MASK                               (0x1U << CAN_CMD_TX0_REQ_SHIFT)                              /* 0x00000001 */
#define CAN_CMD_TX1_REQ_SHIFT                              (1U)
#define CAN_CMD_TX1_REQ_MASK                               (0x1U << CAN_CMD_TX1_REQ_SHIFT)                              /* 0x00000002 */
/* STATE */
#define CAN_STATE_OFFSET                                   (0x8U)
#define CAN_STATE                                          (0x0U)
#define CAN_STATE_TX_BUFFER_FULL_SHIFT                     (0U)
#define CAN_STATE_TX_BUFFER_FULL_MASK                      (0x1U << CAN_STATE_TX_BUFFER_FULL_SHIFT)                     /* 0x00000001 */
#define CAN_STATE_RX_PERIOD_SHIFT                          (1U)
#define CAN_STATE_RX_PERIOD_MASK                           (0x1U << CAN_STATE_RX_PERIOD_SHIFT)                          /* 0x00000002 */
#define CAN_STATE_TX_PERIOD_SHIFT                          (2U)
#define CAN_STATE_TX_PERIOD_MASK                           (0x1U << CAN_STATE_TX_PERIOD_SHIFT)                          /* 0x00000004 */
#define CAN_STATE_ERROR_WARNING_STATE_SHIFT                (3U)
#define CAN_STATE_ERROR_WARNING_STATE_MASK                 (0x1U << CAN_STATE_ERROR_WARNING_STATE_SHIFT)                /* 0x00000008 */
#define CAN_STATE_BUS_OFF_STATE_SHIFT                      (4U)
#define CAN_STATE_BUS_OFF_STATE_MASK                       (0x1U << CAN_STATE_BUS_OFF_STATE_SHIFT)                      /* 0x00000010 */
#define CAN_STATE_SLEEP_STATE_SHIFT                        (5U)
#define CAN_STATE_SLEEP_STATE_MASK                         (0x1U << CAN_STATE_SLEEP_STATE_SHIFT)                        /* 0x00000020 */
/* INT */
#define CAN_INT_OFFSET                                     (0xCU)
#define CAN_INT_RX_FINISH_INT_SHIFT                        (0U)
#define CAN_INT_RX_FINISH_INT_MASK                         (0x1U << CAN_INT_RX_FINISH_INT_SHIFT)                        /* 0x00000001 */
#define CAN_INT_TX_FINISH_INT_SHIFT                        (1U)
#define CAN_INT_TX_FINISH_INT_MASK                         (0x1U << CAN_INT_TX_FINISH_INT_SHIFT)                        /* 0x00000002 */
#define CAN_INT_ERROR_WARNING_INT_SHIFT                    (2U)
#define CAN_INT_ERROR_WARNING_INT_MASK                     (0x1U << CAN_INT_ERROR_WARNING_INT_SHIFT)                    /* 0x00000004 */
#define CAN_INT_OVERLOAD_INT_SHIFT                         (3U)
#define CAN_INT_OVERLOAD_INT_MASK                          (0x1U << CAN_INT_OVERLOAD_INT_SHIFT)                         /* 0x00000008 */
#define CAN_INT_PASSIVE_ERROR_INT_SHIFT                    (4U)
#define CAN_INT_PASSIVE_ERROR_INT_MASK                     (0x1U << CAN_INT_PASSIVE_ERROR_INT_SHIFT)                    /* 0x00000010 */
#define CAN_INT_TX_ARBIT_FAIL_INT_SHIFT                    (5U)
#define CAN_INT_TX_ARBIT_FAIL_INT_MASK                     (0x1U << CAN_INT_TX_ARBIT_FAIL_INT_SHIFT)                    /* 0x00000020 */
#define CAN_INT_ERROR_INT_SHIFT                            (6U)
#define CAN_INT_ERROR_INT_MASK                             (0x1U << CAN_INT_ERROR_INT_SHIFT)                            /* 0x00000040 */
#define CAN_INT_RXSTR_FULL_INT_SHIFT                       (7U)
#define CAN_INT_RXSTR_FULL_INT_MASK                        (0x1U << CAN_INT_RXSTR_FULL_INT_SHIFT)                       /* 0x00000080 */
#define CAN_INT_RXSTR_OVERFLOW_INT_SHIFT                   (8U)
#define CAN_INT_RXSTR_OVERFLOW_INT_MASK                    (0x1U << CAN_INT_RXSTR_OVERFLOW_INT_SHIFT)                   /* 0x00000100 */
#define CAN_INT_BUS_OFF_INT_SHIFT                          (9U)
#define CAN_INT_BUS_OFF_INT_MASK                           (0x1U << CAN_INT_BUS_OFF_INT_SHIFT)                          /* 0x00000200 */
#define CAN_INT_BUS_OFF_RECOVERY_INT_SHIFT                 (10U)
#define CAN_INT_BUS_OFF_RECOVERY_INT_MASK                  (0x1U << CAN_INT_BUS_OFF_RECOVERY_INT_SHIFT)                 /* 0x00000400 */
#define CAN_INT_WAKEUP_INT_SHIFT                           (11U)
#define CAN_INT_WAKEUP_INT_MASK                            (0x1U << CAN_INT_WAKEUP_INT_SHIFT)                           /* 0x00000800 */
#define CAN_INT_AUTO_RETX_FAIL_INT_SHIFT                   (12U)
#define CAN_INT_AUTO_RETX_FAIL_INT_MASK                    (0x1U << CAN_INT_AUTO_RETX_FAIL_INT_SHIFT)                   /* 0x00001000 */
#define CAN_INT_MFI_INT_SHIFT                              (13U)
#define CAN_INT_MFI_INT_MASK                               (0x1U << CAN_INT_MFI_INT_SHIFT)                              /* 0x00002000 */
#define CAN_INT_MFI_TIMEOUT_INT_SHIFT                      (14U)
#define CAN_INT_MFI_TIMEOUT_INT_MASK                       (0x1U << CAN_INT_MFI_TIMEOUT_INT_SHIFT)                      /* 0x00004000 */
#define CAN_INT_RXSTR_TIMEOUT_INT_SHIFT                    (15U)
#define CAN_INT_RXSTR_TIMEOUT_INT_MASK                     (0x1U << CAN_INT_RXSTR_TIMEOUT_INT_SHIFT)                    /* 0x00008000 */
#define CAN_INT_BUSINT_INT_SHIFT                           (16U)
#define CAN_INT_BUSINT_INT_MASK                            (0x1U << CAN_INT_BUSINT_INT_SHIFT)                           /* 0x00010000 */
#define CAN_INT_ISM_WTM_INT_SHIFT                          (17U)
#define CAN_INT_ISM_WTM_INT_MASK                           (0x1U << CAN_INT_ISM_WTM_INT_SHIFT)                          /* 0x00020000 */
#define CAN_INT_ESM_WTM_INT_SHIFT                          (18U)
#define CAN_INT_ESM_WTM_INT_MASK                           (0x1U << CAN_INT_ESM_WTM_INT_SHIFT)                          /* 0x00040000 */
#define CAN_INT_BUSOFF_RCY_INT_SHIFT                       (19U)
#define CAN_INT_BUSOFF_RCY_INT_MASK                        (0x1U << CAN_INT_BUSOFF_RCY_INT_SHIFT)                       /* 0x00080000 */
/* INT_MASK */
#define CAN_INT_MASK_OFFSET                                (0x10U)
#define CAN_INT_MASK_RX_FINISH_INT_MASK_SHIFT              (0U)
#define CAN_INT_MASK_RX_FINISH_INT_MASK_MASK               (0x1U << CAN_INT_MASK_RX_FINISH_INT_MASK_SHIFT)              /* 0x00000001 */
#define CAN_INT_MASK_TX_FINISH_INT_MASK_SHIFT              (1U)
#define CAN_INT_MASK_TX_FINISH_INT_MASK_MASK               (0x1U << CAN_INT_MASK_TX_FINISH_INT_MASK_SHIFT)              /* 0x00000002 */
#define CAN_INT_MASK_ERROR_WARNING_INT_MASK_SHIFT          (2U)
#define CAN_INT_MASK_ERROR_WARNING_INT_MASK_MASK           (0x1U << CAN_INT_MASK_ERROR_WARNING_INT_MASK_SHIFT)          /* 0x00000004 */
#define CAN_INT_MASK_OVERLOAD_INT_MASK_SHIFT               (3U)
#define CAN_INT_MASK_OVERLOAD_INT_MASK_MASK                (0x1U << CAN_INT_MASK_OVERLOAD_INT_MASK_SHIFT)               /* 0x00000008 */
#define CAN_INT_MASK_PASSIVE_ERROR_INT_MASK_SHIFT          (4U)
#define CAN_INT_MASK_PASSIVE_ERROR_INT_MASK_MASK           (0x1U << CAN_INT_MASK_PASSIVE_ERROR_INT_MASK_SHIFT)          /* 0x00000010 */
#define CAN_INT_MASK_TX_ARBIT_FAIL_INT_MASK_SHIFT          (5U)
#define CAN_INT_MASK_TX_ARBIT_FAIL_INT_MASK_MASK           (0x1U << CAN_INT_MASK_TX_ARBIT_FAIL_INT_MASK_SHIFT)          /* 0x00000020 */
#define CAN_INT_MASK_ERROR_INT_MASK_SHIFT                  (6U)
#define CAN_INT_MASK_ERROR_INT_MASK_MASK                   (0x1U << CAN_INT_MASK_ERROR_INT_MASK_SHIFT)                  /* 0x00000040 */
#define CAN_INT_MASK_RXSTR_FULL_INT_MASK_SHIFT             (7U)
#define CAN_INT_MASK_RXSTR_FULL_INT_MASK_MASK              (0x1U << CAN_INT_MASK_RXSTR_FULL_INT_MASK_SHIFT)             /* 0x00000080 */
#define CAN_INT_MASK_RXSTR_OVERFLOW_INT_MASK_SHIFT         (8U)
#define CAN_INT_MASK_RXSTR_OVERFLOW_INT_MASK_MASK          (0x1U << CAN_INT_MASK_RXSTR_OVERFLOW_INT_MASK_SHIFT)         /* 0x00000100 */
#define CAN_INT_MASK_BUS_OFF_INT_MASK_SHIFT                (9U)
#define CAN_INT_MASK_BUS_OFF_INT_MASK_MASK                 (0x1U << CAN_INT_MASK_BUS_OFF_INT_MASK_SHIFT)                /* 0x00000200 */
#define CAN_INT_MASK_BUS_OFF_RECOVERY_INT_MASK_SHIFT       (10U)
#define CAN_INT_MASK_BUS_OFF_RECOVERY_INT_MASK_MASK        (0x1U << CAN_INT_MASK_BUS_OFF_RECOVERY_INT_MASK_SHIFT)       /* 0x00000400 */
#define CAN_INT_MASK_WAKEUP_INT_MASK_SHIFT                 (11U)
#define CAN_INT_MASK_WAKEUP_INT_MASK_MASK                  (0x1U << CAN_INT_MASK_WAKEUP_INT_MASK_SHIFT)                 /* 0x00000800 */
#define CAN_INT_MASK_AUTO_RETX_FAIL_INT_MASK_SHIFT         (12U)
#define CAN_INT_MASK_AUTO_RETX_FAIL_INT_MASK_MASK          (0x1U << CAN_INT_MASK_AUTO_RETX_FAIL_INT_MASK_SHIFT)         /* 0x00001000 */
#define CAN_INT_MASK_MFI_INT_MASK_SHIFT                    (13U)
#define CAN_INT_MASK_MFI_INT_MASK_MASK                     (0x1U << CAN_INT_MASK_MFI_INT_MASK_SHIFT)                    /* 0x00002000 */
#define CAN_INT_MASK_MFI_TIMEOUT_INT_MASK_SHIFT            (14U)
#define CAN_INT_MASK_MFI_TIMEOUT_INT_MASK_MASK             (0x1U << CAN_INT_MASK_MFI_TIMEOUT_INT_MASK_SHIFT)            /* 0x00004000 */
#define CAN_INT_MASK_RXSTR_TIMEOUT_INT_MASK_SHIFT          (15U)
#define CAN_INT_MASK_RXSTR_TIMEOUT_INT_MASK_MASK           (0x1U << CAN_INT_MASK_RXSTR_TIMEOUT_INT_MASK_SHIFT)          /* 0x00008000 */
#define CAN_INT_MASK_BUSINT_INT_MASK_SHIFT                 (16U)
#define CAN_INT_MASK_BUSINT_INT_MASK_MASK                  (0x1U << CAN_INT_MASK_BUSINT_INT_MASK_SHIFT)                 /* 0x00010000 */
#define CAN_INT_MASK_ISM_WTM_INT_MASK_SHIFT                (17U)
#define CAN_INT_MASK_ISM_WTM_INT_MASK_MASK                 (0x1U << CAN_INT_MASK_ISM_WTM_INT_MASK_SHIFT)                /* 0x00020000 */
#define CAN_INT_MASK_ESM_WTM_INT_MASK_SHIFT                (18U)
#define CAN_INT_MASK_ESM_WTM_INT_MASK_MASK                 (0x1U << CAN_INT_MASK_ESM_WTM_INT_MASK_SHIFT)                /* 0x00040000 */
#define CAN_INT_MASK_BUSOFF_RCY_INT_MASK_SHIFT             (19U)
#define CAN_INT_MASK_BUSOFF_RCY_INT_MASK_MASK              (0x1U << CAN_INT_MASK_BUSOFF_RCY_INT_MASK_SHIFT)             /* 0x00080000 */
/* FD_NOMINAL_BITTIMING */
#define CAN_FD_NOMINAL_BITTIMING_OFFSET                    (0x100U)
#define CAN_FD_NOMINAL_BITTIMING_TSEG1_SHIFT               (0U)
#define CAN_FD_NOMINAL_BITTIMING_TSEG1_MASK                (0xFFU << CAN_FD_NOMINAL_BITTIMING_TSEG1_SHIFT)              /* 0x000000FF */
#define CAN_FD_NOMINAL_BITTIMING_TSEG2_SHIFT               (8U)
#define CAN_FD_NOMINAL_BITTIMING_TSEG2_MASK                (0x7FU << CAN_FD_NOMINAL_BITTIMING_TSEG2_SHIFT)              /* 0x00007F00 */
#define CAN_FD_NOMINAL_BITTIMING_BRQ_SHIFT                 (16U)
#define CAN_FD_NOMINAL_BITTIMING_BRQ_MASK                  (0xFFU << CAN_FD_NOMINAL_BITTIMING_BRQ_SHIFT)                /* 0x00FF0000 */
#define CAN_FD_NOMINAL_BITTIMING_SJW_SHIFT                 (24U)
#define CAN_FD_NOMINAL_BITTIMING_SJW_MASK                  (0x7FU << CAN_FD_NOMINAL_BITTIMING_SJW_SHIFT)                /* 0x7F000000 */
#define CAN_FD_NOMINAL_BITTIMING_SAMPLE_MODE_SHIFT         (31U)
#define CAN_FD_NOMINAL_BITTIMING_SAMPLE_MODE_MASK          (0x1U << CAN_FD_NOMINAL_BITTIMING_SAMPLE_MODE_SHIFT)         /* 0x80000000 */
/* FD_DATA_BITTIMING */
#define CAN_FD_DATA_BITTIMING_OFFSET                       (0x104U)
#define CAN_FD_DATA_BITTIMING_TSEG1_SHIFT                  (0U)
#define CAN_FD_DATA_BITTIMING_TSEG1_MASK                   (0x1FU << CAN_FD_DATA_BITTIMING_TSEG1_SHIFT)                 /* 0x0000001F */
#define CAN_FD_DATA_BITTIMING_TSEG2_SHIFT                  (5U)
#define CAN_FD_DATA_BITTIMING_TSEG2_MASK                   (0xFU << CAN_FD_DATA_BITTIMING_TSEG2_SHIFT)                  /* 0x000001E0 */
#define CAN_FD_DATA_BITTIMING_BRQ_SHIFT                    (9U)
#define CAN_FD_DATA_BITTIMING_BRQ_MASK                     (0xFFU << CAN_FD_DATA_BITTIMING_BRQ_SHIFT)                   /* 0x0001FE00 */
#define CAN_FD_DATA_BITTIMING_SJW_SHIFT                    (17U)
#define CAN_FD_DATA_BITTIMING_SJW_MASK                     (0xFU << CAN_FD_DATA_BITTIMING_SJW_SHIFT)                    /* 0x001E0000 */
#define CAN_FD_DATA_BITTIMING_ACKSLOT_SYNC_DIS_SHIFT       (22U)
#define CAN_FD_DATA_BITTIMING_ACKSLOT_SYNC_DIS_MASK        (0x1U << CAN_FD_DATA_BITTIMING_ACKSLOT_SYNC_DIS_SHIFT)       /* 0x00400000 */
#define CAN_FD_DATA_BITTIMING_BRS_MODE_SHIFT               (23U)
#define CAN_FD_DATA_BITTIMING_BRS_MODE_MASK                (0x1U << CAN_FD_DATA_BITTIMING_BRS_MODE_SHIFT)               /* 0x00800000 */
#define CAN_FD_DATA_BITTIMING_BRS_TSEG1_SHIFT              (24U)
#define CAN_FD_DATA_BITTIMING_BRS_TSEG1_MASK               (0xFFU << CAN_FD_DATA_BITTIMING_BRS_TSEG1_SHIFT)             /* 0xFF000000 */
/* FD_TDC */
#define CAN_FD_TDC_OFFSET                                  (0x108U)
#define CAN_FD_TDC_TDC_ENABLE_SHIFT                        (0U)
#define CAN_FD_TDC_TDC_ENABLE_MASK                         (0x1U << CAN_FD_TDC_TDC_ENABLE_SHIFT)                        /* 0x00000001 */
#define CAN_FD_TDC_TDC_OFFSET_SHIFT                        (1U)
#define CAN_FD_TDC_TDC_OFFSET_MASK                         (0x3FU << CAN_FD_TDC_TDC_OFFSET_SHIFT)                       /* 0x0000007E */
#define CAN_FD_TDC_LCNT_MEAS_EN_SHIFT                      (7U)
#define CAN_FD_TDC_LCNT_MEAS_EN_MASK                       (0x1U << CAN_FD_TDC_LCNT_MEAS_EN_SHIFT)                      /* 0x00000080 */
#define CAN_FD_TDC_LCNT_CLR_SHIFT                          (8U)
#define CAN_FD_TDC_LCNT_CLR_MASK                           (0x1U << CAN_FD_TDC_LCNT_CLR_SHIFT)                          /* 0x00000100 */
/* FD_BRS_CFG */
#define CAN_FD_BRS_CFG_OFFSET                              (0x10CU)
#define CAN_FD_BRS_CFG_BRS_NEGSYNC_EN_SHIFT                (0U)
#define CAN_FD_BRS_CFG_BRS_NEGSYNC_EN_MASK                 (0x1U << CAN_FD_BRS_CFG_BRS_NEGSYNC_EN_SHIFT)                /* 0x00000001 */
#define CAN_FD_BRS_CFG_BRS_POSSYNC_EN_SHIFT                (1U)
#define CAN_FD_BRS_CFG_BRS_POSSYNC_EN_MASK                 (0x1U << CAN_FD_BRS_CFG_BRS_POSSYNC_EN_SHIFT)                /* 0x00000002 */
#define CAN_FD_BRS_CFG_RESYNC_MODE_SHIFT                   (3U)
#define CAN_FD_BRS_CFG_RESYNC_MODE_MASK                    (0x1U << CAN_FD_BRS_CFG_RESYNC_MODE_SHIFT)                   /* 0x00000008 */
#define CAN_FD_BRS_CFG_SP1_NTSEG1_SHIFT                    (5U)
#define CAN_FD_BRS_CFG_SP1_NTSEG1_MASK                     (0xFFU << CAN_FD_BRS_CFG_SP1_NTSEG1_SHIFT)                   /* 0x00001FE0 */
#define CAN_FD_BRS_CFG_SP1_DTSEG2_SHIFT                    (13U)
#define CAN_FD_BRS_CFG_SP1_DTSEG2_MASK                     (0x1FU << CAN_FD_BRS_CFG_SP1_DTSEG2_SHIFT)                   /* 0x0003E000 */
#define CAN_FD_BRS_CFG_SP2_NTSEG1_SHIFT                    (18U)
#define CAN_FD_BRS_CFG_SP2_NTSEG1_MASK                     (0xFFU << CAN_FD_BRS_CFG_SP2_NTSEG1_SHIFT)                   /* 0x03FC0000 */
#define CAN_FD_BRS_CFG_SP2_DTSEG2_SHIFT                    (26U)
#define CAN_FD_BRS_CFG_SP2_DTSEG2_MASK                     (0x1FU << CAN_FD_BRS_CFG_SP2_DTSEG2_SHIFT)                   /* 0x7C000000 */
#define CAN_FD_BRS_CFG_TRIPLE_SYNC_MODE_SHIFT              (31U)
#define CAN_FD_BRS_CFG_TRIPLE_SYNC_MODE_MASK               (0x1U << CAN_FD_BRS_CFG_TRIPLE_SYNC_MODE_SHIFT)              /* 0x80000000 */
/* FD_LOOP_CNT */
#define CAN_FD_LOOP_CNT_OFFSET                             (0x110U)
#define CAN_FD_LOOP_CNT                                    (0x0U)
#define CAN_FD_LOOP_CNT_LOOP_DELAY_CNT_SHIFT               (0U)
#define CAN_FD_LOOP_CNT_LOOP_DELAY_CNT_MASK                (0xFFFFFFFFU << CAN_FD_LOOP_CNT_LOOP_DELAY_CNT_SHIFT)        /* 0xFFFFFFFF */
/* DMA_CTRL */
#define CAN_DMA_CTRL_OFFSET                                (0x11CU)
#define CAN_DMA_CTRL_DMA_THR_SHIFT                         (0U)
#define CAN_DMA_CTRL_DMA_THR_MASK                          (0x1FFU << CAN_DMA_CTRL_DMA_THR_SHIFT)                       /* 0x000001FF */
#define CAN_DMA_CTRL_DMA_RX_EN_SHIFT                       (9U)
#define CAN_DMA_CTRL_DMA_RX_EN_MASK                        (0x1U << CAN_DMA_CTRL_DMA_RX_EN_SHIFT)                       /* 0x00000200 */
/* FD_TXFRAMEINFO */
#define CAN_FD_TXFRAMEINFO_OFFSET                          (0x200U)
#define CAN_FD_TXFRAMEINFO_TXDATA_LENGTH_SHIFT             (0U)
#define CAN_FD_TXFRAMEINFO_TXDATA_LENGTH_MASK              (0xFU << CAN_FD_TXFRAMEINFO_TXDATA_LENGTH_SHIFT)             /* 0x0000000F */
#define CAN_FD_TXFRAMEINFO_TX_BRS_SHIFT                    (4U)
#define CAN_FD_TXFRAMEINFO_TX_BRS_MASK                     (0x1U << CAN_FD_TXFRAMEINFO_TX_BRS_SHIFT)                    /* 0x00000010 */
#define CAN_FD_TXFRAMEINFO_TX_FDF_SHIFT                    (5U)
#define CAN_FD_TXFRAMEINFO_TX_FDF_MASK                     (0x1U << CAN_FD_TXFRAMEINFO_TX_FDF_SHIFT)                    /* 0x00000020 */
#define CAN_FD_TXFRAMEINFO_TX_RTR_SHIFT                    (6U)
#define CAN_FD_TXFRAMEINFO_TX_RTR_MASK                     (0x1U << CAN_FD_TXFRAMEINFO_TX_RTR_SHIFT)                    /* 0x00000040 */
#define CAN_FD_TXFRAMEINFO_TXFRAME_FORMAT_SHIFT            (7U)
#define CAN_FD_TXFRAMEINFO_TXFRAME_FORMAT_MASK             (0x1U << CAN_FD_TXFRAMEINFO_TXFRAME_FORMAT_SHIFT)            /* 0x00000080 */
/* FD_TXID */
#define CAN_FD_TXID_OFFSET                                 (0x204U)
#define CAN_FD_TXID_TX_ID_SHIFT                            (0U)
#define CAN_FD_TXID_TX_ID_MASK                             (0x1FFFFFFFU << CAN_FD_TXID_TX_ID_SHIFT)                     /* 0x1FFFFFFF */
/* FD_TXDATA0 */
#define CAN_FD_TXDATA0_OFFSET                              (0x208U)
#define CAN_FD_TXDATA0_TX_DATA0_SHIFT                      (0U)
#define CAN_FD_TXDATA0_TX_DATA0_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA0_TX_DATA0_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA1 */
#define CAN_FD_TXDATA1_OFFSET                              (0x20CU)
#define CAN_FD_TXDATA1_TX_DATA1_SHIFT                      (0U)
#define CAN_FD_TXDATA1_TX_DATA1_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA1_TX_DATA1_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA2 */
#define CAN_FD_TXDATA2_OFFSET                              (0x210U)
#define CAN_FD_TXDATA2_TX_DATA2_SHIFT                      (0U)
#define CAN_FD_TXDATA2_TX_DATA2_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA2_TX_DATA2_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA3 */
#define CAN_FD_TXDATA3_OFFSET                              (0x214U)
#define CAN_FD_TXDATA3_TX_DATA3_SHIFT                      (0U)
#define CAN_FD_TXDATA3_TX_DATA3_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA3_TX_DATA3_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA4 */
#define CAN_FD_TXDATA4_OFFSET                              (0x218U)
#define CAN_FD_TXDATA4_TX_DATA4_SHIFT                      (0U)
#define CAN_FD_TXDATA4_TX_DATA4_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA4_TX_DATA4_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA5 */
#define CAN_FD_TXDATA5_OFFSET                              (0x21CU)
#define CAN_FD_TXDATA5_TX_DATA5_SHIFT                      (0U)
#define CAN_FD_TXDATA5_TX_DATA5_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA5_TX_DATA5_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA6 */
#define CAN_FD_TXDATA6_OFFSET                              (0x220U)
#define CAN_FD_TXDATA6_TX_DATA6_SHIFT                      (0U)
#define CAN_FD_TXDATA6_TX_DATA6_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA6_TX_DATA6_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA7 */
#define CAN_FD_TXDATA7_OFFSET                              (0x224U)
#define CAN_FD_TXDATA7_TX_DATA7_SHIFT                      (0U)
#define CAN_FD_TXDATA7_TX_DATA7_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA7_TX_DATA7_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA8 */
#define CAN_FD_TXDATA8_OFFSET                              (0x228U)
#define CAN_FD_TXDATA8_TX_DATA8_SHIFT                      (0U)
#define CAN_FD_TXDATA8_TX_DATA8_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA8_TX_DATA8_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA9 */
#define CAN_FD_TXDATA9_OFFSET                              (0x22CU)
#define CAN_FD_TXDATA9_TX_DATA9_SHIFT                      (0U)
#define CAN_FD_TXDATA9_TX_DATA9_MASK                       (0xFFFFFFFFU << CAN_FD_TXDATA9_TX_DATA9_SHIFT)               /* 0xFFFFFFFF */
/* FD_TXDATA10 */
#define CAN_FD_TXDATA10_OFFSET                             (0x230U)
#define CAN_FD_TXDATA10_TX_DATA10_SHIFT                    (0U)
#define CAN_FD_TXDATA10_TX_DATA10_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA10_TX_DATA10_SHIFT)             /* 0xFFFFFFFF */
/* FD_TXDATA11 */
#define CAN_FD_TXDATA11_OFFSET                             (0x234U)
#define CAN_FD_TXDATA11_TX_DATA11_SHIFT                    (0U)
#define CAN_FD_TXDATA11_TX_DATA11_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA11_TX_DATA11_SHIFT)             /* 0xFFFFFFFF */
/* FD_TXDATA12 */
#define CAN_FD_TXDATA12_OFFSET                             (0x238U)
#define CAN_FD_TXDATA12_TX_DATA12_SHIFT                    (0U)
#define CAN_FD_TXDATA12_TX_DATA12_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA12_TX_DATA12_SHIFT)             /* 0xFFFFFFFF */
/* FD_TXDATA13 */
#define CAN_FD_TXDATA13_OFFSET                             (0x23CU)
#define CAN_FD_TXDATA13_TX_DATA13_SHIFT                    (0U)
#define CAN_FD_TXDATA13_TX_DATA13_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA13_TX_DATA13_SHIFT)             /* 0xFFFFFFFF */
/* FD_TXDATA14 */
#define CAN_FD_TXDATA14_OFFSET                             (0x240U)
#define CAN_FD_TXDATA14_TX_DATA14_SHIFT                    (0U)
#define CAN_FD_TXDATA14_TX_DATA14_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA14_TX_DATA14_SHIFT)             /* 0xFFFFFFFF */
/* FD_TXDATA15 */
#define CAN_FD_TXDATA15_OFFSET                             (0x244U)
#define CAN_FD_TXDATA15_TX_DATA15_SHIFT                    (0U)
#define CAN_FD_TXDATA15_TX_DATA15_MASK                     (0xFFFFFFFFU << CAN_FD_TXDATA15_TX_DATA15_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXFRAMEINFO */
#define CAN_FD_RXFRAMEINFO_OFFSET                          (0x300U)
#define CAN_FD_RXFRAMEINFO                                 (0x0U)
#define CAN_FD_RXFRAMEINFO_BUF_RXDATA_LENGTH_SHIFT         (0U)
#define CAN_FD_RXFRAMEINFO_BUF_RXDATA_LENGTH_MASK          (0xFU << CAN_FD_RXFRAMEINFO_BUF_RXDATA_LENGTH_SHIFT)         /* 0x0000000F */
#define CAN_FD_RXFRAMEINFO_BUF_RX_BRS_SHIFT                (4U)
#define CAN_FD_RXFRAMEINFO_BUF_RX_BRS_MASK                 (0x1U << CAN_FD_RXFRAMEINFO_BUF_RX_BRS_SHIFT)                /* 0x00000010 */
#define CAN_FD_RXFRAMEINFO_BUF_RX_FDF_SHIFT                (5U)
#define CAN_FD_RXFRAMEINFO_BUF_RX_FDF_MASK                 (0x1U << CAN_FD_RXFRAMEINFO_BUF_RX_FDF_SHIFT)                /* 0x00000020 */
#define CAN_FD_RXFRAMEINFO_BUF_RX_RTR_SHIFT                (6U)
#define CAN_FD_RXFRAMEINFO_BUF_RX_RTR_MASK                 (0x1U << CAN_FD_RXFRAMEINFO_BUF_RX_RTR_SHIFT)                /* 0x00000040 */
#define CAN_FD_RXFRAMEINFO_BUF_RXFRAME_FORMAT_SHIFT        (7U)
#define CAN_FD_RXFRAMEINFO_BUF_RXFRAME_FORMAT_MASK         (0x1U << CAN_FD_RXFRAMEINFO_BUF_RXFRAME_FORMAT_SHIFT)        /* 0x00000080 */
#define CAN_FD_RXFRAMEINFO_RX_BRS_SHIFT                    (20U)
#define CAN_FD_RXFRAMEINFO_RX_BRS_MASK                     (0x1U << CAN_FD_RXFRAMEINFO_RX_BRS_SHIFT)                    /* 0x00100000 */
#define CAN_FD_RXFRAMEINFO_RX_FDF_SHIFT                    (21U)
#define CAN_FD_RXFRAMEINFO_RX_FDF_MASK                     (0x1U << CAN_FD_RXFRAMEINFO_RX_FDF_SHIFT)                    /* 0x00200000 */
#define CAN_FD_RXFRAMEINFO_RX_RTR_SHIFT                    (22U)
#define CAN_FD_RXFRAMEINFO_RX_RTR_MASK                     (0x1U << CAN_FD_RXFRAMEINFO_RX_RTR_SHIFT)                    /* 0x00400000 */
#define CAN_FD_RXFRAMEINFO_RXFRAME_FORMAT_SHIFT            (23U)
#define CAN_FD_RXFRAMEINFO_RXFRAME_FORMAT_MASK             (0x1U << CAN_FD_RXFRAMEINFO_RXFRAME_FORMAT_SHIFT)            /* 0x00800000 */
#define CAN_FD_RXFRAMEINFO_RXDATA_LENGTH_SHIFT             (24U)
#define CAN_FD_RXFRAMEINFO_RXDATA_LENGTH_MASK              (0xFU << CAN_FD_RXFRAMEINFO_RXDATA_LENGTH_SHIFT)             /* 0x0F000000 */
/* FD_RXID */
#define CAN_FD_RXID_OFFSET                                 (0x304U)
#define CAN_FD_RXID                                        (0x0U)
#define CAN_FD_RXID_RX_ID_SHIFT                            (0U)
#define CAN_FD_RXID_RX_ID_MASK                             (0x1FFFFFFFU << CAN_FD_RXID_RX_ID_SHIFT)                     /* 0x1FFFFFFF */
/* FD_RXTIMESTAMP */
#define CAN_FD_RXTIMESTAMP_OFFSET                          (0x308U)
#define CAN_FD_RXTIMESTAMP                                 (0x0U)
#define CAN_FD_RXTIMESTAMP_TIMESTAMP_SHIFT                 (0U)
#define CAN_FD_RXTIMESTAMP_TIMESTAMP_MASK                  (0xFFFFFFFFU << CAN_FD_RXTIMESTAMP_TIMESTAMP_SHIFT)          /* 0xFFFFFFFF */
/* FD_RXDATA0 */
#define CAN_FD_RXDATA0_OFFSET                              (0x30CU)
#define CAN_FD_RXDATA0                                     (0x0U)
#define CAN_FD_RXDATA0_RX_DATA0_SHIFT                      (0U)
#define CAN_FD_RXDATA0_RX_DATA0_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA0_RX_DATA0_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA1 */
#define CAN_FD_RXDATA1_OFFSET                              (0x310U)
#define CAN_FD_RXDATA1                                     (0x0U)
#define CAN_FD_RXDATA1_RX_DATA1_SHIFT                      (0U)
#define CAN_FD_RXDATA1_RX_DATA1_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA1_RX_DATA1_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA2 */
#define CAN_FD_RXDATA2_OFFSET                              (0x314U)
#define CAN_FD_RXDATA2                                     (0x0U)
#define CAN_FD_RXDATA2_RX_DATA2_SHIFT                      (0U)
#define CAN_FD_RXDATA2_RX_DATA2_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA2_RX_DATA2_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA3 */
#define CAN_FD_RXDATA3_OFFSET                              (0x318U)
#define CAN_FD_RXDATA3                                     (0x0U)
#define CAN_FD_RXDATA3_RX_DATA3_SHIFT                      (0U)
#define CAN_FD_RXDATA3_RX_DATA3_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA3_RX_DATA3_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA4 */
#define CAN_FD_RXDATA4_OFFSET                              (0x31CU)
#define CAN_FD_RXDATA4                                     (0x0U)
#define CAN_FD_RXDATA4_RX_DATA4_SHIFT                      (0U)
#define CAN_FD_RXDATA4_RX_DATA4_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA4_RX_DATA4_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA5 */
#define CAN_FD_RXDATA5_OFFSET                              (0x320U)
#define CAN_FD_RXDATA5                                     (0x0U)
#define CAN_FD_RXDATA5_RX_DATA5_SHIFT                      (0U)
#define CAN_FD_RXDATA5_RX_DATA5_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA5_RX_DATA5_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA6 */
#define CAN_FD_RXDATA6_OFFSET                              (0x324U)
#define CAN_FD_RXDATA6                                     (0x0U)
#define CAN_FD_RXDATA6_RX_DATA6_SHIFT                      (0U)
#define CAN_FD_RXDATA6_RX_DATA6_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA6_RX_DATA6_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA7 */
#define CAN_FD_RXDATA7_OFFSET                              (0x328U)
#define CAN_FD_RXDATA7                                     (0x0U)
#define CAN_FD_RXDATA7_RX_DATA7_SHIFT                      (0U)
#define CAN_FD_RXDATA7_RX_DATA7_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA7_RX_DATA7_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA8 */
#define CAN_FD_RXDATA8_OFFSET                              (0x32CU)
#define CAN_FD_RXDATA8                                     (0x0U)
#define CAN_FD_RXDATA8_RX_DATA8_SHIFT                      (0U)
#define CAN_FD_RXDATA8_RX_DATA8_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA8_RX_DATA8_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA9 */
#define CAN_FD_RXDATA9_OFFSET                              (0x330U)
#define CAN_FD_RXDATA9                                     (0x0U)
#define CAN_FD_RXDATA9_RX_DATA9_SHIFT                      (0U)
#define CAN_FD_RXDATA9_RX_DATA9_MASK                       (0xFFFFFFFFU << CAN_FD_RXDATA9_RX_DATA9_SHIFT)               /* 0xFFFFFFFF */
/* FD_RXDATA10 */
#define CAN_FD_RXDATA10_OFFSET                             (0x334U)
#define CAN_FD_RXDATA10                                    (0x0U)
#define CAN_FD_RXDATA10_RX_DATA10_SHIFT                    (0U)
#define CAN_FD_RXDATA10_RX_DATA10_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA10_RX_DATA10_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXDATA11 */
#define CAN_FD_RXDATA11_OFFSET                             (0x338U)
#define CAN_FD_RXDATA11                                    (0x0U)
#define CAN_FD_RXDATA11_RX_DATA11_SHIFT                    (0U)
#define CAN_FD_RXDATA11_RX_DATA11_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA11_RX_DATA11_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXDATA12 */
#define CAN_FD_RXDATA12_OFFSET                             (0x33CU)
#define CAN_FD_RXDATA12                                    (0x0U)
#define CAN_FD_RXDATA12_RX_DATA12_SHIFT                    (0U)
#define CAN_FD_RXDATA12_RX_DATA12_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA12_RX_DATA12_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXDATA13 */
#define CAN_FD_RXDATA13_OFFSET                             (0x340U)
#define CAN_FD_RXDATA13                                    (0x0U)
#define CAN_FD_RXDATA13_RX_DATA13_SHIFT                    (0U)
#define CAN_FD_RXDATA13_RX_DATA13_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA13_RX_DATA13_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXDATA14 */
#define CAN_FD_RXDATA14_OFFSET                             (0x344U)
#define CAN_FD_RXDATA14                                    (0x0U)
#define CAN_FD_RXDATA14_RX_DATA14_SHIFT                    (0U)
#define CAN_FD_RXDATA14_RX_DATA14_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA14_RX_DATA14_SHIFT)             /* 0xFFFFFFFF */
/* FD_RXDATA15 */
#define CAN_FD_RXDATA15_OFFSET                             (0x348U)
#define CAN_FD_RXDATA15                                    (0x0U)
#define CAN_FD_RXDATA15_RX_DATA15_SHIFT                    (0U)
#define CAN_FD_RXDATA15_RX_DATA15_MASK                     (0xFFFFFFFFU << CAN_FD_RXDATA15_RX_DATA15_SHIFT)             /* 0xFFFFFFFF */
/* RX_FIFO_RDATA */
#define CAN_RX_FIFO_RDATA_OFFSET                           (0x400U)
#define CAN_RX_FIFO_RDATA                                  (0x0U)
#define CAN_RX_FIFO_RDATA_RX_STR_RDATA_SHIFT               (0U)
#define CAN_RX_FIFO_RDATA_RX_STR_RDATA_MASK                (0xFFFFFFFFU << CAN_RX_FIFO_RDATA_RX_STR_RDATA_SHIFT)        /* 0xFFFFFFFF */
/* STR_CTL */
#define CAN_STR_CTL_OFFSET                                 (0x600U)
#define CAN_STR_CTL_BUFF_MODE_EN_SHIFT                     (0U)
#define CAN_STR_CTL_BUFF_MODE_EN_MASK                      (0x1U << CAN_STR_CTL_BUFF_MODE_EN_SHIFT)                     /* 0x00000001 */
#define CAN_STR_CTL_STM_SHIFT                              (1U)
#define CAN_STR_CTL_STM_MASK                               (0x1U << CAN_STR_CTL_STM_SHIFT)                              /* 0x00000002 */
#define CAN_STR_CTL_ISM_SEL_SHIFT                          (2U)
#define CAN_STR_CTL_ISM_SEL_MASK                           (0x3U << CAN_STR_CTL_ISM_SEL_SHIFT)                          /* 0x0000000C */
#define CAN_STR_CTL_SRST_SHIFT                             (4U)
#define CAN_STR_CTL_SRST_MASK                              (0x1U << CAN_STR_CTL_SRST_SHIFT)                             /* 0x00000010 */
#define CAN_STR_CTL_ESM_SEL_SHIFT                          (6U)
#define CAN_STR_CTL_ESM_SEL_MASK                           (0x3U << CAN_STR_CTL_ESM_SEL_SHIFT)                          /* 0x000000C0 */
#define CAN_STR_CTL_STR_TIMEOUT_MODE_SHIFT                 (8U)
#define CAN_STR_CTL_STR_TIMEOUT_MODE_MASK                  (0x1U << CAN_STR_CTL_STR_TIMEOUT_MODE_SHIFT)                 /* 0x00000100 */
/* STR_STATE */
#define CAN_STR_STATE_OFFSET                               (0x604U)
#define CAN_STR_STATE                                      (0x0U)
#define CAN_STR_STATE_INTM_EMPTY_SHIFT                     (0U)
#define CAN_STR_STATE_INTM_EMPTY_MASK                      (0x1U << CAN_STR_STATE_INTM_EMPTY_SHIFT)                     /* 0x00000001 */
#define CAN_STR_STATE_INTM_FULL_SHIFT                      (1U)
#define CAN_STR_STATE_INTM_FULL_MASK                       (0x1U << CAN_STR_STATE_INTM_FULL_SHIFT)                      /* 0x00000002 */
#define CAN_STR_STATE_EXTM_EMPTY_SHIFT                     (2U)
#define CAN_STR_STATE_EXTM_EMPTY_MASK                      (0x1U << CAN_STR_STATE_EXTM_EMPTY_SHIFT)                     /* 0x00000004 */
#define CAN_STR_STATE_EXTM_FULL_SHIFT                      (3U)
#define CAN_STR_STATE_EXTM_FULL_MASK                       (0x1U << CAN_STR_STATE_EXTM_FULL_SHIFT)                      /* 0x00000008 */
#define CAN_STR_STATE_INTM_LEFT_CNT_SHIFT                  (8U)
#define CAN_STR_STATE_INTM_LEFT_CNT_MASK                   (0x1FFU << CAN_STR_STATE_INTM_LEFT_CNT_SHIFT)                /* 0x0001FF00 */
#define CAN_STR_STATE_INTM_FRAME_CNT_SHIFT                 (17U)
#define CAN_STR_STATE_INTM_FRAME_CNT_MASK                  (0x1FFU << CAN_STR_STATE_INTM_FRAME_CNT_SHIFT)               /* 0x03FE0000 */
/* STR_TIMEOUT */
#define CAN_STR_TIMEOUT_OFFSET                             (0x608U)
#define CAN_STR_TIMEOUT_STR_TIMEOUT_THR_SHIFT              (0U)
#define CAN_STR_TIMEOUT_STR_TIMEOUT_THR_MASK               (0xFFFFFFFFU << CAN_STR_TIMEOUT_STR_TIMEOUT_THR_SHIFT)       /* 0xFFFFFFFF */
/* STR_WTM */
#define CAN_STR_WTM_OFFSET                                 (0x60CU)
#define CAN_STR_WTM_ISM_WATERMARK_SHIFT                    (0U)
#define CAN_STR_WTM_ISM_WATERMARK_MASK                     (0x1FFU << CAN_STR_WTM_ISM_WATERMARK_SHIFT)                  /* 0x000001FF */
#define CAN_STR_WTM_ESM_WATERMARK_SHIFT                    (9U)
#define CAN_STR_WTM_ESM_WATERMARK_MASK                     (0x3FFFFFU << CAN_STR_WTM_ESM_WATERMARK_SHIFT)               /* 0x7FFFFE00 */
/* EXTM_START_ADDR */
#define CAN_EXTM_START_ADDR_OFFSET                         (0x610U)
#define CAN_EXTM_START_ADDR_START_ADDR_SHIFT               (0U)
#define CAN_EXTM_START_ADDR_START_ADDR_MASK                (0xFFFFFFFFU << CAN_EXTM_START_ADDR_START_ADDR_SHIFT)        /* 0xFFFFFFFF */
/* EXTM_SIZE */
#define CAN_EXTM_SIZE_OFFSET                               (0x614U)
#define CAN_EXTM_SIZE_EXT_MEM_SIZE_SHIFT                   (0U)
#define CAN_EXTM_SIZE_EXT_MEM_SIZE_MASK                    (0xFFFFFFFFU << CAN_EXTM_SIZE_EXT_MEM_SIZE_SHIFT)            /* 0xFFFFFFFF */
/* EXTM_WADDR */
#define CAN_EXTM_WADDR_OFFSET                              (0x618U)
#define CAN_EXTM_WADDR                                     (0x0U)
#define CAN_EXTM_WADDR_CAN_WADDR_SHIFT                     (0U)
#define CAN_EXTM_WADDR_CAN_WADDR_MASK                      (0xFFFFFFFFU << CAN_EXTM_WADDR_CAN_WADDR_SHIFT)              /* 0xFFFFFFFF */
/* EXTM_RADDR */
#define CAN_EXTM_RADDR_OFFSET                              (0x61CU)
#define CAN_EXTM_RADDR_CPU_RADDR_SHIFT                     (0U)
#define CAN_EXTM_RADDR_CPU_RADDR_MASK                      (0xFFFFFFFFU << CAN_EXTM_RADDR_CPU_RADDR_SHIFT)              /* 0xFFFFFFFF */
/* EXTM_AHB_TXTHR */
#define CAN_EXTM_AHB_TXTHR_OFFSET                          (0x620U)
#define CAN_EXTM_AHB_TXTHR_AHB_TXTHR_SHIFT                 (0U)
#define CAN_EXTM_AHB_TXTHR_AHB_TXTHR_MASK                  (0x1FFU << CAN_EXTM_AHB_TXTHR_AHB_TXTHR_SHIFT)               /* 0x000001FF */
/* EXTM_LEFT_CNT */
#define CAN_EXTM_LEFT_CNT_OFFSET                           (0x624U)
#define CAN_EXTM_LEFT_CNT                                  (0x0U)
#define CAN_EXTM_LEFT_CNT_EXTM_LEFT_CNT_SHIFT              (0U)
#define CAN_EXTM_LEFT_CNT_EXTM_LEFT_CNT_MASK               (0x3FFFFFU << CAN_EXTM_LEFT_CNT_EXTM_LEFT_CNT_SHIFT)         /* 0x003FFFFF */
/* ATF0 */
#define CAN_ATF0_OFFSET                                    (0x700U)
#define CAN_ATF0_ID_SHIFT                                  (0U)
#define CAN_ATF0_ID_MASK                                   (0x1FFFFFFFU << CAN_ATF0_ID_SHIFT)                           /* 0x1FFFFFFF */
#define CAN_ATF0_RTR_SHIFT                                 (29U)
#define CAN_ATF0_RTR_MASK                                  (0x1U << CAN_ATF0_RTR_SHIFT)                                 /* 0x20000000 */
#define CAN_ATF0_RTR_EN_SHIFT                              (30U)
#define CAN_ATF0_RTR_EN_MASK                               (0x1U << CAN_ATF0_RTR_EN_SHIFT)                              /* 0x40000000 */
/* ATF1 */
#define CAN_ATF1_OFFSET                                    (0x704U)
#define CAN_ATF1_ID_SHIFT                                  (0U)
#define CAN_ATF1_ID_MASK                                   (0x1FFFFFFFU << CAN_ATF1_ID_SHIFT)                           /* 0x1FFFFFFF */
#define CAN_ATF1_RTR_SHIFT                                 (29U)
#define CAN_ATF1_RTR_MASK                                  (0x1U << CAN_ATF1_RTR_SHIFT)                                 /* 0x20000000 */
#define CAN_ATF1_RTR_EN_SHIFT                              (30U)
#define CAN_ATF1_RTR_EN_MASK                               (0x1U << CAN_ATF1_RTR_EN_SHIFT)                              /* 0x40000000 */
/* ATF2 */
#define CAN_ATF2_OFFSET                                    (0x708U)
#define CAN_ATF2_ID_SHIFT                                  (0U)
#define CAN_ATF2_ID_MASK                                   (0x1FFFFFFFU << CAN_ATF2_ID_SHIFT)                           /* 0x1FFFFFFF */
#define CAN_ATF2_RTR_SHIFT                                 (29U)
#define CAN_ATF2_RTR_MASK                                  (0x1U << CAN_ATF2_RTR_SHIFT)                                 /* 0x20000000 */
#define CAN_ATF2_RTR_EN_SHIFT                              (30U)
#define CAN_ATF2_RTR_EN_MASK                               (0x1U << CAN_ATF2_RTR_EN_SHIFT)                              /* 0x40000000 */
/* ATF3 */
#define CAN_ATF3_OFFSET                                    (0x70CU)
#define CAN_ATF3_ID_SHIFT                                  (0U)
#define CAN_ATF3_ID_MASK                                   (0x1FFFFFFFU << CAN_ATF3_ID_SHIFT)                           /* 0x1FFFFFFF */
#define CAN_ATF3_RTR_SHIFT                                 (29U)
#define CAN_ATF3_RTR_MASK                                  (0x1U << CAN_ATF3_RTR_SHIFT)                                 /* 0x20000000 */
#define CAN_ATF3_RTR_EN_SHIFT                              (30U)
#define CAN_ATF3_RTR_EN_MASK                               (0x1U << CAN_ATF3_RTR_EN_SHIFT)                              /* 0x40000000 */
/* ATF4 */
#define CAN_ATF4_OFFSET                                    (0x710U)
#define CAN_ATF4_ID_SHIFT                                  (0U)
#define CAN_ATF4_ID_MASK                                   (0x1FFFFFFFU << CAN_ATF4_ID_SHIFT)                           /* 0x1FFFFFFF */
#define CAN_ATF4_RTR_SHIFT                                 (29U)
#define CAN_ATF4_RTR_MASK                                  (0x1U << CAN_ATF4_RTR_SHIFT)                                 /* 0x20000000 */
#define CAN_ATF4_RTR_EN_SHIFT                              (30U)
#define CAN_ATF4_RTR_EN_MASK                               (0x1U << CAN_ATF4_RTR_EN_SHIFT)                              /* 0x40000000 */
/* ATFM0 */
#define CAN_ATFM0_OFFSET                                   (0x714U)
#define CAN_ATFM0_ID_SHIFT                                 (0U)
#define CAN_ATFM0_ID_MASK                                  (0x1FFFFFFFU << CAN_ATFM0_ID_SHIFT)                          /* 0x1FFFFFFF */
#define CAN_ATFM0_RTR_SHIFT                                (29U)
#define CAN_ATFM0_RTR_MASK                                 (0x1U << CAN_ATFM0_RTR_SHIFT)                                /* 0x20000000 */
#define CAN_ATFM0_RTR_EN_SHIFT                             (30U)
#define CAN_ATFM0_RTR_EN_MASK                              (0x1U << CAN_ATFM0_RTR_EN_SHIFT)                             /* 0x40000000 */
#define CAN_ATFM0_MASK_SHIFT                               (31U)
#define CAN_ATFM0_MASK_MASK                                (0x1U << CAN_ATFM0_MASK_SHIFT)                               /* 0x80000000 */
/* ATFM1 */
#define CAN_ATFM1_OFFSET                                   (0x718U)
#define CAN_ATFM1_ID_SHIFT                                 (0U)
#define CAN_ATFM1_ID_MASK                                  (0x1FFFFFFFU << CAN_ATFM1_ID_SHIFT)                          /* 0x1FFFFFFF */
#define CAN_ATFM1_RTR_SHIFT                                (29U)
#define CAN_ATFM1_RTR_MASK                                 (0x1U << CAN_ATFM1_RTR_SHIFT)                                /* 0x20000000 */
#define CAN_ATFM1_RTR_EN_SHIFT                             (30U)
#define CAN_ATFM1_RTR_EN_MASK                              (0x1U << CAN_ATFM1_RTR_EN_SHIFT)                             /* 0x40000000 */
#define CAN_ATFM1_MASK_SHIFT                               (31U)
#define CAN_ATFM1_MASK_MASK                                (0x1U << CAN_ATFM1_MASK_SHIFT)                               /* 0x80000000 */
/* ATFM2 */
#define CAN_ATFM2_OFFSET                                   (0x71CU)
#define CAN_ATFM2_ID_SHIFT                                 (0U)
#define CAN_ATFM2_ID_MASK                                  (0x1FFFFFFFU << CAN_ATFM2_ID_SHIFT)                          /* 0x1FFFFFFF */
#define CAN_ATFM2_RTR_SHIFT                                (29U)
#define CAN_ATFM2_RTR_MASK                                 (0x1U << CAN_ATFM2_RTR_SHIFT)                                /* 0x20000000 */
#define CAN_ATFM2_RTR_EN_SHIFT                             (30U)
#define CAN_ATFM2_RTR_EN_MASK                              (0x1U << CAN_ATFM2_RTR_EN_SHIFT)                             /* 0x40000000 */
#define CAN_ATFM2_MASK_SHIFT                               (31U)
#define CAN_ATFM2_MASK_MASK                                (0x1U << CAN_ATFM2_MASK_SHIFT)                               /* 0x80000000 */
/* ATFM3 */
#define CAN_ATFM3_OFFSET                                   (0x720U)
#define CAN_ATFM3_ID_SHIFT                                 (0U)
#define CAN_ATFM3_ID_MASK                                  (0x1FFFFFFFU << CAN_ATFM3_ID_SHIFT)                          /* 0x1FFFFFFF */
#define CAN_ATFM3_RTR_SHIFT                                (29U)
#define CAN_ATFM3_RTR_MASK                                 (0x1U << CAN_ATFM3_RTR_SHIFT)                                /* 0x20000000 */
#define CAN_ATFM3_RTR_EN_SHIFT                             (30U)
#define CAN_ATFM3_RTR_EN_MASK                              (0x1U << CAN_ATFM3_RTR_EN_SHIFT)                             /* 0x40000000 */
#define CAN_ATFM3_MASK_SHIFT                               (31U)
#define CAN_ATFM3_MASK_MASK                                (0x1U << CAN_ATFM3_MASK_SHIFT)                               /* 0x80000000 */
/* ATFM4 */
#define CAN_ATFM4_OFFSET                                   (0x724U)
#define CAN_ATFM4_ID_SHIFT                                 (0U)
#define CAN_ATFM4_ID_MASK                                  (0x1FFFFFFFU << CAN_ATFM4_ID_SHIFT)                          /* 0x1FFFFFFF */
#define CAN_ATFM4_RTR_SHIFT                                (29U)
#define CAN_ATFM4_RTR_MASK                                 (0x1U << CAN_ATFM4_RTR_SHIFT)                                /* 0x20000000 */
#define CAN_ATFM4_RTR_EN_SHIFT                             (30U)
#define CAN_ATFM4_RTR_EN_MASK                              (0x1U << CAN_ATFM4_RTR_EN_SHIFT)                             /* 0x40000000 */
#define CAN_ATFM4_MASK_SHIFT                               (31U)
#define CAN_ATFM4_MASK_MASK                                (0x1U << CAN_ATFM4_MASK_SHIFT)                               /* 0x80000000 */
/* ATF_DLC */
#define CAN_ATF_DLC_OFFSET                                 (0x728U)
#define CAN_ATF_DLC_ATF_DLC_SHIFT                          (0U)
#define CAN_ATF_DLC_ATF_DLC_MASK                           (0xFU << CAN_ATF_DLC_ATF_DLC_SHIFT)                          /* 0x0000000F */
#define CAN_ATF_DLC_ATF_DLC_EN_SHIFT                       (4U)
#define CAN_ATF_DLC_ATF_DLC_EN_MASK                        (0x1U << CAN_ATF_DLC_ATF_DLC_EN_SHIFT)                       /* 0x00000010 */
#define CAN_ATF_DLC_ATF_DLC_MODE_SHIFT                     (5U)
#define CAN_ATF_DLC_ATF_DLC_MODE_MASK                      (0x1U << CAN_ATF_DLC_ATF_DLC_MODE_SHIFT)                     /* 0x00000020 */
/* ATF_CTL */
#define CAN_ATF_CTL_OFFSET                                 (0x72CU)
#define CAN_ATF_CTL_ATF0_EN_SHIFT                          (0U)
#define CAN_ATF_CTL_ATF0_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF0_EN_SHIFT)                          /* 0x00000001 */
#define CAN_ATF_CTL_ATF1_EN_SHIFT                          (1U)
#define CAN_ATF_CTL_ATF1_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF1_EN_SHIFT)                          /* 0x00000002 */
#define CAN_ATF_CTL_ATF2_EN_SHIFT                          (2U)
#define CAN_ATF_CTL_ATF2_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF2_EN_SHIFT)                          /* 0x00000004 */
#define CAN_ATF_CTL_ATF3_EN_SHIFT                          (3U)
#define CAN_ATF_CTL_ATF3_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF3_EN_SHIFT)                          /* 0x00000008 */
#define CAN_ATF_CTL_ATF4_EN_SHIFT                          (4U)
#define CAN_ATF_CTL_ATF4_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF4_EN_SHIFT)                          /* 0x00000010 */
#define CAN_ATF_CTL_ATF5_EN_SHIFT                          (5U)
#define CAN_ATF_CTL_ATF5_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF5_EN_SHIFT)                          /* 0x00000020 */
#define CAN_ATF_CTL_ATF6_EN_SHIFT                          (6U)
#define CAN_ATF_CTL_ATF6_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF6_EN_SHIFT)                          /* 0x00000040 */
#define CAN_ATF_CTL_ATF7_EN_SHIFT                          (7U)
#define CAN_ATF_CTL_ATF7_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF7_EN_SHIFT)                          /* 0x00000080 */
#define CAN_ATF_CTL_ATF8_EN_SHIFT                          (8U)
#define CAN_ATF_CTL_ATF8_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF8_EN_SHIFT)                          /* 0x00000100 */
#define CAN_ATF_CTL_ATF9_EN_SHIFT                          (9U)
#define CAN_ATF_CTL_ATF9_EN_MASK                           (0x1U << CAN_ATF_CTL_ATF9_EN_SHIFT)                          /* 0x00000200 */
/* SPACE_CTRL */
#define CAN_SPACE_CTRL_OFFSET                              (0x800U)
#define CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET0_SHIFT        (0U)
#define CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET0_MASK         (0xFFU << CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET0_SHIFT)       /* 0x000000FF */
#define CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET1_SHIFT        (8U)
#define CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET1_MASK         (0xFFU << CAN_SPACE_CTRL_SPACE_TO_OVERLOAD_SET1_SHIFT)       /* 0x0000FF00 */
#define CAN_SPACE_CTRL_SPACE_TO_SOF_SHIFT                  (16U)
#define CAN_SPACE_CTRL_SPACE_TO_SOF_MASK                   (0xFFU << CAN_SPACE_CTRL_SPACE_TO_SOF_SHIFT)                 /* 0x00FF0000 */
#define CAN_SPACE_CTRL_SPACE_INTERMISSION_LEN_SHIFT        (24U)
#define CAN_SPACE_CTRL_SPACE_INTERMISSION_LEN_MASK         (0xFU << CAN_SPACE_CTRL_SPACE_INTERMISSION_LEN_SHIFT)        /* 0x0F000000 */
#define CAN_SPACE_CTRL_SPACE_INTERMISSION_MODE_SHIFT       (28U)
#define CAN_SPACE_CTRL_SPACE_INTERMISSION_MODE_MASK        (0x1U << CAN_SPACE_CTRL_SPACE_INTERMISSION_MODE_SHIFT)       /* 0x10000000 */
#define CAN_SPACE_CTRL_ACK_TO_ACKLIM_SET_SHIFT             (29U)
#define CAN_SPACE_CTRL_ACK_TO_ACKLIM_SET_MASK              (0x1U << CAN_SPACE_CTRL_ACK_TO_ACKLIM_SET_SHIFT)             /* 0x20000000 */
/* AUTO_RETX_CFG */
#define CAN_AUTO_RETX_CFG_OFFSET                           (0x808U)
#define CAN_AUTO_RETX_CFG_AUTO_RETX_MODE_SHIFT             (0U)
#define CAN_AUTO_RETX_CFG_AUTO_RETX_MODE_MASK              (0x1U << CAN_AUTO_RETX_CFG_AUTO_RETX_MODE_SHIFT)             /* 0x00000001 */
#define CAN_AUTO_RETX_CFG_RETX_LIMIT_EN_SHIFT              (1U)
#define CAN_AUTO_RETX_CFG_RETX_LIMIT_EN_MASK               (0x1U << CAN_AUTO_RETX_CFG_RETX_LIMIT_EN_SHIFT)              /* 0x00000002 */
#define CAN_AUTO_RETX_CFG_AUTO_RETX_CNT_CLR_SHIFT          (2U)
#define CAN_AUTO_RETX_CFG_AUTO_RETX_CNT_CLR_MASK           (0x1U << CAN_AUTO_RETX_CFG_AUTO_RETX_CNT_CLR_SHIFT)          /* 0x00000004 */
#define CAN_AUTO_RETX_CFG_RETX_TIME_LIMIT_SHIFT            (3U)
#define CAN_AUTO_RETX_CFG_RETX_TIME_LIMIT_MASK             (0xFFFFU << CAN_AUTO_RETX_CFG_RETX_TIME_LIMIT_SHIFT)         /* 0x0007FFF8 */
#define CAN_AUTO_RETX_CFG_RETX_CNT_SELF_CLR_SHIFT          (19U)
#define CAN_AUTO_RETX_CFG_RETX_CNT_SELF_CLR_MASK           (0x1U << CAN_AUTO_RETX_CFG_RETX_CNT_SELF_CLR_SHIFT)          /* 0x00080000 */
/* AUTO_RETX_STATE0 */
#define CAN_AUTO_RETX_STATE0_OFFSET                        (0x80CU)
#define CAN_AUTO_RETX_STATE0                               (0x0U)
#define CAN_AUTO_RETX_STATE0_AUTO_RETX_CNT_SHIFT           (0U)
#define CAN_AUTO_RETX_STATE0_AUTO_RETX_CNT_MASK            (0xFFFFU << CAN_AUTO_RETX_STATE0_AUTO_RETX_CNT_SHIFT)        /* 0x0000FFFF */
#define CAN_AUTO_RETX_STATE0_NOACK_CNT_SHIFT               (16U)
#define CAN_AUTO_RETX_STATE0_NOACK_CNT_MASK                (0xFFFFU << CAN_AUTO_RETX_STATE0_NOACK_CNT_SHIFT)            /* 0xFFFF0000 */
/* AUTO_RETX_STATE1 */
#define CAN_AUTO_RETX_STATE1_OFFSET                        (0x810U)
#define CAN_AUTO_RETX_STATE1                               (0x0U)
#define CAN_AUTO_RETX_STATE1_ARBIT_FAIL_CNT_SHIFT          (0U)
#define CAN_AUTO_RETX_STATE1_ARBIT_FAIL_CNT_MASK           (0xFFFFU << CAN_AUTO_RETX_STATE1_ARBIT_FAIL_CNT_SHIFT)       /* 0x0000FFFF */
#define CAN_AUTO_RETX_STATE1_TXERR_CNT_SHIFT               (16U)
#define CAN_AUTO_RETX_STATE1_TXERR_CNT_MASK                (0xFFFFU << CAN_AUTO_RETX_STATE1_TXERR_CNT_SHIFT)            /* 0xFFFF0000 */
/* OLF_CFG */
#define CAN_OLF_CFG_OFFSET                                 (0x814U)
#define CAN_OLF_CFG_OVD_TX_THR_SHIFT                       (0U)
#define CAN_OLF_CFG_OVD_TX_THR_MASK                        (0x1FFU << CAN_OLF_CFG_OVD_TX_THR_SHIFT)                     /* 0x000001FF */
#define CAN_OLF_CFG_AUTO_OVD_MODE_SHIFT                    (9U)
#define CAN_OLF_CFG_AUTO_OVD_MODE_MASK                     (0x1U << CAN_OLF_CFG_AUTO_OVD_MODE_SHIFT)                    /* 0x00000200 */
#define CAN_OLF_CFG_OVD_TIME_SHIFT                         (10U)
#define CAN_OLF_CFG_OVD_TIME_MASK                          (0x1U << CAN_OLF_CFG_OVD_TIME_SHIFT)                         /* 0x00000400 */
#define CAN_OLF_CFG_TX_WAIT_MODE_SHIFT                     (11U)
#define CAN_OLF_CFG_TX_WAIT_MODE_MASK                      (0x1U << CAN_OLF_CFG_TX_WAIT_MODE_SHIFT)                     /* 0x00000800 */
#define CAN_OLF_CFG_TX_WAIT_CLR_SHIFT                      (12U)
#define CAN_OLF_CFG_TX_WAIT_CLR_MASK                       (0x1U << CAN_OLF_CFG_TX_WAIT_CLR_SHIFT)                      /* 0x00001000 */
#define CAN_OLF_CFG_TX_WAIT_THR_SHIFT                      (16U)
#define CAN_OLF_CFG_TX_WAIT_THR_MASK                       (0xFFU << CAN_OLF_CFG_TX_WAIT_THR_SHIFT)                     /* 0x00FF0000 */
/* RXINT_CTRL */
#define CAN_RXINT_CTRL_OFFSET                              (0x818U)
#define CAN_RXINT_CTRL_RXINT_NUM_SHIFT                     (0U)
#define CAN_RXINT_CTRL_RXINT_NUM_MASK                      (0xFFFFU << CAN_RXINT_CTRL_RXINT_NUM_SHIFT)                  /* 0x0000FFFF */
#define CAN_RXINT_CTRL_MFI_MODE_SHIFT                      (16U)
#define CAN_RXINT_CTRL_MFI_MODE_MASK                       (0x1U << CAN_RXINT_CTRL_MFI_MODE_SHIFT)                      /* 0x00010000 */
#define CAN_RXINT_CTRL_MFI_TIMEOUT_MODE_SHIFT              (17U)
#define CAN_RXINT_CTRL_MFI_TIMEOUT_MODE_MASK               (0x1U << CAN_RXINT_CTRL_MFI_TIMEOUT_MODE_SHIFT)              /* 0x00020000 */
/* RXINT_TIMEOUT */
#define CAN_RXINT_TIMEOUT_OFFSET                           (0x81CU)
#define CAN_RXINT_TIMEOUT_THRESHOLD_SHIFT                  (0U)
#define CAN_RXINT_TIMEOUT_THRESHOLD_MASK                   (0xFFFFFFFFU << CAN_RXINT_TIMEOUT_THRESHOLD_SHIFT)           /* 0xFFFFFFFF */
/* WAVE_FILTER_CFG */
#define CAN_WAVE_FILTER_CFG_OFFSET                         (0x824U)
#define CAN_WAVE_FILTER_CFG_FILTER_WIDTH_SHIFT             (0U)
#define CAN_WAVE_FILTER_CFG_FILTER_WIDTH_MASK              (0xFFU << CAN_WAVE_FILTER_CFG_FILTER_WIDTH_SHIFT)            /* 0x000000FF */
#define CAN_WAVE_FILTER_CFG_FILTER_MODE_SHIFT              (8U)
#define CAN_WAVE_FILTER_CFG_FILTER_MODE_MASK               (0x1U << CAN_WAVE_FILTER_CFG_FILTER_MODE_SHIFT)              /* 0x00000100 */
#define CAN_WAVE_FILTER_CFG_FILTER_EN_SHIFT                (9U)
#define CAN_WAVE_FILTER_CFG_FILTER_EN_MASK                 (0x1U << CAN_WAVE_FILTER_CFG_FILTER_EN_SHIFT)                /* 0x00000200 */
#define CAN_WAVE_FILTER_CFG_FILTER_BYPASS_SHIFT            (10U)
#define CAN_WAVE_FILTER_CFG_FILTER_BYPASS_MASK             (0x1U << CAN_WAVE_FILTER_CFG_FILTER_BYPASS_SHIFT)            /* 0x00000400 */
#define CAN_WAVE_FILTER_CFG_FILTER_IN_SEL_SHIFT            (11U)
#define CAN_WAVE_FILTER_CFG_FILTER_IN_SEL_MASK             (0x3U << CAN_WAVE_FILTER_CFG_FILTER_IN_SEL_SHIFT)            /* 0x00001800 */
/* RBC_CFG */
#define CAN_RBC_CFG_OFFSET                                 (0x828U)
#define CAN_RBC_CFG_ACTIVE_ERR_RBC_SHIFT                   (0U)
#define CAN_RBC_CFG_ACTIVE_ERR_RBC_MASK                    (0x1FU << CAN_RBC_CFG_ACTIVE_ERR_RBC_SHIFT)                  /* 0x0000001F */
#define CAN_RBC_CFG_PASSIVE_ERR_RBC_SHIFT                  (8U)
#define CAN_RBC_CFG_PASSIVE_ERR_RBC_MASK                   (0x1FU << CAN_RBC_CFG_PASSIVE_ERR_RBC_SHIFT)                 /* 0x00001F00 */
#define CAN_RBC_CFG_INTEGRATION_TO_IDLE_SHIFT              (16U)
#define CAN_RBC_CFG_INTEGRATION_TO_IDLE_MASK               (0x1FU << CAN_RBC_CFG_INTEGRATION_TO_IDLE_SHIFT)             /* 0x001F0000 */
/* TXCRC_CFG */
#define CAN_TXCRC_CFG_OFFSET                               (0x82CU)
#define CAN_TXCRC_CFG_FORCE_CRC_VAL_SHIFT                  (0U)
#define CAN_TXCRC_CFG_FORCE_CRC_VAL_MASK                   (0x3FFFFFU << CAN_TXCRC_CFG_FORCE_CRC_VAL_SHIFT)             /* 0x003FFFFF */
#define CAN_TXCRC_CFG_FORCE_TXCRC_EN_SHIFT                 (31U)
#define CAN_TXCRC_CFG_FORCE_TXCRC_EN_MASK                  (0x1U << CAN_TXCRC_CFG_FORCE_TXCRC_EN_SHIFT)                 /* 0x80000000 */
#define CAN_TXCRC_CFG_FORCE_RXCRC_EN_SHIFT                 (30U)
#define CAN_TXCRC_CFG_FORCE_RXCRC_EN_MASK                  (0x1U << CAN_TXCRC_CFG_FORCE_RXCRC_EN_SHIFT)                 /* 0x40000000 */
/* BUSOFF_RCY_CFG */
#define CAN_BUSOFF_RCY_CFG_OFFSET                          (0x830U)
#define CAN_BUSOFF_RCY_CFG_RCY_TIMES_THR_SHIFT             (0U)
#define CAN_BUSOFF_RCY_CFG_RCY_TIMES_THR_MASK              (0xFFU << CAN_BUSOFF_RCY_CFG_RCY_TIMES_THR_SHIFT)            /* 0x000000FF */
#define CAN_BUSOFF_RCY_CFG_RCY_EN_SHIFT                    (8U)
#define CAN_BUSOFF_RCY_CFG_RCY_EN_MASK                     (0x1U << CAN_BUSOFF_RCY_CFG_RCY_EN_SHIFT)                    /* 0x00000100 */
#define CAN_BUSOFF_RCY_CFG_RCY_SCLR_SHIFT                  (9U)
#define CAN_BUSOFF_RCY_CFG_RCY_SCLR_MASK                   (0x1U << CAN_BUSOFF_RCY_CFG_RCY_SCLR_SHIFT)                  /* 0x00000200 */
/* BUSOFF_RCY_THR */
#define CAN_BUSOFF_RCY_THR_OFFSET                          (0x834U)
#define CAN_BUSOFF_RCY_THR_RCY_CNT_THR_SHIFT               (0U)
#define CAN_BUSOFF_RCY_THR_RCY_CNT_THR_MASK                (0xFFFFFFFFU << CAN_BUSOFF_RCY_THR_RCY_CNT_THR_SHIFT)        /* 0xFFFFFFFF */
/* ERROR_CODE */
#define CAN_ERROR_CODE_OFFSET                              (0x900U)
#define CAN_ERROR_CODE_RX_STATE_SHIFT                      (0U)
#define CAN_ERROR_CODE_RX_STATE_MASK                       (0x7FFFFU << CAN_ERROR_CODE_RX_STATE_SHIFT)                  /* 0x0007FFFF */
#define CAN_ERROR_CODE_TX_STATE_SHIFT                      (19U)
#define CAN_ERROR_CODE_TX_STATE_MASK                       (0x3FU << CAN_ERROR_CODE_TX_STATE_SHIFT)                     /* 0x01F80000 */
#define CAN_ERROR_CODE_ERROR_DIRECTION_SHIFT               (25U)
#define CAN_ERROR_CODE_ERROR_DIRECTION_MASK                (0x1U << CAN_ERROR_CODE_ERROR_DIRECTION_SHIFT)               /* 0x02000000 */
#define CAN_ERROR_CODE_ERROR_TYPE_SHIFT                    (26U)
#define CAN_ERROR_CODE_ERROR_TYPE_MASK                     (0x7U << CAN_ERROR_CODE_ERROR_TYPE_SHIFT)                    /* 0x1C000000 */
#define CAN_ERROR_CODE_ERROR_PHASE_SHIFT                   (29U)
#define CAN_ERROR_CODE_ERROR_PHASE_MASK                    (0x1U << CAN_ERROR_CODE_ERROR_PHASE_SHIFT)                   /* 0x20000000 */
#define CAN_ERROR_CODE_RX_CRC_ERROR_FLAG_SHIFT             (30U)
#define CAN_ERROR_CODE_RX_CRC_ERROR_FLAG_MASK              (0x1U << CAN_ERROR_CODE_RX_CRC_ERROR_FLAG_SHIFT)             /* 0x40000000 */
#define CAN_ERROR_CODE_TX_CRC_ERROR_FLAG_SHIFT             (31U)
#define CAN_ERROR_CODE_TX_CRC_ERROR_FLAG_MASK              (0x1U << CAN_ERROR_CODE_TX_CRC_ERROR_FLAG_SHIFT)             /* 0x80000000 */
/* ERROR_MASK */
#define CAN_ERROR_MASK_OFFSET                              (0x904U)
#define CAN_ERROR_MASK_BIT_ERROR_SHIFT                     (0U)
#define CAN_ERROR_MASK_BIT_ERROR_MASK                      (0x1U << CAN_ERROR_MASK_BIT_ERROR_SHIFT)                     /* 0x00000001 */
#define CAN_ERROR_MASK_STUFF_ERROR_SHIFT                   (1U)
#define CAN_ERROR_MASK_STUFF_ERROR_MASK                    (0x1U << CAN_ERROR_MASK_STUFF_ERROR_SHIFT)                   /* 0x00000002 */
#define CAN_ERROR_MASK_CRC_ERROR_SHIFT                     (2U)
#define CAN_ERROR_MASK_CRC_ERROR_MASK                      (0x1U << CAN_ERROR_MASK_CRC_ERROR_SHIFT)                     /* 0x00000004 */
#define CAN_ERROR_MASK_FORM_ERROR_SHIFT                    (3U)
#define CAN_ERROR_MASK_FORM_ERROR_MASK                     (0x1U << CAN_ERROR_MASK_FORM_ERROR_SHIFT)                    /* 0x00000008 */
#define CAN_ERROR_MASK_ACK_ERROR_SHIFT                     (4U)
#define CAN_ERROR_MASK_ACK_ERROR_MASK                      (0x1U << CAN_ERROR_MASK_ACK_ERROR_SHIFT)                     /* 0x00000010 */
/* RXCRC_VAL */
#define CAN_RXCRC_VAL_OFFSET                               (0x908U)
#define CAN_RXCRC_VAL                                      (0x0U)
#define CAN_RXCRC_VAL_RXCRC_VAL_SHIFT                      (0U)
#define CAN_RXCRC_VAL_RXCRC_VAL_MASK                       (0x1FU << CAN_RXCRC_VAL_RXCRC_VAL_SHIFT)                     /* 0x0000001F */
/* CRC_CAL */
#define CAN_CRC_CAL_OFFSET                                 (0x90CU)
#define CAN_CRC_CAL                                        (0x0U)
#define CAN_CRC_CAL_CRC_CAL_SHIFT                          (0U)
#define CAN_CRC_CAL_CRC_CAL_MASK                           (0x1FU << CAN_CRC_CAL_CRC_CAL_SHIFT)                         /* 0x0000001F */
/* RXERRORCNT */
#define CAN_RXERRORCNT_OFFSET                              (0x910U)
#define CAN_RXERRORCNT                                     (0x0U)
#define CAN_RXERRORCNT_RX_ERR_CNT_SHIFT                    (0U)
#define CAN_RXERRORCNT_RX_ERR_CNT_MASK                     (0xFFU << CAN_RXERRORCNT_RX_ERR_CNT_SHIFT)                   /* 0x000000FF */
/* TXERRORCNT */
#define CAN_TXERRORCNT_OFFSET                              (0x914U)
#define CAN_TXERRORCNT                                     (0x0U)
#define CAN_TXERRORCNT_TX_ERR_CNT_SHIFT                    (0U)
#define CAN_TXERRORCNT_TX_ERR_CNT_MASK                     (0x1FFU << CAN_TXERRORCNT_TX_ERR_CNT_SHIFT)                  /* 0x000001FF */
/* ARBIT_FAIL_STATE */
#define CAN_ARBIT_FAIL_STATE_OFFSET                        (0x918U)
#define CAN_ARBIT_FAIL_STATE                               (0x0U)
#define CAN_ARBIT_FAIL_STATE_ARBIT_FAIL_CODE_SHIFT         (0U)
#define CAN_ARBIT_FAIL_STATE_ARBIT_FAIL_CODE_MASK          (0x1FFU << CAN_ARBIT_FAIL_STATE_ARBIT_FAIL_CODE_SHIFT)       /* 0x000001FF */
/* RX_RXSRAM_RDATA */
#define CAN_RX_RXSRAM_RDATA_OFFSET                         (0xC00U)
#define CAN_RX_RXSRAM_RDATA                                (0x0U)
#define CAN_RX_RXSRAM_RDATA_RX_SRAM_RDATA_SHIFT            (0U)
#define CAN_RX_RXSRAM_RDATA_RX_SRAM_RDATA_MASK             (0xFFFFFFFFU << CAN_RX_RXSRAM_RDATA_RX_SRAM_RDATA_SHIFT)     /* 0xFFFFFFFF */
/* RTL_VERSION */
#define CAN_RTL_VERSION_OFFSET                             (0xF0CU)
#define CAN_RTL_VERSION                                    (0xCFDBA0E1U)
#define CAN_RTL_VERSION_VERSION_SHIFT                      (0U)
#define CAN_RTL_VERSION_VERSION_MASK                       (0xFFFFFFFFU << CAN_RTL_VERSION_VERSION_SHIFT)               /* 0xFFFFFFFF */
/*****************************************TIMER******************************************/
/* LOAD_COUNT0 */
#define TIMER_LOAD_COUNT0_OFFSET                           (0x0U)
#define TIMER_LOAD_COUNT0_COUNT0_SHIFT                     (0U)
#define TIMER_LOAD_COUNT0_COUNT0_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT0_COUNT0_SHIFT)              /* 0xFFFFFFFF */
/* LOAD_COUNT1 */
#define TIMER_LOAD_COUNT1_OFFSET                           (0x4U)
#define TIMER_LOAD_COUNT1_COUNT1_SHIFT                     (0U)
#define TIMER_LOAD_COUNT1_COUNT1_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT1_COUNT1_SHIFT)              /* 0xFFFFFFFF */
/* CURRENT_VALUE0 */
#define TIMER_CURRENT_VALUE0_OFFSET                        (0x8U)
#define TIMER_CURRENT_VALUE0                               (0x0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT          (0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT)   /* 0xFFFFFFFF */
/* CURRENT_VALUE1 */
#define TIMER_CURRENT_VALUE1_OFFSET                        (0xCU)
#define TIMER_CURRENT_VALUE1                               (0x0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT          (0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT)   /* 0xFFFFFFFF */
/* CONTROLREG */
#define TIMER_CONTROLREG_OFFSET                            (0x10U)
#define TIMER_CONTROLREG_TIMER_ENABLE_SHIFT                (0U)
#define TIMER_CONTROLREG_TIMER_ENABLE_MASK                 (0x1U << TIMER_CONTROLREG_TIMER_ENABLE_SHIFT)                /* 0x00000001 */
#define TIMER_CONTROLREG_TIMER_MODE_SHIFT                  (1U)
#define TIMER_CONTROLREG_TIMER_MODE_MASK                   (0x1U << TIMER_CONTROLREG_TIMER_MODE_SHIFT)                  /* 0x00000002 */
#define TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT              (2U)
#define TIMER_CONTROLREG_TIMER_INT_MASK_MASK               (0x1U << TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT)              /* 0x00000004 */
/* INTSTATUS */
#define TIMER_INTSTATUS_OFFSET                             (0x18U)
#define TIMER_INTSTATUS_INT_PD_SHIFT                       (0U)
#define TIMER_INTSTATUS_INT_PD_MASK                        (0x1U << TIMER_INTSTATUS_INT_PD_SHIFT)                       /* 0x00000001 */
/******************************************WDT*******************************************/
/* CR */
#define WDT_CR_OFFSET                                      (0x0U)
#define WDT_CR_EN_SHIFT                                    (0U)
#define WDT_CR_EN_MASK                                     (0x1U << WDT_CR_EN_SHIFT)                                    /* 0x00000001 */
#define WDT_CR_RESP_MODE_SHIFT                             (1U)
#define WDT_CR_RESP_MODE_MASK                              (0x1U << WDT_CR_RESP_MODE_SHIFT)                             /* 0x00000002 */
#define WDT_CR_RST_PLUSE_LENGTH_SHIFT                      (2U)
#define WDT_CR_RST_PLUSE_LENGTH_MASK                       (0x7U << WDT_CR_RST_PLUSE_LENGTH_SHIFT)                      /* 0x0000001C */
/* TORR */
#define WDT_TORR_OFFSET                                    (0x4U)
#define WDT_TORR_TIMEOUT_PERIOD_SHIFT                      (0U)
#define WDT_TORR_TIMEOUT_PERIOD_MASK                       (0xFU << WDT_TORR_TIMEOUT_PERIOD_SHIFT)                      /* 0x0000000F */
/* CCVR */
#define WDT_CCVR_OFFSET                                    (0x8U)
#define WDT_CCVR                                           (0xFFFFU)
#define WDT_CCVR_CUR_CNT_SHIFT                             (0U)
#define WDT_CCVR_CUR_CNT_MASK                              (0xFFFFFFFFU << WDT_CCVR_CUR_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* CRR */
#define WDT_CRR_OFFSET                                     (0xCU)
#define WDT_CRR_CNT_RESTART_SHIFT                          (0U)
#define WDT_CRR_CNT_RESTART_MASK                           (0xFFU << WDT_CRR_CNT_RESTART_SHIFT)                         /* 0x000000FF */
/* STAT */
#define WDT_STAT_OFFSET                                    (0x10U)
#define WDT_STAT                                           (0x0U)
#define WDT_STAT_STATUS_SHIFT                              (0U)
#define WDT_STAT_STATUS_MASK                               (0x1U << WDT_STAT_STATUS_SHIFT)                              /* 0x00000001 */
/* EOI */
#define WDT_EOI_OFFSET                                     (0x14U)
#define WDT_EOI                                            (0x0U)
#define WDT_EOI_INT_CLR_SHIFT                              (0U)
#define WDT_EOI_INT_CLR_MASK                               (0x1U << WDT_EOI_INT_CLR_SHIFT)                              /* 0x00000001 */
/******************************************SPI*******************************************/
/* CTRLR0 */
#define SPI_CTRLR0_OFFSET                                  (0x0U)
#define SPI_CTRLR0_DFS_SHIFT                               (0U)
#define SPI_CTRLR0_DFS_MASK                                (0x3U << SPI_CTRLR0_DFS_SHIFT)                               /* 0x00000003 */
#define SPI_CTRLR0_CFS_SHIFT                               (2U)
#define SPI_CTRLR0_CFS_MASK                                (0xFU << SPI_CTRLR0_CFS_SHIFT)                               /* 0x0000003C */
#define SPI_CTRLR0_SCPH_SHIFT                              (6U)
#define SPI_CTRLR0_SCPH_MASK                               (0x1U << SPI_CTRLR0_SCPH_SHIFT)                              /* 0x00000040 */
#define SPI_CTRLR0_SCPOL_SHIFT                             (7U)
#define SPI_CTRLR0_SCPOL_MASK                              (0x1U << SPI_CTRLR0_SCPOL_SHIFT)                             /* 0x00000080 */
#define SPI_CTRLR0_CSM_SHIFT                               (8U)
#define SPI_CTRLR0_CSM_MASK                                (0x3U << SPI_CTRLR0_CSM_SHIFT)                               /* 0x00000300 */
#define SPI_CTRLR0_SSD_SHIFT                               (10U)
#define SPI_CTRLR0_SSD_MASK                                (0x1U << SPI_CTRLR0_SSD_SHIFT)                               /* 0x00000400 */
#define SPI_CTRLR0_EM_SHIFT                                (11U)
#define SPI_CTRLR0_EM_MASK                                 (0x1U << SPI_CTRLR0_EM_SHIFT)                                /* 0x00000800 */
#define SPI_CTRLR0_FBM_SHIFT                               (12U)
#define SPI_CTRLR0_FBM_MASK                                (0x1U << SPI_CTRLR0_FBM_SHIFT)                               /* 0x00001000 */
#define SPI_CTRLR0_BHT_SHIFT                               (13U)
#define SPI_CTRLR0_BHT_MASK                                (0x1U << SPI_CTRLR0_BHT_SHIFT)                               /* 0x00002000 */
#define SPI_CTRLR0_RSD_SHIFT                               (14U)
#define SPI_CTRLR0_RSD_MASK                                (0x3U << SPI_CTRLR0_RSD_SHIFT)                               /* 0x0000C000 */
#define SPI_CTRLR0_FRF_SHIFT                               (16U)
#define SPI_CTRLR0_FRF_MASK                                (0x3U << SPI_CTRLR0_FRF_SHIFT)                               /* 0x00030000 */
#define SPI_CTRLR0_XFM_SHIFT                               (18U)
#define SPI_CTRLR0_XFM_MASK                                (0x3U << SPI_CTRLR0_XFM_SHIFT)                               /* 0x000C0000 */
#define SPI_CTRLR0_OPM_SHIFT                               (20U)
#define SPI_CTRLR0_OPM_MASK                                (0x1U << SPI_CTRLR0_OPM_SHIFT)                               /* 0x00100000 */
#define SPI_CTRLR0_MTM_SHIFT                               (21U)
#define SPI_CTRLR0_MTM_MASK                                (0x1U << SPI_CTRLR0_MTM_SHIFT)                               /* 0x00200000 */
#define SPI_CTRLR0_SM_SHIFT                                (22U)
#define SPI_CTRLR0_SM_MASK                                 (0x1U << SPI_CTRLR0_SM_SHIFT)                                /* 0x00400000 */
#define SPI_CTRLR0_SOI_SHIFT                               (23U)
#define SPI_CTRLR0_SOI_MASK                                (0x3U << SPI_CTRLR0_SOI_SHIFT)                               /* 0x01800000 */
#define SPI_CTRLR0_LBK_SHIFT                               (25U)
#define SPI_CTRLR0_LBK_MASK                                (0x1U << SPI_CTRLR0_LBK_SHIFT)                               /* 0x02000000 */
/* CTRLR1 */
#define SPI_CTRLR1_OFFSET                                  (0x4U)
#define SPI_CTRLR1_NDM_SHIFT                               (0U)
#define SPI_CTRLR1_NDM_MASK                                (0xFFFFFFFFU << SPI_CTRLR1_NDM_SHIFT)                        /* 0xFFFFFFFF */
/* ENR */
#define SPI_ENR_OFFSET                                     (0x8U)
#define SPI_ENR_ENR_SHIFT                                  (0U)
#define SPI_ENR_ENR_MASK                                   (0x1U << SPI_ENR_ENR_SHIFT)                                  /* 0x00000001 */
/* SER */
#define SPI_SER_OFFSET                                     (0xCU)
#define SPI_SER_SER_SHIFT                                  (0U)
#define SPI_SER_SER_MASK                                   (0x3U << SPI_SER_SER_SHIFT)                                  /* 0x00000003 */
/* BAUDR */
#define SPI_BAUDR_OFFSET                                   (0x10U)
#define SPI_BAUDR_BAUDR_SHIFT                              (0U)
#define SPI_BAUDR_BAUDR_MASK                               (0xFFFFU << SPI_BAUDR_BAUDR_SHIFT)                           /* 0x0000FFFF */
/* TXFTLR */
#define SPI_TXFTLR_OFFSET                                  (0x14U)
#define SPI_TXFTLR_TXFTLR_SHIFT                            (0U)
#define SPI_TXFTLR_TXFTLR_MASK                             (0x3FU << SPI_TXFTLR_TXFTLR_SHIFT)                           /* 0x0000003F */
/* RXFTLR */
#define SPI_RXFTLR_OFFSET                                  (0x18U)
#define SPI_RXFTLR_RXFTLR_SHIFT                            (0U)
#define SPI_RXFTLR_RXFTLR_MASK                             (0x3FU << SPI_RXFTLR_RXFTLR_SHIFT)                           /* 0x0000003F */
/* TXFLR */
#define SPI_TXFLR_OFFSET                                   (0x1CU)
#define SPI_TXFLR                                          (0x0U)
#define SPI_TXFLR_TXFLR_SHIFT                              (0U)
#define SPI_TXFLR_TXFLR_MASK                               (0x7FU << SPI_TXFLR_TXFLR_SHIFT)                             /* 0x0000007F */
/* RXFLR */
#define SPI_RXFLR_OFFSET                                   (0x20U)
#define SPI_RXFLR                                          (0x0U)
#define SPI_RXFLR_RXFLR_SHIFT                              (0U)
#define SPI_RXFLR_RXFLR_MASK                               (0x7FU << SPI_RXFLR_RXFLR_SHIFT)                             /* 0x0000007F */
/* SR */
#define SPI_SR_OFFSET                                      (0x24U)
#define SPI_SR                                             (0x4CU)
#define SPI_SR_BSF_SHIFT                                   (0U)
#define SPI_SR_BSF_MASK                                    (0x1U << SPI_SR_BSF_SHIFT)                                   /* 0x00000001 */
#define SPI_SR_TFF_SHIFT                                   (1U)
#define SPI_SR_TFF_MASK                                    (0x1U << SPI_SR_TFF_SHIFT)                                   /* 0x00000002 */
#define SPI_SR_TFE_SHIFT                                   (2U)
#define SPI_SR_TFE_MASK                                    (0x1U << SPI_SR_TFE_SHIFT)                                   /* 0x00000004 */
#define SPI_SR_RFE_SHIFT                                   (3U)
#define SPI_SR_RFE_MASK                                    (0x1U << SPI_SR_RFE_SHIFT)                                   /* 0x00000008 */
#define SPI_SR_RFF_SHIFT                                   (4U)
#define SPI_SR_RFF_MASK                                    (0x1U << SPI_SR_RFF_SHIFT)                                   /* 0x00000010 */
#define SPI_SR_STB_SHIFT                                   (5U)
#define SPI_SR_STB_MASK                                    (0x1U << SPI_SR_STB_SHIFT)                                   /* 0x00000020 */
#define SPI_SR_SSI_SHIFT                                   (6U)
#define SPI_SR_SSI_MASK                                    (0x1U << SPI_SR_SSI_SHIFT)                                   /* 0x00000040 */
/* IPR */
#define SPI_IPR_OFFSET                                     (0x28U)
#define SPI_IPR_IPR_SHIFT                                  (0U)
#define SPI_IPR_IPR_MASK                                   (0x1U << SPI_IPR_IPR_SHIFT)                                  /* 0x00000001 */
/* IMR */
#define SPI_IMR_OFFSET                                     (0x2CU)
#define SPI_IMR_TFEIM_SHIFT                                (0U)
#define SPI_IMR_TFEIM_MASK                                 (0x1U << SPI_IMR_TFEIM_SHIFT)                                /* 0x00000001 */
#define SPI_IMR_TFOIM_SHIFT                                (1U)
#define SPI_IMR_TFOIM_MASK                                 (0x1U << SPI_IMR_TFOIM_SHIFT)                                /* 0x00000002 */
#define SPI_IMR_RFUIM_SHIFT                                (2U)
#define SPI_IMR_RFUIM_MASK                                 (0x1U << SPI_IMR_RFUIM_SHIFT)                                /* 0x00000004 */
#define SPI_IMR_RFOIM_SHIFT                                (3U)
#define SPI_IMR_RFOIM_MASK                                 (0x1U << SPI_IMR_RFOIM_SHIFT)                                /* 0x00000008 */
#define SPI_IMR_RFFIM_SHIFT                                (4U)
#define SPI_IMR_RFFIM_MASK                                 (0x1U << SPI_IMR_RFFIM_SHIFT)                                /* 0x00000010 */
#define SPI_IMR_TOIM_SHIFT                                 (5U)
#define SPI_IMR_TOIM_MASK                                  (0x1U << SPI_IMR_TOIM_SHIFT)                                 /* 0x00000020 */
#define SPI_IMR_SSPIM_SHIFT                                (6U)
#define SPI_IMR_SSPIM_MASK                                 (0x1U << SPI_IMR_SSPIM_SHIFT)                                /* 0x00000040 */
#define SPI_IMR_TXFIM_SHIFT                                (7U)
#define SPI_IMR_TXFIM_MASK                                 (0x1U << SPI_IMR_TXFIM_SHIFT)                                /* 0x00000080 */
/* ISR */
#define SPI_ISR_OFFSET                                     (0x30U)
#define SPI_ISR_TFEIS_SHIFT                                (0U)
#define SPI_ISR_TFEIS_MASK                                 (0x1U << SPI_ISR_TFEIS_SHIFT)                                /* 0x00000001 */
#define SPI_ISR_TFOIS_SHIFT                                (1U)
#define SPI_ISR_TFOIS_MASK                                 (0x1U << SPI_ISR_TFOIS_SHIFT)                                /* 0x00000002 */
#define SPI_ISR_RFUIS_SHIFT                                (2U)
#define SPI_ISR_RFUIS_MASK                                 (0x1U << SPI_ISR_RFUIS_SHIFT)                                /* 0x00000004 */
#define SPI_ISR_RFOIS_SHIFT                                (3U)
#define SPI_ISR_RFOIS_MASK                                 (0x1U << SPI_ISR_RFOIS_SHIFT)                                /* 0x00000008 */
#define SPI_ISR_RFFIS_SHIFT                                (4U)
#define SPI_ISR_RFFIS_MASK                                 (0x1U << SPI_ISR_RFFIS_SHIFT)                                /* 0x00000010 */
#define SPI_ISR_TOIS_SHIFT                                 (5U)
#define SPI_ISR_TOIS_MASK                                  (0x1U << SPI_ISR_TOIS_SHIFT)                                 /* 0x00000020 */
#define SPI_ISR_SSPIS_SHIFT                                (6U)
#define SPI_ISR_SSPIS_MASK                                 (0x1U << SPI_ISR_SSPIS_SHIFT)                                /* 0x00000040 */
#define SPI_ISR_TXFIS_SHIFT                                (7U)
#define SPI_ISR_TXFIS_MASK                                 (0x1U << SPI_ISR_TXFIS_SHIFT)                                /* 0x00000080 */
/* RISR */
#define SPI_RISR_OFFSET                                    (0x34U)
#define SPI_RISR_TFERIS_SHIFT                              (0U)
#define SPI_RISR_TFERIS_MASK                               (0x1U << SPI_RISR_TFERIS_SHIFT)                              /* 0x00000001 */
#define SPI_RISR_TFORIS_SHIFT                              (1U)
#define SPI_RISR_TFORIS_MASK                               (0x1U << SPI_RISR_TFORIS_SHIFT)                              /* 0x00000002 */
#define SPI_RISR_RFURIS_SHIFT                              (2U)
#define SPI_RISR_RFURIS_MASK                               (0x1U << SPI_RISR_RFURIS_SHIFT)                              /* 0x00000004 */
#define SPI_RISR_RFORIS_SHIFT                              (3U)
#define SPI_RISR_RFORIS_MASK                               (0x1U << SPI_RISR_RFORIS_SHIFT)                              /* 0x00000008 */
#define SPI_RISR_RFFRIS_SHIFT                              (4U)
#define SPI_RISR_RFFRIS_MASK                               (0x1U << SPI_RISR_RFFRIS_SHIFT)                              /* 0x00000010 */
#define SPI_RISR_TORIS_SHIFT                               (5U)
#define SPI_RISR_TORIS_MASK                                (0x1U << SPI_RISR_TORIS_SHIFT)                               /* 0x00000020 */
#define SPI_RISR_SSPRIS_SHIFT                              (6U)
#define SPI_RISR_SSPRIS_MASK                               (0x1U << SPI_RISR_SSPRIS_SHIFT)                              /* 0x00000040 */
#define SPI_RISR_TXFRIS_SHIFT                              (7U)
#define SPI_RISR_TXFRIS_MASK                               (0x1U << SPI_RISR_TXFRIS_SHIFT)                              /* 0x00000080 */
/* ICR */
#define SPI_ICR_OFFSET                                     (0x38U)
#define SPI_ICR_CCI_SHIFT                                  (0U)
#define SPI_ICR_CCI_MASK                                   (0x1U << SPI_ICR_CCI_SHIFT)                                  /* 0x00000001 */
#define SPI_ICR_CRFUI_SHIFT                                (1U)
#define SPI_ICR_CRFUI_MASK                                 (0x1U << SPI_ICR_CRFUI_SHIFT)                                /* 0x00000002 */
#define SPI_ICR_CRFOI_SHIFT                                (2U)
#define SPI_ICR_CRFOI_MASK                                 (0x1U << SPI_ICR_CRFOI_SHIFT)                                /* 0x00000004 */
#define SPI_ICR_CTFOI_SHIFT                                (3U)
#define SPI_ICR_CTFOI_MASK                                 (0x1U << SPI_ICR_CTFOI_SHIFT)                                /* 0x00000008 */
#define SPI_ICR_CTOI_SHIFT                                 (4U)
#define SPI_ICR_CTOI_MASK                                  (0x1U << SPI_ICR_CTOI_SHIFT)                                 /* 0x00000010 */
#define SPI_ICR_CSSPI_SHIFT                                (5U)
#define SPI_ICR_CSSPI_MASK                                 (0x1U << SPI_ICR_CSSPI_SHIFT)                                /* 0x00000020 */
#define SPI_ICR_CTXFI_SHIFT                                (6U)
#define SPI_ICR_CTXFI_MASK                                 (0x1U << SPI_ICR_CTXFI_SHIFT)                                /* 0x00000040 */
/* DMACR */
#define SPI_DMACR_OFFSET                                   (0x3CU)
#define SPI_DMACR_RDE_SHIFT                                (0U)
#define SPI_DMACR_RDE_MASK                                 (0x1U << SPI_DMACR_RDE_SHIFT)                                /* 0x00000001 */
#define SPI_DMACR_TDE_SHIFT                                (1U)
#define SPI_DMACR_TDE_MASK                                 (0x1U << SPI_DMACR_TDE_SHIFT)                                /* 0x00000002 */
/* DMATDLR */
#define SPI_DMATDLR_OFFSET                                 (0x40U)
#define SPI_DMATDLR_TDL_SHIFT                              (0U)
#define SPI_DMATDLR_TDL_MASK                               (0x3FU << SPI_DMATDLR_TDL_SHIFT)                             /* 0x0000003F */
/* DMARDLR */
#define SPI_DMARDLR_OFFSET                                 (0x44U)
#define SPI_DMARDLR_RDL_SHIFT                              (0U)
#define SPI_DMARDLR_RDL_MASK                               (0x3FU << SPI_DMARDLR_RDL_SHIFT)                             /* 0x0000003F */
/* VERSION */
#define SPI_VERSION_OFFSET                                 (0x48U)
#define SPI_VERSION                                        (0x110002U)
#define SPI_VERSION_VERSION_SHIFT                          (0U)
#define SPI_VERSION_VERSION_MASK                           (0xFFFFFFFFU << SPI_VERSION_VERSION_SHIFT)                   /* 0xFFFFFFFF */
/* TIMEOUT */
#define SPI_TIMEOUT_OFFSET                                 (0x4CU)
#define SPI_TIMEOUT_TOV_SHIFT                              (0U)
#define SPI_TIMEOUT_TOV_MASK                               (0xFFFFU << SPI_TIMEOUT_TOV_SHIFT)                           /* 0x0000FFFF */
#define SPI_TIMEOUT_TOE_SHIFT                              (16U)
#define SPI_TIMEOUT_TOE_MASK                               (0x1U << SPI_TIMEOUT_TOE_SHIFT)                              /* 0x00010000 */
/* BYPASS */
#define SPI_BYPASS_OFFSET                                  (0x50U)
#define SPI_BYPASS_BYEN_SHIFT                              (0U)
#define SPI_BYPASS_BYEN_MASK                               (0x1U << SPI_BYPASS_BYEN_SHIFT)                              /* 0x00000001 */
#define SPI_BYPASS_FBM_SHIFT                               (1U)
#define SPI_BYPASS_FBM_MASK                                (0x1U << SPI_BYPASS_FBM_SHIFT)                               /* 0x00000002 */
#define SPI_BYPASS_END_SHIFT                               (2U)
#define SPI_BYPASS_END_MASK                                (0x1U << SPI_BYPASS_END_SHIFT)                               /* 0x00000004 */
#define SPI_BYPASS_RXCP_SHIFT                              (3U)
#define SPI_BYPASS_RXCP_MASK                               (0x1U << SPI_BYPASS_RXCP_SHIFT)                              /* 0x00000008 */
#define SPI_BYPASS_TXCP_SHIFT                              (4U)
#define SPI_BYPASS_TXCP_MASK                               (0x1U << SPI_BYPASS_TXCP_SHIFT)                              /* 0x00000010 */
/* TXDR */
#define SPI_TXDR_OFFSET                                    (0x400U)
#define SPI_TXDR_TXDR_SHIFT                                (0U)
#define SPI_TXDR_TXDR_MASK                                 (0xFFFFU << SPI_TXDR_TXDR_SHIFT)                             /* 0x0000FFFF */
/* RXDR */
#define SPI_RXDR_OFFSET                                    (0x800U)
#define SPI_RXDR                                           (0x0U)
#define SPI_RXDR_RXDR_SHIFT                                (0U)
#define SPI_RXDR_RXDR_MASK                                 (0xFFFFU << SPI_RXDR_RXDR_SHIFT)                             /* 0x0000FFFF */
/******************************************MBOX******************************************/
/* A2B_INTEN */
#define MBOX_A2B_INTEN_OFFSET                              (0x0U)
#define MBOX_A2B_INTEN_A2B_INTENX_SHIFT                    (0U)
#define MBOX_A2B_INTEN_A2B_INTENX_MASK                     (0x1U << MBOX_A2B_INTEN_A2B_INTENX_SHIFT)                    /* 0x00000001 */
#define MBOX_A2B_INTEN_A2B_TRIG_MODEX_SHIFT                (8U)
#define MBOX_A2B_INTEN_A2B_TRIG_MODEX_MASK                 (0x1U << MBOX_A2B_INTEN_A2B_TRIG_MODEX_SHIFT)                /* 0x00000100 */
/* A2B_STATUS */
#define MBOX_A2B_STATUS_OFFSET                             (0x4U)
#define MBOX_A2B_STATUS_A2B_INTX_SHIFT                     (0U)
#define MBOX_A2B_STATUS_A2B_INTX_MASK                      (0x1U << MBOX_A2B_STATUS_A2B_INTX_SHIFT)                     /* 0x00000001 */
/* A2B_CMD */
#define MBOX_A2B_CMD_OFFSET                                (0x8U)
#define MBOX_A2B_CMD_COMMAND_SHIFT                         (0U)
#define MBOX_A2B_CMD_COMMAND_MASK                          (0xFFFFFFFFU << MBOX_A2B_CMD_COMMAND_SHIFT)                  /* 0xFFFFFFFF */
/* A2B_DATA */
#define MBOX_A2B_DATA_OFFSET                               (0xCU)
#define MBOX_A2B_DATA_DATA_SHIFT                           (0U)
#define MBOX_A2B_DATA_DATA_MASK                            (0xFFFFFFFFU << MBOX_A2B_DATA_DATA_SHIFT)                    /* 0xFFFFFFFF */
/* B2A_INTEN */
#define MBOX_B2A_INTEN_OFFSET                              (0x10U)
#define MBOX_B2A_INTEN_B2A_INTENX_SHIFT                    (0U)
#define MBOX_B2A_INTEN_B2A_INTENX_MASK                     (0x1U << MBOX_B2A_INTEN_B2A_INTENX_SHIFT)                    /* 0x00000001 */
#define MBOX_B2A_INTEN_B2A_TRIG_MODEX_SHIFT                (8U)
#define MBOX_B2A_INTEN_B2A_TRIG_MODEX_MASK                 (0x1U << MBOX_B2A_INTEN_B2A_TRIG_MODEX_SHIFT)                /* 0x00000100 */
/* B2A_STATUS */
#define MBOX_B2A_STATUS_OFFSET                             (0x14U)
#define MBOX_B2A_STATUS_B2A_INTX_SHIFT                     (0U)
#define MBOX_B2A_STATUS_B2A_INTX_MASK                      (0x1U << MBOX_B2A_STATUS_B2A_INTX_SHIFT)                     /* 0x00000001 */
/* B2A_CMD */
#define MBOX_B2A_CMD_OFFSET                                (0x18U)
#define MBOX_B2A_CMD_COMMAND_SHIFT                         (0U)
#define MBOX_B2A_CMD_COMMAND_MASK                          (0xFFFFFFFFU << MBOX_B2A_CMD_COMMAND_SHIFT)                  /* 0xFFFFFFFF */
/* B2A_DATA */
#define MBOX_B2A_DATA_OFFSET                               (0x1CU)
#define MBOX_B2A_DATA_DATA_SHIFT                           (0U)
#define MBOX_B2A_DATA_DATA_MASK                            (0xFFFFFFFFU << MBOX_B2A_DATA_DATA_SHIFT)                    /* 0xFFFFFFFF */
/*****************************************TSADC******************************************/
/* USER_CON */
#define TSADC_USER_CON_OFFSET                              (0x0U)
#define TSADC_USER_CON_INPUT_SRC_SEL_SHIFT                 (0U)
#define TSADC_USER_CON_INPUT_SRC_SEL_MASK                  (0xFU << TSADC_USER_CON_INPUT_SRC_SEL_SHIFT)                 /* 0x0000000F */
#define TSADC_USER_CON_POWER_CONTROL_SHIFT                 (4U)
#define TSADC_USER_CON_POWER_CONTROL_MASK                  (0x1U << TSADC_USER_CON_POWER_CONTROL_SHIFT)                 /* 0x00000010 */
#define TSADC_USER_CON_START_MODE_SHIFT                    (5U)
#define TSADC_USER_CON_START_MODE_MASK                     (0x1U << TSADC_USER_CON_START_MODE_SHIFT)                    /* 0x00000020 */
#define TSADC_USER_CON_EOC_INTEN_SHIFT                     (6U)
#define TSADC_USER_CON_EOC_INTEN_MASK                      (0x1U << TSADC_USER_CON_EOC_INTEN_SHIFT)                     /* 0x00000040 */
#define TSADC_USER_CON_START_SHIFT                         (7U)
#define TSADC_USER_CON_START_MASK                          (0x1U << TSADC_USER_CON_START_SHIFT)                         /* 0x00000080 */
#define TSADC_USER_CON_ADC_STATUS_SHIFT                    (8U)
#define TSADC_USER_CON_ADC_STATUS_MASK                     (0x1U << TSADC_USER_CON_ADC_STATUS_SHIFT)                    /* 0x00000100 */
/* AUTO_CON */
#define TSADC_AUTO_CON_OFFSET                              (0x4U)
#define TSADC_AUTO_CON_AUTO_EN_SHIFT                       (0U)
#define TSADC_AUTO_CON_AUTO_EN_MASK                        (0x1U << TSADC_AUTO_CON_AUTO_EN_SHIFT)                       /* 0x00000001 */
#define TSADC_AUTO_CON_Q_SEL_SHIFT                         (1U)
#define TSADC_AUTO_CON_Q_SEL_MASK                          (0x1U << TSADC_AUTO_CON_Q_SEL_SHIFT)                         /* 0x00000002 */
#define TSADC_AUTO_CON_ROUND_INT_EN_SHIFT                  (2U)
#define TSADC_AUTO_CON_ROUND_INT_EN_MASK                   (0x1U << TSADC_AUTO_CON_ROUND_INT_EN_SHIFT)                  /* 0x00000004 */
#define TSADC_AUTO_CON_TSHUT_POLARITY_SHIFT                (8U)
#define TSADC_AUTO_CON_TSHUT_POLARITY_MASK                 (0x1U << TSADC_AUTO_CON_TSHUT_POLARITY_SHIFT)                /* 0x00000100 */
/* AUTO_STATUS */
#define TSADC_AUTO_STATUS_OFFSET                           (0x8U)
#define TSADC_AUTO_STATUS_LAST_TSHUT_GPIO_SHIFT            (0U)
#define TSADC_AUTO_STATUS_LAST_TSHUT_GPIO_MASK             (0x1U << TSADC_AUTO_STATUS_LAST_TSHUT_GPIO_SHIFT)            /* 0x00000001 */
#define TSADC_AUTO_STATUS_LAST_TSHUT_CRU_SHIFT             (1U)
#define TSADC_AUTO_STATUS_LAST_TSHUT_CRU_MASK              (0x1U << TSADC_AUTO_STATUS_LAST_TSHUT_CRU_SHIFT)             /* 0x00000002 */
#define TSADC_AUTO_STATUS_AUTO_STATUS_SHIFT                (2U)
#define TSADC_AUTO_STATUS_AUTO_STATUS_MASK                 (0x1U << TSADC_AUTO_STATUS_AUTO_STATUS_SHIFT)                /* 0x00000004 */
#define TSADC_AUTO_STATUS_HT_WRAM_SHIFT                    (3U)
#define TSADC_AUTO_STATUS_HT_WRAM_MASK                     (0x1U << TSADC_AUTO_STATUS_HT_WRAM_SHIFT)                    /* 0x00000008 */
/* AUTO_SRC */
#define TSADC_AUTO_SRC_OFFSET                              (0xCU)
#define TSADC_AUTO_SRC_AUTO_SRC_SHIFT                      (0U)
#define TSADC_AUTO_SRC_AUTO_SRC_MASK                       (0xFFFFU << TSADC_AUTO_SRC_AUTO_SRC_SHIFT)                   /* 0x0000FFFF */
/* LT_EN */
#define TSADC_LT_EN_OFFSET                                 (0x10U)
#define TSADC_LT_EN_LOW_TEMPERATURE_VIO_EN_SHIFT           (0U)
#define TSADC_LT_EN_LOW_TEMPERATURE_VIO_EN_MASK            (0xFFFFU << TSADC_LT_EN_LOW_TEMPERATURE_VIO_EN_SHIFT)        /* 0x0000FFFF */
/* HT_INT_EN */
#define TSADC_HT_INT_EN_OFFSET                             (0x14U)
#define TSADC_HT_INT_EN_HIGH_TEMPERATURE_INT_EN_SHIFT      (0U)
#define TSADC_HT_INT_EN_HIGH_TEMPERATURE_INT_EN_MASK       (0xFFFFU << TSADC_HT_INT_EN_HIGH_TEMPERATURE_INT_EN_SHIFT)   /* 0x0000FFFF */
/* GPIO_EN */
#define TSADC_GPIO_EN_OFFSET                               (0x18U)
#define TSADC_GPIO_EN_GPIO_EN_SHIFT                        (0U)
#define TSADC_GPIO_EN_GPIO_EN_MASK                         (0xFFFFU << TSADC_GPIO_EN_GPIO_EN_SHIFT)                     /* 0x0000FFFF */
/* CRU_EN */
#define TSADC_CRU_EN_OFFSET                                (0x1CU)
#define TSADC_CRU_EN_CRU_EN_SHIFT                          (0U)
#define TSADC_CRU_EN_CRU_EN_MASK                           (0xFFFFU << TSADC_CRU_EN_CRU_EN_SHIFT)                       /* 0x0000FFFF */
/* LT_INT_EN */
#define TSADC_LT_INT_EN_OFFSET                             (0x20U)
#define TSADC_LT_INT_EN_LOW_TEMPETURE_INT_EN_SHIFT         (0U)
#define TSADC_LT_INT_EN_LOW_TEMPETURE_INT_EN_MASK          (0xFFFFU << TSADC_LT_INT_EN_LOW_TEMPETURE_INT_EN_SHIFT)      /* 0x0000FFFF */
/* HLT_INT_PD */
#define TSADC_HLT_INT_PD_OFFSET                            (0x24U)
#define TSADC_HLT_INT_PD_HT_INT_STATUS_SHIFT               (0U)
#define TSADC_HLT_INT_PD_HT_INT_STATUS_MASK                (0xFFFFU << TSADC_HLT_INT_PD_HT_INT_STATUS_SHIFT)            /* 0x0000FFFF */
#define TSADC_HLT_INT_PD_LT_INT_STATUS_SHIFT               (16U)
#define TSADC_HLT_INT_PD_LT_INT_STATUS_MASK                (0xFFFFU << TSADC_HLT_INT_PD_LT_INT_STATUS_SHIFT)            /* 0xFFFF0000 */
/* EOC_HSHUT_PD */
#define TSADC_EOC_HSHUT_PD_OFFSET                          (0x28U)
#define TSADC_EOC_HSHUT_PD_HT_SHUT_PD_SHIFT                (0U)
#define TSADC_EOC_HSHUT_PD_HT_SHUT_PD_MASK                 (0xFFFFU << TSADC_EOC_HSHUT_PD_HT_SHUT_PD_SHIFT)             /* 0x0000FFFF */
#define TSADC_EOC_HSHUT_PD_USR_EOC_IRQ_PD_SHIFT            (16U)
#define TSADC_EOC_HSHUT_PD_USR_EOC_IRQ_PD_MASK             (0x1U << TSADC_EOC_HSHUT_PD_USR_EOC_IRQ_PD_SHIFT)            /* 0x00010000 */
#define TSADC_EOC_HSHUT_PD_ROUND_INT_PD_SHIFT              (17U)
#define TSADC_EOC_HSHUT_PD_ROUND_INT_PD_MASK               (0x1U << TSADC_EOC_HSHUT_PD_ROUND_INT_PD_SHIFT)              /* 0x00020000 */
/* DATA0 */
#define TSADC_DATA0_OFFSET                                 (0x2CU)
#define TSADC_DATA0                                        (0x0U)
#define TSADC_DATA0_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA0_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA0_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* DATA1 */
#define TSADC_DATA1_OFFSET                                 (0x30U)
#define TSADC_DATA1                                        (0x0U)
#define TSADC_DATA1_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA1_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA1_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* DATA2 */
#define TSADC_DATA2_OFFSET                                 (0x34U)
#define TSADC_DATA2                                        (0x0U)
#define TSADC_DATA2_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA2_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA2_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* DATA3 */
#define TSADC_DATA3_OFFSET                                 (0x38U)
#define TSADC_DATA3                                        (0x0U)
#define TSADC_DATA3_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA3_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA3_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* DATA4 */
#define TSADC_DATA4_OFFSET                                 (0x3CU)
#define TSADC_DATA4                                        (0x0U)
#define TSADC_DATA4_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA4_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA4_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* DATA5 */
#define TSADC_DATA5_OFFSET                                 (0x40U)
#define TSADC_DATA5                                        (0x0U)
#define TSADC_DATA5_ADC_DATA_SHIFT                         (0U)
#define TSADC_DATA5_ADC_DATA_MASK                          (0x3FFU << TSADC_DATA5_ADC_DATA_SHIFT)                       /* 0x000003FF */
/* COMP0_INT */
#define TSADC_COMP0_INT_OFFSET                             (0x6CU)
#define TSADC_COMP0_INT_TSADC_H_INT_COMP_SRC0_SHIFT        (0U)
#define TSADC_COMP0_INT_TSADC_H_INT_COMP_SRC0_MASK         (0x3FFU << TSADC_COMP0_INT_TSADC_H_INT_COMP_SRC0_SHIFT)      /* 0x000003FF */
/* COMP1_INT */
#define TSADC_COMP1_INT_OFFSET                             (0x70U)
#define TSADC_COMP1_INT_TSADC_H_INT_COMP_SRC1_SHIFT        (0U)
#define TSADC_COMP1_INT_TSADC_H_INT_COMP_SRC1_MASK         (0x3FFU << TSADC_COMP1_INT_TSADC_H_INT_COMP_SRC1_SHIFT)      /* 0x000003FF */
/* COMP2_INT */
#define TSADC_COMP2_INT_OFFSET                             (0x74U)
#define TSADC_COMP2_INT_TSADC_H_INT_COMP_SRC2_SHIFT        (0U)
#define TSADC_COMP2_INT_TSADC_H_INT_COMP_SRC2_MASK         (0x3FFU << TSADC_COMP2_INT_TSADC_H_INT_COMP_SRC2_SHIFT)      /* 0x000003FF */
/* COMP3_INT */
#define TSADC_COMP3_INT_OFFSET                             (0x78U)
#define TSADC_COMP3_INT_TSADC_H_INT_COMP_SRC3_SHIFT        (0U)
#define TSADC_COMP3_INT_TSADC_H_INT_COMP_SRC3_MASK         (0x3FFU << TSADC_COMP3_INT_TSADC_H_INT_COMP_SRC3_SHIFT)      /* 0x000003FF */
/* COMP4_INT */
#define TSADC_COMP4_INT_OFFSET                             (0x7CU)
#define TSADC_COMP4_INT_TSADC_H_INT_COMP_SRC4_SHIFT        (0U)
#define TSADC_COMP4_INT_TSADC_H_INT_COMP_SRC4_MASK         (0x3FFU << TSADC_COMP4_INT_TSADC_H_INT_COMP_SRC4_SHIFT)      /* 0x000003FF */
/* COMP5_INT */
#define TSADC_COMP5_INT_OFFSET                             (0x80U)
#define TSADC_COMP5_INT_TSADC_H_INT_COMP_SRC5_SHIFT        (0U)
#define TSADC_COMP5_INT_TSADC_H_INT_COMP_SRC5_MASK         (0x3FFU << TSADC_COMP5_INT_TSADC_H_INT_COMP_SRC5_SHIFT)      /* 0x000003FF */
/* COMP0_SHUT */
#define TSADC_COMP0_SHUT_OFFSET                            (0x10CU)
#define TSADC_COMP0_SHUT_TSADC_SHUT_COMP_SRC0_SHIFT        (0U)
#define TSADC_COMP0_SHUT_TSADC_SHUT_COMP_SRC0_MASK         (0x3FFU << TSADC_COMP0_SHUT_TSADC_SHUT_COMP_SRC0_SHIFT)      /* 0x000003FF */
/* COMP1_SHUT */
#define TSADC_COMP1_SHUT_OFFSET                            (0x110U)
#define TSADC_COMP1_SHUT_TSADC_SHUT_COMP_SRC1_SHIFT        (0U)
#define TSADC_COMP1_SHUT_TSADC_SHUT_COMP_SRC1_MASK         (0x3FFU << TSADC_COMP1_SHUT_TSADC_SHUT_COMP_SRC1_SHIFT)      /* 0x000003FF */
/* COMP2_SHUT */
#define TSADC_COMP2_SHUT_OFFSET                            (0x114U)
#define TSADC_COMP2_SHUT_TSADC_SHUT_COMP_SRC2_SHIFT        (0U)
#define TSADC_COMP2_SHUT_TSADC_SHUT_COMP_SRC2_MASK         (0x3FFU << TSADC_COMP2_SHUT_TSADC_SHUT_COMP_SRC2_SHIFT)      /* 0x000003FF */
/* COMP3_SHUT */
#define TSADC_COMP3_SHUT_OFFSET                            (0x118U)
#define TSADC_COMP3_SHUT_TSADC_SHUT_COMP_SRC3_SHIFT        (0U)
#define TSADC_COMP3_SHUT_TSADC_SHUT_COMP_SRC3_MASK         (0x3FFU << TSADC_COMP3_SHUT_TSADC_SHUT_COMP_SRC3_SHIFT)      /* 0x000003FF */
/* COMP4_SHUT */
#define TSADC_COMP4_SHUT_OFFSET                            (0x11CU)
#define TSADC_COMP4_SHUT_TSADC_SHUT_COMP_SRC4_SHIFT        (0U)
#define TSADC_COMP4_SHUT_TSADC_SHUT_COMP_SRC4_MASK         (0x3FFU << TSADC_COMP4_SHUT_TSADC_SHUT_COMP_SRC4_SHIFT)      /* 0x000003FF */
/* COMP5_SHUT */
#define TSADC_COMP5_SHUT_OFFSET                            (0x120U)
#define TSADC_COMP5_SHUT_TSADC_SHUT_COMP_SRC5_SHIFT        (0U)
#define TSADC_COMP5_SHUT_TSADC_SHUT_COMP_SRC5_MASK         (0x3FFU << TSADC_COMP5_SHUT_TSADC_SHUT_COMP_SRC5_SHIFT)      /* 0x000003FF */
/* HIGH_INT_DEBOUNCE */
#define TSADC_HIGH_INT_DEBOUNCE_OFFSET                     (0x14CU)
#define TSADC_HIGH_INT_DEBOUNCE_DEBOUNCE_SHIFT             (0U)
#define TSADC_HIGH_INT_DEBOUNCE_DEBOUNCE_MASK              (0xFFU << TSADC_HIGH_INT_DEBOUNCE_DEBOUNCE_SHIFT)            /* 0x000000FF */
/* HIGH_TSHUT_DEBOUNCE */
#define TSADC_HIGH_TSHUT_DEBOUNCE_OFFSET                   (0x150U)
#define TSADC_HIGH_TSHUT_DEBOUNCE_DEBOUNCE_SHIFT           (0U)
#define TSADC_HIGH_TSHUT_DEBOUNCE_DEBOUNCE_MASK            (0xFFU << TSADC_HIGH_TSHUT_DEBOUNCE_DEBOUNCE_SHIFT)          /* 0x000000FF */
/* AUTO_PERIOD */
#define TSADC_AUTO_PERIOD_OFFSET                           (0x154U)
#define TSADC_AUTO_PERIOD_AUTO_PERIOD_SHIFT                (0U)
#define TSADC_AUTO_PERIOD_AUTO_PERIOD_MASK                 (0xFFFFFFFFU << TSADC_AUTO_PERIOD_AUTO_PERIOD_SHIFT)         /* 0xFFFFFFFF */
/* AUTO_PERIOD_HT */
#define TSADC_AUTO_PERIOD_HT_OFFSET                        (0x158U)
#define TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_SHIFT             (0U)
#define TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_MASK              (0xFFFFFFFFU << TSADC_AUTO_PERIOD_HT_AUTO_PERIOD_SHIFT)      /* 0xFFFFFFFF */
/* COMP0_LOW_INT */
#define TSADC_COMP0_LOW_INT_OFFSET                         (0x15CU)
#define TSADC_COMP0_LOW_INT_TSADC_L_INT_COMP_SRC0_SHIFT    (0U)
#define TSADC_COMP0_LOW_INT_TSADC_L_INT_COMP_SRC0_MASK     (0x3FFU << TSADC_COMP0_LOW_INT_TSADC_L_INT_COMP_SRC0_SHIFT)  /* 0x000003FF */
/* COMP1_LOW_INT */
#define TSADC_COMP1_LOW_INT_OFFSET                         (0x160U)
#define TSADC_COMP1_LOW_INT_TSADC_L_INT_COMP_SRC1_SHIFT    (0U)
#define TSADC_COMP1_LOW_INT_TSADC_L_INT_COMP_SRC1_MASK     (0x3FFU << TSADC_COMP1_LOW_INT_TSADC_L_INT_COMP_SRC1_SHIFT)  /* 0x000003FF */
/* COMP2_LOW_INT */
#define TSADC_COMP2_LOW_INT_OFFSET                         (0x164U)
#define TSADC_COMP2_LOW_INT_TSADC_L_INT_COMP_SRC2_SHIFT    (0U)
#define TSADC_COMP2_LOW_INT_TSADC_L_INT_COMP_SRC2_MASK     (0x3FFU << TSADC_COMP2_LOW_INT_TSADC_L_INT_COMP_SRC2_SHIFT)  /* 0x000003FF */
/* COMP3_LOW_INT */
#define TSADC_COMP3_LOW_INT_OFFSET                         (0x168U)
#define TSADC_COMP3_LOW_INT_TSADC_L_INT_COMP_SRC3_SHIFT    (0U)
#define TSADC_COMP3_LOW_INT_TSADC_L_INT_COMP_SRC3_MASK     (0x3FFU << TSADC_COMP3_LOW_INT_TSADC_L_INT_COMP_SRC3_SHIFT)  /* 0x000003FF */
/* COMP4_LOW_INT */
#define TSADC_COMP4_LOW_INT_OFFSET                         (0x16CU)
#define TSADC_COMP4_LOW_INT_TSADC_L_INT_COMP_SRC4_SHIFT    (0U)
#define TSADC_COMP4_LOW_INT_TSADC_L_INT_COMP_SRC4_MASK     (0x3FFU << TSADC_COMP4_LOW_INT_TSADC_L_INT_COMP_SRC4_SHIFT)  /* 0x000003FF */
/* COMP5_LOW_INT */
#define TSADC_COMP5_LOW_INT_OFFSET                         (0x170U)
#define TSADC_COMP5_LOW_INT_TSADC_L_INT_COMP_SRC5_SHIFT    (0U)
#define TSADC_COMP5_LOW_INT_TSADC_L_INT_COMP_SRC5_MASK     (0x3FFU << TSADC_COMP5_LOW_INT_TSADC_L_INT_COMP_SRC5_SHIFT)  /* 0x000003FF */
/* T_SETUP */
#define TSADC_T_SETUP_OFFSET                               (0x19CU)
#define TSADC_T_SETUP_T_SETUP_SHIFT                        (0U)
#define TSADC_T_SETUP_T_SETUP_MASK                         (0xFFFFU << TSADC_T_SETUP_T_SETUP_SHIFT)                     /* 0x0000FFFF */
/* T_PW_EN */
#define TSADC_T_PW_EN_OFFSET                               (0x200U)
#define TSADC_T_PW_EN_T_PW_EN_SHIFT                        (0U)
#define TSADC_T_PW_EN_T_PW_EN_MASK                         (0xFFFFU << TSADC_T_PW_EN_T_PW_EN_SHIFT)                     /* 0x0000FFFF */
/* T_EN_CLK */
#define TSADC_T_EN_CLK_OFFSET                              (0x204U)
#define TSADC_T_EN_CLK_T_EN_CLK_SHIFT                      (0U)
#define TSADC_T_EN_CLK_T_EN_CLK_MASK                       (0xFFU << TSADC_T_EN_CLK_T_EN_CLK_SHIFT)                     /* 0x000000FF */
/* T_NON_OV */
#define TSADC_T_NON_OV_OFFSET                              (0x208U)
#define TSADC_T_NON_OV_T_NON_OV_SHIFT                      (0U)
#define TSADC_T_NON_OV_T_NON_OV_MASK                       (0xFFU << TSADC_T_NON_OV_T_NON_OV_SHIFT)                     /* 0x000000FF */
/* T_HOLD */
#define TSADC_T_HOLD_OFFSET                                (0x20CU)
#define TSADC_T_HOLD_T_HOLD_SHIFT                          (0U)
#define TSADC_T_HOLD_T_HOLD_MASK                           (0xFFFFU << TSADC_T_HOLD_T_HOLD_SHIFT)                       /* 0x0000FFFF */
/* Q_MAX */
#define TSADC_Q_MAX_OFFSET                                 (0x210U)
#define TSADC_Q_MAX_Q_MAX_SHIFT                            (0U)
#define TSADC_Q_MAX_Q_MAX_MASK                             (0x7FFU << TSADC_Q_MAX_Q_MAX_SHIFT)                          /* 0x000007FF */
/* STATIC_CON */
#define TSADC_STATIC_CON_OFFSET                            (0x214U)
#define TSADC_STATIC_CON_EN_CH_SHIFT                       (0U)
#define TSADC_STATIC_CON_EN_CH_MASK                        (0x1U << TSADC_STATIC_CON_EN_CH_SHIFT)                       /* 0x00000001 */
#define TSADC_STATIC_CON_EN_DEM_SHIFT                      (1U)
#define TSADC_STATIC_CON_EN_DEM_MASK                       (0x1U << TSADC_STATIC_CON_EN_DEM_SHIFT)                      /* 0x00000002 */
#define TSADC_STATIC_CON_AVG_MODE_SHIFT                    (2U)
#define TSADC_STATIC_CON_AVG_MODE_MASK                     (0x7U << TSADC_STATIC_CON_AVG_MODE_SHIFT)                    /* 0x0000001C */
#define TSADC_STATIC_CON_BGR_I_TRIM_SHIFT                  (5U)
#define TSADC_STATIC_CON_BGR_I_TRIM_MASK                   (0xFU << TSADC_STATIC_CON_BGR_I_TRIM_SHIFT)                  /* 0x000001E0 */
#define TSADC_STATIC_CON_BGR_R_TRIM_SHIFT                  (9U)
#define TSADC_STATIC_CON_BGR_R_TRIM_MASK                   (0xFU << TSADC_STATIC_CON_BGR_R_TRIM_SHIFT)                  /* 0x00001E00 */
#define TSADC_STATIC_CON_VERF_TRIM_SHIFT                   (13U)
#define TSADC_STATIC_CON_VERF_TRIM_MASK                    (0xFU << TSADC_STATIC_CON_VERF_TRIM_SHIFT)                   /* 0x0001E000 */
#define TSADC_STATIC_CON_VBE_I_TRM_SHIFT                   (17U)
#define TSADC_STATIC_CON_VBE_I_TRM_MASK                    (0xFU << TSADC_STATIC_CON_VBE_I_TRM_SHIFT)                   /* 0x001E0000 */
#define TSADC_STATIC_CON_COMP_I_TRIM_SHIFT                 (21U)
#define TSADC_STATIC_CON_COMP_I_TRIM_MASK                  (0x3U << TSADC_STATIC_CON_COMP_I_TRIM_SHIFT)                 /* 0x00600000 */
#define TSADC_STATIC_CON_BUF_SLOPE_SEL_SHIFT               (23U)
#define TSADC_STATIC_CON_BUF_SLOPE_SEL_MASK                (0xFU << TSADC_STATIC_CON_BUF_SLOPE_SEL_SHIFT)               /* 0x07800000 */
#define TSADC_STATIC_CON_BUF_VREF_SEL_SHIFT                (27U)
#define TSADC_STATIC_CON_BUF_VREF_SEL_MASK                 (0x1FU << TSADC_STATIC_CON_BUF_VREF_SEL_SHIFT)               /* 0xF8000000 */
/* CLK_CH_PERIOD */
#define TSADC_CLK_CH_PERIOD_OFFSET                         (0x21CU)
#define TSADC_CLK_CH_PERIOD_CLK_CH_PERIOD_SHIFT            (0U)
#define TSADC_CLK_CH_PERIOD_CLK_CH_PERIOD_MASK             (0xFFFFFFFFU << TSADC_CLK_CH_PERIOD_CLK_CH_PERIOD_SHIFT)     /* 0xFFFFFFFF */
/* T_PW_CLK */
#define TSADC_T_PW_CLK_OFFSET                              (0x220U)
#define TSADC_T_PW_CLK_T_PW_CLK_SHIFT                      (0U)
#define TSADC_T_PW_CLK_T_PW_CLK_MASK                       (0xFFFFU << TSADC_T_PW_CLK_T_PW_CLK_SHIFT)                   /* 0x0000FFFF */
/*****************************************INTMUX*****************************************/
/* INT_ENABLE_GROUP0 */
#define INTMUX_INT_ENABLE_GROUP0_OFFSET                    (0x0U)
#define INTMUX_INT_ENABLE_GROUP0_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP0_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP0_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP1 */
#define INTMUX_INT_ENABLE_GROUP1_OFFSET                    (0x4U)
#define INTMUX_INT_ENABLE_GROUP1_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP1_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP1_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP2 */
#define INTMUX_INT_ENABLE_GROUP2_OFFSET                    (0x8U)
#define INTMUX_INT_ENABLE_GROUP2_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP2_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP2_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP3 */
#define INTMUX_INT_ENABLE_GROUP3_OFFSET                    (0xCU)
#define INTMUX_INT_ENABLE_GROUP3_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP3_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP3_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP4 */
#define INTMUX_INT_ENABLE_GROUP4_OFFSET                    (0x10U)
#define INTMUX_INT_ENABLE_GROUP4_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP4_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP4_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP5 */
#define INTMUX_INT_ENABLE_GROUP5_OFFSET                    (0x14U)
#define INTMUX_INT_ENABLE_GROUP5_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP5_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP5_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP6 */
#define INTMUX_INT_ENABLE_GROUP6_OFFSET                    (0x18U)
#define INTMUX_INT_ENABLE_GROUP6_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP6_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP6_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP7 */
#define INTMUX_INT_ENABLE_GROUP7_OFFSET                    (0x1CU)
#define INTMUX_INT_ENABLE_GROUP7_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP7_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP7_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP8 */
#define INTMUX_INT_ENABLE_GROUP8_OFFSET                    (0x20U)
#define INTMUX_INT_ENABLE_GROUP8_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP8_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP8_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP9 */
#define INTMUX_INT_ENABLE_GROUP9_OFFSET                    (0x24U)
#define INTMUX_INT_ENABLE_GROUP9_ENABLE_SHIFT              (0U)
#define INTMUX_INT_ENABLE_GROUP9_ENABLE_MASK               (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP9_ENABLE_SHIFT)       /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP10 */
#define INTMUX_INT_ENABLE_GROUP10_OFFSET                   (0x28U)
#define INTMUX_INT_ENABLE_GROUP10_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP10_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP10_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP11 */
#define INTMUX_INT_ENABLE_GROUP11_OFFSET                   (0x2CU)
#define INTMUX_INT_ENABLE_GROUP11_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP11_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP11_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP12 */
#define INTMUX_INT_ENABLE_GROUP12_OFFSET                   (0x30U)
#define INTMUX_INT_ENABLE_GROUP12_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP12_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP12_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP13 */
#define INTMUX_INT_ENABLE_GROUP13_OFFSET                   (0x34U)
#define INTMUX_INT_ENABLE_GROUP13_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP13_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP13_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP14 */
#define INTMUX_INT_ENABLE_GROUP14_OFFSET                   (0x38U)
#define INTMUX_INT_ENABLE_GROUP14_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP14_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP14_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_ENABLE_GROUP15 */
#define INTMUX_INT_ENABLE_GROUP15_OFFSET                   (0x3CU)
#define INTMUX_INT_ENABLE_GROUP15_ENABLE_SHIFT             (0U)
#define INTMUX_INT_ENABLE_GROUP15_ENABLE_MASK              (0xFFFFFFFFU << INTMUX_INT_ENABLE_GROUP15_ENABLE_SHIFT)      /* 0xFFFFFFFF */
/* INT_FLAG_GROUP0 */
#define INTMUX_INT_FLAG_GROUP0_OFFSET                      (0x80U)
#define INTMUX_INT_FLAG_GROUP0                             (0x0U)
#define INTMUX_INT_FLAG_GROUP0_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP0_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP0_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP1 */
#define INTMUX_INT_FLAG_GROUP1_OFFSET                      (0x84U)
#define INTMUX_INT_FLAG_GROUP1                             (0x0U)
#define INTMUX_INT_FLAG_GROUP1_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP1_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP1_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP2 */
#define INTMUX_INT_FLAG_GROUP2_OFFSET                      (0x88U)
#define INTMUX_INT_FLAG_GROUP2                             (0x0U)
#define INTMUX_INT_FLAG_GROUP2_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP2_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP2_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP3 */
#define INTMUX_INT_FLAG_GROUP3_OFFSET                      (0x8CU)
#define INTMUX_INT_FLAG_GROUP3                             (0x0U)
#define INTMUX_INT_FLAG_GROUP3_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP3_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP3_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP4 */
#define INTMUX_INT_FLAG_GROUP4_OFFSET                      (0x90U)
#define INTMUX_INT_FLAG_GROUP4                             (0x0U)
#define INTMUX_INT_FLAG_GROUP4_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP4_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP4_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP5 */
#define INTMUX_INT_FLAG_GROUP5_OFFSET                      (0x94U)
#define INTMUX_INT_FLAG_GROUP5                             (0x0U)
#define INTMUX_INT_FLAG_GROUP5_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP5_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP5_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP6 */
#define INTMUX_INT_FLAG_GROUP6_OFFSET                      (0x98U)
#define INTMUX_INT_FLAG_GROUP6                             (0x0U)
#define INTMUX_INT_FLAG_GROUP6_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP6_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP6_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP7 */
#define INTMUX_INT_FLAG_GROUP7_OFFSET                      (0x9CU)
#define INTMUX_INT_FLAG_GROUP7                             (0x0U)
#define INTMUX_INT_FLAG_GROUP7_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP7_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP7_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP8 */
#define INTMUX_INT_FLAG_GROUP8_OFFSET                      (0xA0U)
#define INTMUX_INT_FLAG_GROUP8                             (0x0U)
#define INTMUX_INT_FLAG_GROUP8_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP8_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP8_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP9 */
#define INTMUX_INT_FLAG_GROUP9_OFFSET                      (0xA4U)
#define INTMUX_INT_FLAG_GROUP9                             (0x0U)
#define INTMUX_INT_FLAG_GROUP9_FLAG_SHIFT                  (0U)
#define INTMUX_INT_FLAG_GROUP9_FLAG_MASK                   (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP9_FLAG_SHIFT)           /* 0xFFFFFFFF */
/* INT_FLAG_GROUP10 */
#define INTMUX_INT_FLAG_GROUP10_OFFSET                     (0xA8U)
#define INTMUX_INT_FLAG_GROUP10                            (0x0U)
#define INTMUX_INT_FLAG_GROUP10_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP10_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP10_FLAG_SHIFT)          /* 0xFFFFFFFF */
/* INT_FLAG_GROUP11 */
#define INTMUX_INT_FLAG_GROUP11_OFFSET                     (0xACU)
#define INTMUX_INT_FLAG_GROUP11                            (0x0U)
#define INTMUX_INT_FLAG_GROUP11_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP11_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP11_FLAG_SHIFT)          /* 0xFFFFFFFF */
/* INT_FLAG_GROUP12 */
#define INTMUX_INT_FLAG_GROUP12_OFFSET                     (0xB0U)
#define INTMUX_INT_FLAG_GROUP12                            (0x0U)
#define INTMUX_INT_FLAG_GROUP12_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP12_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP12_FLAG_SHIFT)          /* 0xFFFFFFFF */
/* INT_FLAG_GROUP13 */
#define INTMUX_INT_FLAG_GROUP13_OFFSET                     (0xB4U)
#define INTMUX_INT_FLAG_GROUP13                            (0x0U)
#define INTMUX_INT_FLAG_GROUP13_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP13_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP13_FLAG_SHIFT)          /* 0xFFFFFFFF */
/* INT_FLAG_GROUP14 */
#define INTMUX_INT_FLAG_GROUP14_OFFSET                     (0xB8U)
#define INTMUX_INT_FLAG_GROUP14                            (0x0U)
#define INTMUX_INT_FLAG_GROUP14_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP14_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP14_FLAG_SHIFT)          /* 0xFFFFFFFF */
/* INT_FLAG_GROUP15 */
#define INTMUX_INT_FLAG_GROUP15_OFFSET                     (0xBCU)
#define INTMUX_INT_FLAG_GROUP15                            (0x0U)
#define INTMUX_INT_FLAG_GROUP15_FLAG_SHIFT                 (0U)
#define INTMUX_INT_FLAG_GROUP15_FLAG_MASK                  (0xFFFFFFFFU << INTMUX_INT_FLAG_GROUP15_FLAG_SHIFT)          /* 0xFFFFFFFF */

// ========================= CRU module definition bank=0 =========================
// CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_ARESETN_TOP_BIU         0x00000013
#define SRST_PRESETN_TOP_BIU         0x00000015
#define SRST_ARESETN_TOP_MID_BIU     0x00000016
#define SRST_ARESETN_SECURE_HIGH_BIU 0x00000017
#define SRST_HRESETN_TOP_BIU         0x0000001E

// CRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_HRESETN_VO0VOP_CHANNEL_BIU 0x00000020
#define SRST_ARESETN_VO0VOP_CHANNEL_BIU 0x00000021

// CRU_SOFTRST_CON06(Offset:0xA18)
#define SRST_RESETN_BISRINTF 0x00000062

// CRU_SOFTRST_CON07(Offset:0xA1C)
#define SRST_HRESETN_AUDIO_BIU  0x00000072
#define SRST_HRESETN_ASRC_2CH_0 0x00000073
#define SRST_HRESETN_ASRC_2CH_1 0x00000074
#define SRST_HRESETN_ASRC_4CH_0 0x00000075
#define SRST_HRESETN_ASRC_4CH_1 0x00000076
#define SRST_RESETN_ASRC_2CH_0  0x00000077
#define SRST_RESETN_ASRC_2CH_1  0x00000078
#define SRST_RESETN_ASRC_4CH_0  0x00000079
#define SRST_RESETN_ASRC_4CH_1  0x0000007A
#define SRST_MRESETN_SAI0_8CH   0x0000007C
#define SRST_HRESETN_SAI0_8CH   0x0000007D
#define SRST_HRESETN_SPDIFRX0   0x0000007E
#define SRST_MRESETN_SPDIFRX0   0x0000007F

// CRU_SOFTRST_CON08(Offset:0xA20)
#define SRST_HRESETN_SPDIFRX1 0x00000080
#define SRST_MRESETN_SPDIFRX1 0x00000081
#define SRST_MRESETN_SAI1_8CH 0x00000085
#define SRST_HRESETN_SAI1_8CH 0x00000086
#define SRST_MRESETN_SAI2_2CH 0x00000088
#define SRST_HRESETN_SAI2_2CH 0x0000008A
#define SRST_MRESETN_SAI3_2CH 0x0000008C
#define SRST_HRESETN_SAI3_2CH 0x0000008E

// CRU_SOFTRST_CON09(Offset:0xA24)
#define SRST_MRESETN_SAI4_2CH    0x00000090
#define SRST_HRESETN_SAI4_2CH    0x00000092
#define SRST_HRESETN_ACDCDIG_DSM 0x00000093
#define SRST_MRESETN_ACDCDIG_DSM 0x00000094
#define SRST_RESETN_PDM1         0x00000095
#define SRST_HRESETN_PDM1        0x00000097
#define SRST_MRESETN_PDM1        0x00000098
#define SRST_HRESETN_SPDIF_TX0   0x00000099
#define SRST_MRESETN_SPDIF_TX0   0x0000009A
#define SRST_HRESETN_SPDIF_TX1   0x0000009B
#define SRST_MRESETN_SPDIF_TX1   0x0000009C

// CRU_SOFTRST_CON11(Offset:0xA2C)
#define SRST_ARESETN_BUS_BIU    0x000000B3
#define SRST_PRESETN_BUS_BIU    0x000000B4
#define SRST_PRESETN_CRU        0x000000B5
#define SRST_HRESETN_CAN0       0x000000B6
#define SRST_RESETN_CAN0        0x000000B7
#define SRST_HRESETN_CAN1       0x000000B8
#define SRST_RESETN_CAN1        0x000000B9
#define SRST_PRESETN_INTMUX2BUS 0x000000BC
#define SRST_PRESETN_VCCIO_IOC  0x000000BD
#define SRST_HRESETN_BUS_BIU    0x000000BE
#define SRST_RESETN_KEY_SHIFT   0x000000BF

// CRU_SOFTRST_CON12(Offset:0xA30)
#define SRST_PRESETN_I2C1       0x000000C0
#define SRST_PRESETN_I2C2       0x000000C1
#define SRST_PRESETN_I2C3       0x000000C2
#define SRST_PRESETN_I2C4       0x000000C3
#define SRST_PRESETN_I2C5       0x000000C4
#define SRST_PRESETN_I2C6       0x000000C5
#define SRST_PRESETN_I2C7       0x000000C6
#define SRST_PRESETN_I2C8       0x000000C7
#define SRST_PRESETN_I2C9       0x000000C8
#define SRST_PRESETN_WDT_BUSMCU 0x000000C9
#define SRST_TRESETN_WDT_BUSMCU 0x000000CA
#define SRST_ARESETN_GIC        0x000000CB
#define SRST_RESETN_I2C1        0x000000CC
#define SRST_RESETN_I2C2        0x000000CD
#define SRST_RESETN_I2C3        0x000000CE
#define SRST_RESETN_I2C4        0x000000CF

// CRU_SOFTRST_CON13(Offset:0xA34)
#define SRST_RESETN_I2C5    0x000000D0
#define SRST_RESETN_I2C6    0x000000D1
#define SRST_RESETN_I2C7    0x000000D2
#define SRST_RESETN_I2C8    0x000000D3
#define SRST_RESETN_I2C9    0x000000D4
#define SRST_PRESETN_SARADC 0x000000D6
#define SRST_RESETN_SARADC  0x000000D7
#define SRST_PRESETN_TSADC  0x000000D8
#define SRST_RESETN_TSADC   0x000000D9
#define SRST_PRESETN_UART0  0x000000DA
#define SRST_PRESETN_UART2  0x000000DB
#define SRST_PRESETN_UART3  0x000000DC
#define SRST_PRESETN_UART4  0x000000DD
#define SRST_PRESETN_UART5  0x000000DE
#define SRST_PRESETN_UART6  0x000000DF

// CRU_SOFTRST_CON14(Offset:0xA38)
#define SRST_PRESETN_UART7  0x000000E0
#define SRST_PRESETN_UART8  0x000000E1
#define SRST_PRESETN_UART9  0x000000E2
#define SRST_PRESETN_UART10 0x000000E3
#define SRST_PRESETN_UART11 0x000000E4
#define SRST_SRESETN_UART0  0x000000E5
#define SRST_SRESETN_UART2  0x000000E6
#define SRST_SRESETN_UART3  0x000000E9
#define SRST_SRESETN_UART4  0x000000EC
#define SRST_SRESETN_UART5  0x000000EF

// CRU_SOFTRST_CON15(Offset:0xA3C)
#define SRST_SRESETN_UART6  0x000000F2
#define SRST_SRESETN_UART7  0x000000F5
#define SRST_SRESETN_UART8  0x000000F8
#define SRST_SRESETN_UART9  0x000000F9
#define SRST_SRESETN_UART10 0x000000FA
#define SRST_SRESETN_UART11 0x000000FB
#define SRST_PRESETN_SPI0   0x000000FD
#define SRST_PRESETN_SPI1   0x000000FE
#define SRST_PRESETN_SPI2   0x000000FF

// CRU_SOFTRST_CON16(Offset:0xA40)
#define SRST_PRESETN_SPI3    0x00000100
#define SRST_PRESETN_SPI4    0x00000101
#define SRST_RESETN_SPI0     0x00000102
#define SRST_RESETN_SPI1     0x00000103
#define SRST_RESETN_SPI2     0x00000104
#define SRST_RESETN_SPI3     0x00000105
#define SRST_RESETN_SPI4     0x00000106
#define SRST_PRESETN_WDT0    0x00000107
#define SRST_TRESETN_WDT0    0x00000108
#define SRST_PRESETN_SYS_GRF 0x00000109
#define SRST_PRESETN_PWM1    0x0000010A
#define SRST_RESETN_PWM1     0x0000010B

// CRU_SOFTRST_CON17(Offset:0xA44)
#define SRST_PRESETN_BUSTIMER0 0x00000113
#define SRST_PRESETN_BUSTIMER1 0x00000114
#define SRST_RESETN_TIMER0     0x00000116
#define SRST_RESETN_TIMER1     0x00000117
#define SRST_RESETN_TIMER2     0x00000118
#define SRST_RESETN_TIMER3     0x00000119
#define SRST_RESETN_TIMER4     0x0000011A
#define SRST_RESETN_TIMER5     0x0000011B
#define SRST_PRESETN_BUSIOC    0x0000011C
#define SRST_PRESETN_MAILBOX0  0x0000011D
#define SRST_PRESETN_GPIO1     0x0000011F

// CRU_SOFTRST_CON18(Offset:0xA48)
#define SRST_DBRESETN_GPIO1 0x00000120
#define SRST_PRESETN_GPIO2  0x00000121
#define SRST_DBRESETN_GPIO2 0x00000122
#define SRST_PRESETN_GPIO3  0x00000123
#define SRST_DBRESETN_GPIO3 0x00000124
#define SRST_PRESETN_GPIO4  0x00000125
#define SRST_DBRESETN_GPIO4 0x00000126
#define SRST_ARESETN_DECOM  0x00000127
#define SRST_PRESETN_DECOM  0x00000128
#define SRST_DRESETN_DECOM  0x00000129
#define SRST_RESETN_TIMER6  0x0000012B
#define SRST_RESETN_TIMER7  0x0000012C
#define SRST_RESETN_TIMER8  0x0000012D
#define SRST_RESETN_TIMER9  0x0000012E
#define SRST_RESETN_TIMER10 0x0000012F

// CRU_SOFTRST_CON19(Offset:0xA4C)
#define SRST_RESETN_TIMER11        0x00000130
#define SRST_ARESETN_DMAC0         0x00000131
#define SRST_ARESETN_DMAC1         0x00000132
#define SRST_ARESETN_DMAC2         0x00000133
#define SRST_ARESETN_SPINLOCK      0x00000134
#define SRST_RESETN_REF_PVTPLL_BUS 0x00000135
#define SRST_HRESETN_I3C0          0x00000137
#define SRST_HRESETN_I3C1          0x00000139
#define SRST_HRESETN_BUS_CM0_BIU   0x0000013B
#define SRST_FRESETN_BUS_CM0_CORE  0x0000013C
#define SRST_TRESETN_BUS_CM0_JTAG  0x0000013D

// CRU_SOFTRST_CON20(Offset:0xA50)
#define SRST_PRESETN_INTMUX2PMU  0x00000140
#define SRST_PRESETN_INTMUX2DDR  0x00000141
#define SRST_PRESETN_PVTPLL_BUS  0x00000143
#define SRST_PRESETN_PWM2        0x00000144
#define SRST_RESETN_PWM2         0x00000145
#define SRST_RESETN_FREQ_PWM1    0x00000148
#define SRST_RESETN_COUNTER_PWM1 0x00000149
#define SRST_RESETN_I3C0         0x0000014C
#define SRST_RESETN_I3C1         0x0000014D

// CRU_SOFTRST_CON21(Offset:0xA54)
#define SRST_PRESETN_DDR_MON_CH0   0x00000151
#define SRST_PRESETN_DDR_BIU       0x00000152
#define SRST_PRESETN_DDR_UPCTL_CH0 0x00000153
#define SRST_TMRESETN_DDR_MON_CH0  0x00000154
#define SRST_ARESETN_DDR_BIU       0x00000155
#define SRST_RESETN_DFI_CH0        0x00000156
#define SRST_RESETN_DDR_MON_CH0    0x0000015A
#define SRST_PRESETN_DDR_HWLP_CH0  0x0000015D
#define SRST_PRESETN_DDR_MON_CH1   0x0000015E
#define SRST_PRESETN_DDR_HWLP_CH1  0x0000015F

// CRU_SOFTRST_CON22(Offset:0xA58)
#define SRST_PRESETN_DDR_UPCTL_CH1   0x00000160
#define SRST_TMRESETN_DDR_MON_CH1    0x00000161
#define SRST_RESETN_DFI_CH1          0x00000162
#define SRST_ARESETN_DDR01_MSCH0     0x00000163
#define SRST_ARESETN_DDR01_MSCH1     0x00000164
#define SRST_RESETN_DDR_MON_CH1      0x00000166
#define SRST_RESETN_DDR_SCRAMBLE_CH0 0x00000169
#define SRST_RESETN_DDR_SCRAMBLE_CH1 0x0000016A
#define SRST_PRESETN_AHB2APB         0x0000016C
#define SRST_HRESETN_AHB2APB         0x0000016D
#define SRST_HRESETN_DDR_BIU         0x0000016E
#define SRST_FRESETN_DDR_CM0_CORE    0x0000016F

// CRU_SOFTRST_CON23(Offset:0xA5C)
#define SRST_PRESETN_DDR01_MSCH0  0x00000171
#define SRST_PRESETN_DDR01_MSCH1  0x00000172
#define SRST_RESETN_DDR_TIMER0    0x00000174
#define SRST_RESETN_DDR_TIMER1    0x00000175
#define SRST_TRESETN_WDT_DDR      0x00000176
#define SRST_PRESETN_WDT          0x00000177
#define SRST_PRESETN_TIMER        0x00000178
#define SRST_TRESETN_DDR_CM0_JTAG 0x00000179
#define SRST_PRESETN_DDR_GRF      0x0000017B

// CRU_SOFTRST_CON25(Offset:0xA64)
#define SRST_RESETN_DDR_UPCTL_CH0    0x00000191
#define SRST_ARESETN_DDR_UPCTL_0_CH0 0x00000192
#define SRST_ARESETN_DDR_UPCTL_1_CH0 0x00000193
#define SRST_ARESETN_DDR_UPCTL_2_CH0 0x00000194
#define SRST_ARESETN_DDR_UPCTL_3_CH0 0x00000195
#define SRST_ARESETN_DDR_UPCTL_4_CH0 0x00000196

// CRU_SOFTRST_CON26(Offset:0xA68)
#define SRST_RESETN_DDR_UPCTL_CH1    0x000001A1
#define SRST_ARESETN_DDR_UPCTL_0_CH1 0x000001A2
#define SRST_ARESETN_DDR_UPCTL_1_CH1 0x000001A3
#define SRST_ARESETN_DDR_UPCTL_2_CH1 0x000001A4
#define SRST_ARESETN_DDR_UPCTL_3_CH1 0x000001A5
#define SRST_ARESETN_DDR_UPCTL_4_CH1 0x000001A6

// CRU_SOFTRST_CON27(Offset:0xA6C)
#define SRST_RESETN_REF_PVTPLL_DDR 0x000001B0
#define SRST_PRESETN_PVTPLL_DDR    0x000001B1

// CRU_SOFTRST_CON28(Offset:0xA70)
#define SRST_ARESETN_RKNN0     0x000001C9
#define SRST_ARESETN_RKNN0_BIU 0x000001CB
#define SRST_LRESETN_RKNN0_BIU 0x000001CC

// CRU_SOFTRST_CON29(Offset:0xA74)
#define SRST_ARESETN_RKNN1     0x000001D0
#define SRST_ARESETN_RKNN1_BIU 0x000001D2
#define SRST_LRESETN_RKNN1_BIU 0x000001D3

// CRU_SOFTRST_CON31(Offset:0xA7C)
#define SRST_RESETN_NPU_DAP        0x000001F0
#define SRST_LRESETN_NPUSUBSYS_BIU 0x000001F1
#define SRST_PRESETN_NPUTOP_BIU    0x000001F9
#define SRST_PRESETN_NPU_TIMER     0x000001FA
#define SRST_RESETN_NPUTIMER0      0x000001FC
#define SRST_RESETN_NPUTIMER1      0x000001FD
#define SRST_PRESETN_NPU_WDT       0x000001FE
#define SRST_TRESETN_NPU_WDT       0x000001FF

// CRU_SOFTRST_CON32(Offset:0xA80)
#define SRST_ARESETN_RKNN_CBUF    0x00000200
#define SRST_ARESETN_RVCORE0      0x00000201
#define SRST_PRESETN_NPU_GRF      0x00000202
#define SRST_PRESETN_PVTPLL_NPU   0x00000203
#define SRST_RESETN_NPU_PVTPLL    0x00000204
#define SRST_HRESETN_NPU_CM0_BIU  0x00000206
#define SRST_FRESETN_NPU_CM0_CORE 0x00000207
#define SRST_TRESETN_NPU_CM0_JTAG 0x00000208
#define SRST_ARESETN_RKNNTOP_BIU  0x0000020B
#define SRST_HRESETN_RKNN_CBUF    0x0000020C
#define SRST_HRESETN_RKNNTOP_BIU  0x0000020D

// CRU_SOFTRST_CON33(Offset:0xA84)
#define SRST_HRESETN_NVM_BIU 0x00000212
#define SRST_ARESETN_NVM_BIU 0x00000213
#define SRST_SRESETN_FSPI    0x00000216
#define SRST_HRESETN_FSPI    0x00000217
#define SRST_CRESETN_EMMC    0x00000218
#define SRST_HRESETN_EMMC    0x00000219
#define SRST_ARESETN_EMMC    0x0000021A
#define SRST_BRESETN_EMMC    0x0000021B
#define SRST_TRESETN_EMMC    0x0000021C

// CRU_SOFTRST_CON34(Offset:0xA88)
#define SRST_PRESETN_GRF           0x00000221
#define SRST_PRESETN_PHP_BIU       0x00000225
#define SRST_ARESETN_PHP_BIU       0x00000229
#define SRST_PRESETN_PCIE0         0x0000022D
#define SRST_RESETN_PCIE0_POWER_UP 0x0000022F

// CRU_SOFTRST_CON35(Offset:0xA8C)
#define SRST_ARESETN_USB3OTG1 0x00000233
#define SRST_ARESETN_MMU0     0x0000023B
#define SRST_ARESETN_SLV_MMU0 0x0000023D
#define SRST_ARESETN_MMU1     0x0000023E

// CRU_SOFTRST_CON36(Offset:0xA90)
#define SRST_ARESETN_SLV_MMU1      0x00000240
#define SRST_PRESETN_PCIE1         0x00000247
#define SRST_RESETN_PCIE1_POWER_UP 0x00000249

// CRU_SOFTRST_CON37(Offset:0xA94)
#define SRST_RESETN_RXOOB0   0x00000250
#define SRST_RESETN_RXOOB1   0x00000251
#define SRST_RESETN_PMALIVE0 0x00000252
#define SRST_RESETN_PMALIVE1 0x00000253
#define SRST_ARESETN_SATA0   0x00000254
#define SRST_ARESETN_SATA1   0x00000255
#define SRST_RESETN_ASIC1    0x00000256
#define SRST_RESETN_ASIC0    0x00000257

// CRU_SOFTRST_CON40(Offset:0xAA0)
#define SRST_PRESETN_CSIDPHY1    0x00000282
#define SRST_SCANRESETN_CSIDPHY1 0x00000283

// CRU_SOFTRST_CON42(Offset:0xAA8)
#define SRST_PRESETN_SDGMAC_GRF 0x000002A3
#define SRST_PRESETN_SDGMAC_BIU 0x000002A4
#define SRST_ARESETN_SDGMAC_BIU 0x000002A5
#define SRST_HRESETN_SDGMAC_BIU 0x000002A6
#define SRST_ARESETN_GMAC0      0x000002A7
#define SRST_ARESETN_GMAC1      0x000002A8
#define SRST_PRESETN_GMAC0      0x000002A9
#define SRST_PRESETN_GMAC1      0x000002AA
#define SRST_HRESETN_SDIO       0x000002AC

// CRU_SOFTRST_CON43(Offset:0xAAC)
#define SRST_HRESETN_SDMMC0   0x000002B2
#define SRST_SRESETN_FSPI1    0x000002B3
#define SRST_HRESETN_FSPI1    0x000002B4
#define SRST_ARESETN_DSMC_BIU 0x000002B6
#define SRST_ARESETN_DSMC     0x000002B7
#define SRST_PRESETN_DSMC     0x000002B8
#define SRST_HRESETN_FLEXBUS  0x000002BA
#define SRST_RESETN_FLEXBUS   0x000002BB
#define SRST_ARESETN_FLEXBUS  0x000002BD

// CRU_SOFTRST_CON45(Offset:0xAB4)
#define SRST_HRESETN_RKVDEC        0x000002D3
#define SRST_HRESETN_RKVDEC_BIU    0x000002D5
#define SRST_ARESETN_RKVDEC_BIU    0x000002D6
#define SRST_RESETN_RKVDEC_HEVC_CA 0x000002D8
#define SRST_RESETN_RKVDEC_CORE    0x000002D9

// CRU_SOFTRST_CON47(Offset:0xABC)
#define SRST_ARESETN_USB_BIU    0x000002F3
#define SRST_PRESETN_USBUFS_BIU 0x000002F4
#define SRST_ARESETN_USB3OTG0   0x000002F5
#define SRST_ARESETN_UFS_BIU    0x000002FA
#define SRST_ARESETN_MMU2       0x000002FC
#define SRST_ARESETN_SLV_MMU2   0x000002FD
#define SRST_ARESETN_UFS_SYS    0x000002FF

// CRU_SOFTRST_CON48(Offset:0xAC0)
#define SRST_ARESETN_UFS        0x00000300
#define SRST_PRESETN_USBUFS_GRF 0x00000301
#define SRST_PRESETN_UFS_GRF    0x00000302

// CRU_SOFTRST_CON49(Offset:0xAC4)
#define SRST_HRESETN_VPU_BIU     0x00000316
#define SRST_ARESETN_JPEG_BIU    0x00000317
#define SRST_ARESETN_RGA_BIU     0x0000031A
#define SRST_ARESETN_VDPP_BIU    0x0000031B
#define SRST_ARESETN_EBC_BIU     0x0000031C
#define SRST_HRESETN_RGA2E_0     0x0000031D
#define SRST_ARESETN_RGA2E_0     0x0000031E
#define SRST_RESETN_CORE_RGA2E_0 0x0000031F

// CRU_SOFTRST_CON50(Offset:0xAC8)
#define SRST_ARESETN_JPEG        0x00000320
#define SRST_HRESETN_JPEG        0x00000321
#define SRST_HRESETN_VDPP        0x00000322
#define SRST_ARESETN_VDPP        0x00000323
#define SRST_RESETN_CORE_VDPP    0x00000324
#define SRST_HRESETN_RGA2E_1     0x00000325
#define SRST_ARESETN_RGA2E_1     0x00000326
#define SRST_RESETN_CORE_RGA2E_1 0x00000327
#define SRST_HRESETN_EBC         0x0000032A
#define SRST_ARESETN_EBC         0x0000032B
#define SRST_DRESETN_EBC         0x0000032C

// CRU_SOFTRST_CON51(Offset:0xACC)
#define SRST_HRESETN_VEPU0_BIU 0x00000332
#define SRST_ARESETN_VEPU0_BIU 0x00000333
#define SRST_HRESETN_VEPU0     0x00000334
#define SRST_ARESETN_VEPU0     0x00000335
#define SRST_RESETN_VEPU0_CORE 0x00000336

// CRU_SOFTRST_CON53(Offset:0xAD4)
#define SRST_ARESETN_VI_BIU    0x00000353
#define SRST_HRESETN_VI_BIU    0x00000354
#define SRST_PRESETN_VI_BIU    0x00000355
#define SRST_DRESETN_VICAP     0x00000356
#define SRST_ARESETN_VICAP     0x00000357
#define SRST_HRESETN_VICAP     0x00000358
#define SRST_RESETN_ISP0       0x0000035A
#define SRST_RESETN_ISP0_VICAP 0x0000035B

// CRU_SOFTRST_CON54(Offset:0xAD8)
#define SRST_RESETN_CORE_VPSS   0x00000361
#define SRST_PRESETN_CSI_HOST_0 0x00000364
#define SRST_PRESETN_CSI_HOST_1 0x00000365
#define SRST_PRESETN_CSI_HOST_2 0x00000366
#define SRST_PRESETN_CSI_HOST_3 0x00000367
#define SRST_PRESETN_CSI_HOST_4 0x00000368

// CRU_SOFTRST_CON59(Offset:0xAEC)
#define SRST_RESETN_CIFIN       0x000003B0
#define SRST_RESETN_VICAP_I0CLK 0x000003B1
#define SRST_RESETN_VICAP_I1CLK 0x000003B2
#define SRST_RESETN_VICAP_I2CLK 0x000003B3
#define SRST_RESETN_VICAP_I3CLK 0x000003B4
#define SRST_RESETN_VICAP_I4CLK 0x000003B5

// CRU_SOFTRST_CON61(Offset:0xAF4)
#define SRST_ARESETN_VOP_BIU  0x000003D4
#define SRST_ARESETN_VOP2_BIU 0x000003D5
#define SRST_HRESETN_VOP_BIU  0x000003D6
#define SRST_PRESETN_VOP_BIU  0x000003D7
#define SRST_HRESETN_VOP      0x000003D8
#define SRST_ARESETN_VOP      0x000003D9
#define SRST_DRESETN_VP0      0x000003DD

// CRU_SOFTRST_CON62(Offset:0xAF8)
#define SRST_DRESETN_VP1      0x000003E0
#define SRST_DRESETN_VP2      0x000003E1
#define SRST_PRESETN_VOP2_BIU 0x000003E2
#define SRST_PRESETN_VOPGRF   0x000003E3

// CRU_SOFTRST_CON63(Offset:0xAFC)
#define SRST_HRESETN_VO0_BIU   0x000003F5
#define SRST_PRESETN_VO0_BIU   0x000003F7
#define SRST_ARESETN_HDCP0_BIU 0x000003F9
#define SRST_PRESETN_VO0_GRF   0x000003FA
#define SRST_ARESETN_HDCP0     0x000003FC
#define SRST_HRESETN_HDCP0     0x000003FD
#define SRST_RESETN_HDCP0      0x000003FE

// CRU_SOFTRST_CON64(Offset:0xB00)
#define SRST_PRESETN_DSIHOST0   0x00000405
#define SRST_RESETN_DSIHOST0    0x00000406
#define SRST_PRESETN_HDMITX0    0x00000407
#define SRST_RESETN_HDMITX0_REF 0x00000409
#define SRST_PRESETN_EDP0       0x0000040D
#define SRST_RESETN_EDP0_24M    0x0000040E

// CRU_SOFTRST_CON65(Offset:0xB04)
#define SRST_MRESETN_SAI5_8CH  0x00000414
#define SRST_HRESETN_SAI5_8CH  0x00000415
#define SRST_MRESETN_SAI6_8CH  0x00000418
#define SRST_HRESETN_SAI6_8CH  0x00000419
#define SRST_HRESETN_SPDIF_TX2 0x0000041A
#define SRST_MRESETN_SPDIF_TX2 0x0000041D
#define SRST_HRESETN_SPDIFRX2  0x0000041E
#define SRST_MRESETN_SPDIFRX2  0x0000041F

// CRU_SOFTRST_CON66(Offset:0xB08)
#define SRST_HRESETN_SAI8_8CH 0x00000420
#define SRST_MRESETN_SAI8_8CH 0x00000422

// CRU_SOFTRST_CON67(Offset:0xB0C)
#define SRST_HRESETN_VO1_BIU   0x00000435
#define SRST_PRESETN_VO1_BIU   0x00000436
#define SRST_MRESETN_SAI7_8CH  0x00000439
#define SRST_HRESETN_SAI7_8CH  0x0000043A
#define SRST_HRESETN_SPDIF_TX3 0x0000043B
#define SRST_HRESETN_SPDIF_TX4 0x0000043C
#define SRST_HRESETN_SPDIF_TX5 0x0000043D
#define SRST_MRESETN_SPDIF_TX3 0x0000043E

// CRU_SOFTRST_CON68(Offset:0xB10)
#define SRST_RESETN_DP0        0x00000440
#define SRST_PRESETN_VO1_GRF   0x00000442
#define SRST_ARESETN_HDCP1_BIU 0x00000443
#define SRST_ARESETN_HDCP1     0x00000444
#define SRST_HRESETN_HDCP1     0x00000445
#define SRST_RESETN_HDCP1      0x00000446
#define SRST_HRESETN_SAI9_8CH  0x00000449
#define SRST_MRESETN_SAI9_8CH  0x0000044B
#define SRST_MRESETN_SPDIF_TX4 0x0000044C
#define SRST_MRESETN_SPDIF_TX5 0x0000044D

// CRU_SOFTRST_CON69(Offset:0xB14)
#define SRST_RESETN_GPU         0x00000453
#define SRST_ARESETN_S_GPU_BIU  0x00000456
#define SRST_ARESETN_M0_GPU_BIU 0x00000457
#define SRST_PRESETN_GPU_BIU    0x00000459
#define SRST_PRESETN_GPU_GRF    0x0000045D
#define SRST_RESETN_GPU_PVTPLL  0x0000045E
#define SRST_PRESETN_PVTPLL_GPU 0x0000045F

// CRU_SOFTRST_CON72(Offset:0xB20)
#define SRST_ARESETN_CENTER_BIU       0x00000484
#define SRST_ARESETN_DMA2DDR          0x00000485
#define SRST_ARESETN_DDR_SHAREMEM     0x00000486
#define SRST_ARESETN_DDR_SHAREMEM_BIU 0x00000487
#define SRST_HRESETN_CENTER_BIU       0x00000488
#define SRST_PRESETN_CENTER_GRF       0x00000489
#define SRST_PRESETN_DMA2DDR          0x0000048A
#define SRST_PRESETN_SHAREMEM         0x0000048B
#define SRST_PRESETN_CENTER_BIU       0x0000048C

// CRU_SOFTRST_CON75(Offset:0xB2C)
#define SRST_RESETN_LINKSYM_HDMITXPHY0 0x000004B1

// CRU_SOFTRST_CON78(Offset:0xB38)
#define SRST_RESETN_DP0_PIXELCLK 0x000004E1
#define SRST_RESETN_PHY_DP0_TX   0x000004E2
#define SRST_RESETN_DP1_PIXELCLK 0x000004E3
#define SRST_RESETN_DP2_PIXELCLK 0x000004E4

// CRU_SOFTRST_CON79(Offset:0xB3C)
#define SRST_HRESETN_VEPU1_BIU 0x000004F1
#define SRST_ARESETN_VEPU1_BIU 0x000004F2
#define SRST_HRESETN_VEPU1     0x000004F3
#define SRST_ARESETN_VEPU1     0x000004F4
#define SRST_RESETN_VEPU1_CORE 0x000004F5

// CRU_GATE_CON00(Offset:0x800)
#define CLK_MATRIX_50M_SRC_GATE  0x00000000
#define CLK_MATRIX_100M_SRC_GATE 0x00000001
#define CLK_MATRIX_150M_SRC_GATE 0x00000002
#define CLK_MATRIX_200M_SRC_GATE 0x00000003
#define CLK_MATRIX_250M_SRC_GATE 0x00000004
#define CLK_MATRIX_300M_SRC_GATE 0x00000005
#define CLK_MATRIX_350M_SRC_GATE 0x00000006
#define CLK_MATRIX_400M_SRC_GATE 0x00000007
#define CLK_MATRIX_500M_SRC_GATE 0x00000009
#define CLK_MATRIX_600M_SRC_GATE 0x0000000A
#define CLK_MATRIX_700M_SRC_GATE 0x0000000C

// CRU_GATE_CON01(Offset:0x804)
#define PCLK_TOP_ROOT_GATE           0x00000011
#define ACLK_TOP_BIU_GATE            0x00000013
#define CLK_LPLL_SRC_GATE            0x00000014
#define PCLK_TOP_BIU_GATE            0x00000015
#define ACLK_LOW_TOP_ROOT_GATE       0x00000016
#define ACLK_SECURE_HIGH_BIU_GATE    0x00000017
#define CLK_BPLL_SRC_GATE            0x00000018
#define CLK_MATRIX_AUDIO_FRAC_0_GATE 0x0000001A
#define CLK_MATRIX_AUDIO_FRAC_1_GATE 0x0000001B
#define CLK_MATRIX_AUDIO_FRAC_2_GATE 0x0000001C
#define CLK_MATRIX_AUDIO_FRAC_3_GATE 0x0000001D
#define HCLK_TOP_BIU_GATE            0x0000001E

// CRU_GATE_CON02(Offset:0x808)
#define HCLK_VO0VOP_CHANNEL_BIU_GATE 0x00000020
#define ACLK_VO0VOP_CHANNEL_BIU_GATE 0x00000021
#define CLK_MATRIX_UART_FRAC_0_GATE  0x00000025
#define CLK_MATRIX_UART_FRAC_1_GATE  0x00000026
#define CLK_MATRIX_UART_FRAC_2_GATE  0x00000027
#define CLK_TESTOUT_TOP_GATE         0x00000028
#define CLK_TESTOUT_GATE             0x00000029
#define CLK_TESTOUT_GRP0_GATE        0x0000002B
#define CLK_UART1_SRC_TOP_GATE       0x0000002D
#define CLK_MATRIX_AUDIO_INT_0_GATE  0x0000002E
#define CLK_MATRIX_AUDIO_INT_1_GATE  0x0000002F

// CRU_GATE_CON03(Offset:0x80C)
#define CLK_MATRIX_AUDIO_INT_2_GATE    0x00000030
#define CLK_PDM0_SRC_TOP_GATE          0x00000032
#define CLK_PDM1_OUT_GATE              0x00000035
#define CLK_MATRIX_GMAC0_125M_SRC_GATE 0x00000036
#define CLK_MATRIX_GMAC1_125M_SRC_GATE 0x00000037
#define LCLK_ASRC_SRC_0_GATE           0x0000003A
#define LCLK_ASRC_SRC_1_GATE           0x0000003B

// CRU_GATE_CON04(Offset:0x810)
#define REF_CLK0_OUT_PLL_GATE 0x00000041
#define REF_CLK1_OUT_PLL_GATE 0x00000042
#define REF_CLK2_OUT_PLL_GATE 0x00000043

// CRU_GATE_CON05(Offset:0x814)
#define REFCLKO25M_ETH0_OUT_GATE 0x0000005A
#define REFCLKO25M_ETH1_OUT_GATE 0x0000005B
#define CLK_CIFOUT_OUT_GATE      0x0000005C
#define CLK_GMAC0_RMII_CRU_GATE  0x0000005D
#define CLK_GMAC1_RMII_CRU_GATE  0x0000005E
#define CLK_OTPC_AUTO_RD_GATE    0x0000005F

// CRU_GATE_CON06(Offset:0x818)
#define CLK_OTP_PHY_GATE           0x00000060
#define CLK_BISRINTF_PLLSRC_GATE   0x00000061
#define CLK_BISRINTF_GATE          0x00000062
#define CLK_MIPI_CAMERAOUT_M0_GATE 0x00000063
#define CLK_MIPI_CAMERAOUT_M1_GATE 0x00000064
#define CLK_MIPI_CAMERAOUT_M2_GATE 0x00000065
#define MCLK_PDM0_SRC_TOP_GATE     0x00000068

// CRU_GATE_CON07(Offset:0x81C)
#define HCLK_AUDIO_ROOT_GATE   0x00000071
#define HCLK_AUDIO_BIU_GATE    0x00000072
#define HCLK_ASRC_2CH_0_GATE   0x00000073
#define HCLK_ASRC_2CH_1_GATE   0x00000074
#define HCLK_ASRC_4CH_0_GATE   0x00000075
#define HCLK_ASRC_4CH_1_GATE   0x00000076
#define CLK_ASRC_2CH_0_GATE    0x00000077
#define CLK_ASRC_2CH_1_GATE    0x00000078
#define CLK_ASRC_4CH_0_GATE    0x00000079
#define CLK_ASRC_4CH_1_GATE    0x0000007A
#define MCLK_SAI0_8CH_SRC_GATE 0x0000007B
#define MCLK_SAI0_8CH_GATE     0x0000007C
#define HCLK_SAI0_8CH_GATE     0x0000007D
#define HCLK_SPDIFRX0_GATE     0x0000007E
#define MCLK_SPDIFRX0_GATE     0x0000007F

// CRU_GATE_CON08(Offset:0x820)
#define HCLK_SPDIFRX1_GATE     0x00000080
#define MCLK_SPDIFRX1_GATE     0x00000081
#define MCLK_SAI1_8CH_SRC_GATE 0x00000084
#define MCLK_SAI1_8CH_GATE     0x00000085
#define HCLK_SAI1_8CH_GATE     0x00000086
#define MCLK_SAI2_2CH_SRC_GATE 0x00000087
#define MCLK_SAI2_2CH_GATE     0x00000088
#define HCLK_SAI2_2CH_GATE     0x0000008A
#define MCLK_SAI3_2CH_SRC_GATE 0x0000008B
#define MCLK_SAI3_2CH_GATE     0x0000008C
#define HCLK_SAI3_2CH_GATE     0x0000008E
#define MCLK_SAI4_2CH_SRC_GATE 0x0000008F

// CRU_GATE_CON09(Offset:0x824)
#define MCLK_SAI4_2CH_GATE    0x00000090
#define HCLK_SAI4_2CH_GATE    0x00000092
#define HCLK_ACDCDIG_DSM_GATE 0x00000093
#define MCLK_ACDCDIG_DSM_GATE 0x00000094
#define CLK_PDM1_GATE         0x00000095
#define HCLK_PDM1_GATE        0x00000097
#define MCLK_PDM1_GATE        0x00000098
#define HCLK_SPDIF_TX0_GATE   0x00000099
#define MCLK_SPDIF_TX0_GATE   0x0000009A
#define HCLK_SPDIF_TX1_GATE   0x0000009B
#define MCLK_SPDIF_TX1_GATE   0x0000009C
#define CLK_SAI1_MCLKOUT_GATE 0x0000009D
#define CLK_SAI2_MCLKOUT_GATE 0x0000009E
#define CLK_SAI3_MCLKOUT_GATE 0x0000009F

// CRU_GATE_CON10(Offset:0x828)
#define CLK_SAI4_MCLKOUT_GATE 0x000000A0
#define CLK_SAI0_MCLKOUT_GATE 0x000000A1

// CRU_GATE_CON11(Offset:0x82C)
#define HCLK_BUS_ROOT_GATE   0x000000B0
#define PCLK_BUS_ROOT_GATE   0x000000B1
#define ACLK_BUS_ROOT_GATE   0x000000B2
#define ACLK_BUS_BIU_GATE    0x000000B3
#define PCLK_BUS_BIU_GATE    0x000000B4
#define PCLK_CRU_GATE        0x000000B5
#define HCLK_CAN0_GATE       0x000000B6
#define CLK_CAN0_GATE        0x000000B7
#define HCLK_CAN1_GATE       0x000000B8
#define CLK_CAN1_GATE        0x000000B9
#define PCLK_INTMUX2BUS_GATE 0x000000BC
#define PCLK_VCCIO_IOC_GATE  0x000000BD
#define HCLK_BUS_BIU_GATE    0x000000BE
#define CLK_KEY_SHIFT_GATE   0x000000BF

// CRU_GATE_CON12(Offset:0x830)
#define PCLK_I2C1_GATE       0x000000C0
#define PCLK_I2C2_GATE       0x000000C1
#define PCLK_I2C3_GATE       0x000000C2
#define PCLK_I2C4_GATE       0x000000C3
#define PCLK_I2C5_GATE       0x000000C4
#define PCLK_I2C6_GATE       0x000000C5
#define PCLK_I2C7_GATE       0x000000C6
#define PCLK_I2C8_GATE       0x000000C7
#define PCLK_I2C9_GATE       0x000000C8
#define PCLK_WDT_BUSMCU_GATE 0x000000C9
#define TCLK_WDT_BUSMCU_GATE 0x000000CA
#define ACLK_GIC_GATE        0x000000CB
#define CLK_I2C1_GATE        0x000000CC
#define CLK_I2C2_GATE        0x000000CD
#define CLK_I2C3_GATE        0x000000CE
#define CLK_I2C4_GATE        0x000000CF

// CRU_GATE_CON13(Offset:0x834)
#define CLK_I2C5_GATE    0x000000D0
#define CLK_I2C6_GATE    0x000000D1
#define CLK_I2C7_GATE    0x000000D2
#define CLK_I2C8_GATE    0x000000D3
#define CLK_I2C9_GATE    0x000000D4
#define PCLK_SARADC_GATE 0x000000D6
#define CLK_SARADC_GATE  0x000000D7
#define PCLK_TSADC_GATE  0x000000D8
#define CLK_TSADC_GATE   0x000000D9
#define PCLK_UART0_GATE  0x000000DA
#define PCLK_UART2_GATE  0x000000DB
#define PCLK_UART3_GATE  0x000000DC
#define PCLK_UART4_GATE  0x000000DD
#define PCLK_UART5_GATE  0x000000DE
#define PCLK_UART6_GATE  0x000000DF

// CRU_GATE_CON14(Offset:0x838)
#define PCLK_UART7_GATE  0x000000E0
#define PCLK_UART8_GATE  0x000000E1
#define PCLK_UART9_GATE  0x000000E2
#define PCLK_UART10_GATE 0x000000E3
#define PCLK_UART11_GATE 0x000000E4
#define SCLK_UART0_GATE  0x000000E5
#define SCLK_UART2_GATE  0x000000E6
#define SCLK_UART3_GATE  0x000000E9
#define SCLK_UART4_GATE  0x000000EC
#define SCLK_UART5_GATE  0x000000EF

// CRU_GATE_CON15(Offset:0x83C)
#define SCLK_UART6_GATE  0x000000F2
#define SCLK_UART7_GATE  0x000000F5
#define SCLK_UART8_GATE  0x000000F8
#define SCLK_UART9_GATE  0x000000F9
#define SCLK_UART10_GATE 0x000000FA
#define SCLK_UART11_GATE 0x000000FB
#define PCLK_SPI0_GATE   0x000000FD
#define PCLK_SPI1_GATE   0x000000FE
#define PCLK_SPI2_GATE   0x000000FF

// CRU_GATE_CON16(Offset:0x840)
#define PCLK_SPI3_GATE    0x00000100
#define PCLK_SPI4_GATE    0x00000101
#define CLK_SPI0_GATE     0x00000102
#define CLK_SPI1_GATE     0x00000103
#define CLK_SPI2_GATE     0x00000104
#define CLK_SPI3_GATE     0x00000105
#define CLK_SPI4_GATE     0x00000106
#define PCLK_WDT0_GATE    0x00000107
#define TCLK_WDT0_GATE    0x00000108
#define PCLK_SYS_GRF_GATE 0x00000109
#define PCLK_PWM1_GATE    0x0000010A
#define CLK_PWM1_GATE     0x0000010B
#define CLK_OSC_PWM1_GATE 0x0000010D
#define CLK_RC_PWM1_GATE  0x0000010F

// CRU_GATE_CON17(Offset:0x844)
#define PCLK_BUSTIMER0_GATE  0x00000113
#define PCLK_BUSTIMER1_GATE  0x00000114
#define CLK_TIMER0_ROOT_GATE 0x00000115
#define CLK_TIMER0_GATE      0x00000116
#define CLK_TIMER1_GATE      0x00000117
#define CLK_TIMER2_GATE      0x00000118
#define CLK_TIMER3_GATE      0x00000119
#define CLK_TIMER4_GATE      0x0000011A
#define CLK_TIMER5_GATE      0x0000011B
#define PCLK_BUSIOC_GATE     0x0000011C
#define PCLK_MAILBOX0_GATE   0x0000011D
#define PCLK_GPIO1_GATE      0x0000011F

// CRU_GATE_CON18(Offset:0x848)
#define DBCLK_GPIO1_GATE     0x00000120
#define PCLK_GPIO2_GATE      0x00000121
#define DBCLK_GPIO2_GATE     0x00000122
#define PCLK_GPIO3_GATE      0x00000123
#define DBCLK_GPIO3_GATE     0x00000124
#define PCLK_GPIO4_GATE      0x00000125
#define DBCLK_GPIO4_GATE     0x00000126
#define ACLK_DECOM_GATE      0x00000127
#define PCLK_DECOM_GATE      0x00000128
#define DCLK_DECOM_GATE      0x00000129
#define CLK_TIMER1_ROOT_GATE 0x0000012A
#define CLK_TIMER6_GATE      0x0000012B
#define CLK_TIMER7_GATE      0x0000012C
#define CLK_TIMER8_GATE      0x0000012D
#define CLK_TIMER9_GATE      0x0000012E
#define CLK_TIMER10_GATE     0x0000012F

// CRU_GATE_CON19(Offset:0x84C)
#define CLK_TIMER11_GATE        0x00000130
#define ACLK_DMAC0_GATE         0x00000131
#define ACLK_DMAC1_GATE         0x00000132
#define ACLK_DMAC2_GATE         0x00000133
#define ACLK_SPINLOCK_GATE      0x00000134
#define CLK_REF_PVTPLL_BUS_GATE 0x00000135
#define HCLK_I3C0_GATE          0x00000137
#define HCLK_I3C1_GATE          0x00000139
#define HCLK_BUS_CM0_ROOT_GATE  0x0000013A
#define HCLK_BUS_CM0_BIU_GATE   0x0000013B
#define FCLK_BUS_CM0_CORE_GATE  0x0000013C
#define CLK_BUS_CM0_RTC_GATE    0x0000013E
#define PCLK_PMU2_GATE          0x0000013F

// CRU_GATE_CON20(Offset:0x850)
#define PCLK_INTMUX2PMU_GATE        0x00000140
#define PCLK_INTMUX2DDR_GATE        0x00000141
#define CLK_EXTREF_TIMEOUT_BUS_GATE 0x00000142
#define PCLK_PVTPLL_BUS_GATE        0x00000143
#define PCLK_PWM2_GATE              0x00000144
#define CLK_PWM2_GATE               0x00000145
#define CLK_RC_PWM2_GATE            0x00000146
#define CLK_OSC_PWM2_GATE           0x00000147
#define CLK_FREQ_PWM1_GATE          0x00000148
#define CLK_COUNTER_PWM1_GATE       0x00000149
#define SAI_SCLKIN_FREQ_GATE        0x0000014A
#define SAI_SCLKIN_COUNTER_GATE     0x0000014B
#define CLK_I3C0_GATE               0x0000014C
#define CLK_I3C1_GATE               0x0000014D

// CRU_GATE_CON21(Offset:0x854)
#define PCLK_DDR_ROOT_GATE      0x00000150
#define PCLK_DDR_MON_CH0_GATE   0x00000151
#define PCLK_DDR_BIU_GATE       0x00000152
#define PCLK_DDR_UPCTL_CH0_GATE 0x00000153
#define TMCLK_DDR_MON_CH0_GATE  0x00000154
#define ACLK_DDR_BIU_GATE       0x00000155
#define CLK_DFI_CH0_GATE        0x00000156
#define ACLK_DDR_ROOT_GATE      0x00000159
#define CLK_DDR_MON_CH0_GATE    0x0000015A
#define PCLK_DDR_HWLP_CH0_GATE  0x0000015D
#define PCLK_DDR_MON_CH1_GATE   0x0000015E
#define PCLK_DDR_HWLP_CH1_GATE  0x0000015F

// CRU_GATE_CON22(Offset:0x858)
#define PCLK_DDR_UPCTL_CH1_GATE   0x00000160
#define TMCLK_DDR_MON_CH1_GATE    0x00000161
#define CLK_DFI_CH1_GATE          0x00000162
#define ACLK_DDR01_MSCH0_GATE     0x00000163
#define ACLK_DDR01_MSCH1_GATE     0x00000164
#define CLK_DDR_MON_CH1_GATE      0x00000166
#define PCLK_DDRPHY_SRC_CH0_GATE  0x00000167
#define PCLK_DDRPHY_SRC_CH1_GATE  0x00000168
#define CLK_DDR_SCRAMBLE_CH0_GATE 0x00000169
#define CLK_DDR_SCRAMBLE_CH1_GATE 0x0000016A
#define HCLK_DDR_ROOT_GATE        0x0000016B
#define PCLK_AHB2APB_GATE         0x0000016C
#define HCLK_AHB2APB_GATE         0x0000016D
#define HCLK_DDR_BIU_GATE         0x0000016E
#define FCLK_DDR_CM0_CORE_GATE    0x0000016F

// CRU_GATE_CON23(Offset:0x85C)
#define PCLK_DDR01_MSCH0_GATE   0x00000171
#define PCLK_DDR01_MSCH1_GATE   0x00000172
#define CLK_DDR_TIMER_ROOT_GATE 0x00000173
#define CLK_DDR_TIMER0_GATE     0x00000174
#define CLK_DDR_TIMER1_GATE     0x00000175
#define TCLK_WDT_DDR_GATE       0x00000176
#define PCLK_WDT_GATE           0x00000177
#define PCLK_TIMER_GATE         0x00000178
#define CLK_DDR_CM0_RTC_GATE    0x0000017A
#define PCLK_DDR_GRF_GATE       0x0000017B

// CRU_GATE_CON25(Offset:0x864)
#define CLK_DDR_UPCTL_CH0_GATE    0x00000191
#define ACLK_DDR_UPCTL_0_CH0_GATE 0x00000192
#define ACLK_DDR_UPCTL_1_CH0_GATE 0x00000193
#define ACLK_DDR_UPCTL_2_CH0_GATE 0x00000194
#define ACLK_DDR_UPCTL_3_CH0_GATE 0x00000195
#define ACLK_DDR_UPCTL_4_CH0_GATE 0x00000196

// CRU_GATE_CON26(Offset:0x868)
#define CLK_DDR_UPCTL_CH1_GATE    0x000001A1
#define ACLK_DDR_UPCTL_0_CH1_GATE 0x000001A2
#define ACLK_DDR_UPCTL_1_CH1_GATE 0x000001A3
#define ACLK_DDR_UPCTL_2_CH1_GATE 0x000001A4
#define ACLK_DDR_UPCTL_3_CH1_GATE 0x000001A5
#define ACLK_DDR_UPCTL_4_CH1_GATE 0x000001A6

// CRU_GATE_CON27(Offset:0x86C)
#define CLK_REF_PVTPLL_DDR_GATE 0x000001B0
#define PCLK_PVTPLL_DDR_GATE    0x000001B1

// CRU_GATE_CON28(Offset:0x870)
#define ACLK_RKNN0_GATE     0x000001C9
#define ACLK_RKNN0_BIU_GATE 0x000001CB
#define LCLK_RKNN0_BIU_GATE 0x000001CC

// CRU_GATE_CON29(Offset:0x874)
#define ACLK_RKNN1_GATE     0x000001D0
#define ACLK_RKNN1_BIU_GATE 0x000001D2
#define LCLK_RKNN1_BIU_GATE 0x000001D3

// CRU_GATE_CON31(Offset:0x87C)
#define LCLK_NPUSUBSYS_BIU_GATE 0x000001F1
#define HCLK_RKNN_ROOT_GATE     0x000001F4
#define CLK_RKNN_DSU0_DF_GATE   0x000001F5
#define CLK_NPU_PVTPLL_SRC_GATE 0x000001F6
#define CLK_RKNN_DSU0_GATE      0x000001F7
#define PCLK_NPUTOP_ROOT_GATE   0x000001F8
#define PCLK_NPUTOP_BIU_GATE    0x000001F9
#define PCLK_NPU_TIMER_GATE     0x000001FA
#define CLK_NPUTIMER_ROOT_GATE  0x000001FB
#define CLK_NPUTIMER0_GATE      0x000001FC
#define CLK_NPUTIMER1_GATE      0x000001FD
#define PCLK_NPU_WDT_GATE       0x000001FE
#define TCLK_NPU_WDT_GATE       0x000001FF

// CRU_GATE_CON32(Offset:0x880)
#define ACLK_RKNN_CBUF_GATE     0x00000200
#define PCLK_NPU_GRF_GATE       0x00000202
#define PCLK_PVTPLL_NPU_GATE    0x00000203
#define CLK_REF_PVTPLL_NPU_GATE 0x00000204
#define HCLK_NPU_CM0_ROOT_GATE  0x00000205
#define HCLK_NPU_CM0_BIU_GATE   0x00000206
#define FCLK_NPU_CM0_CORE_GATE  0x00000207
#define CLK_NPU_CM0_RTC_GATE    0x00000209
#define ACLK_RKNNTOP_BIU_GATE   0x0000020B
#define HCLK_RKNN_CBUF_GATE     0x0000020C
#define HCLK_RKNNTOP_BIU_GATE   0x0000020D

// CRU_GATE_CON33(Offset:0x884)
#define HCLK_NVM_ROOT_GATE          0x00000210
#define ACLK_NVM_ROOT_GATE          0x00000211
#define HCLK_NVM_BIU_GATE           0x00000212
#define ACLK_NVM_BIU_GATE           0x00000213
#define SCLK_FSPI_X2_GATE           0x00000216
#define HCLK_FSPI_GATE              0x00000217
#define CCLK_SRC_EMMC_GATE          0x00000218
#define HCLK_EMMC_GATE              0x00000219
#define ACLK_EMMC_GATE              0x0000021A
#define BCLK_EMMC_GATE              0x0000021B
#define TCLK_EMMC_GATE              0x0000021C
#define CLK_EXTREF_TIMEOUT_NVM_GATE 0x0000021D

// CRU_GATE_CON34(Offset:0x888)
#define PCLK_PHP_ROOT_GATE   0x00000220
#define PCLK_GRF_GATE        0x00000221
#define PCLK_PHP_BIU_GATE    0x00000225
#define ACLK_PHP_ROOT_GATE   0x00000227
#define ACLK_PHP_BIU_GATE    0x00000229
#define PCLK_PCIE0_GATE      0x0000022D
#define CLK_PCIE0_AUX_GATE   0x0000022E
#define ACLK_PCIE0_MSTR_GATE 0x0000022F

// CRU_GATE_CON35(Offset:0x88C)
#define ACLK_PCIE0_SLV_GATE       0x00000230
#define ACLK_PCIE0_DBI_GATE       0x00000231
#define ACLK_USB3OTG1_GATE        0x00000233
#define CLK_REF_USB3OTG1_GATE     0x00000234
#define CLK_SUSPEND_USB3OTG1_GATE 0x00000235
#define ACLK_MMU0_GATE            0x0000023B
#define ACLK_SLV_MMU0_GATE        0x0000023D
#define ACLK_MMU1_GATE            0x0000023E

// CRU_GATE_CON36(Offset:0x890)
#define ACLK_SLV_MMU1_GATE          0x00000240
#define CLK_EXTREF_TIMEOUT_PHP_GATE 0x00000242
#define PCLK_PCIE1_GATE             0x00000247
#define CLK_PCIE1_AUX_GATE          0x00000248
#define ACLK_PCIE1_MSTR_GATE        0x00000249
#define ACLK_PCIE1_SLV_GATE         0x0000024A
#define ACLK_PCIE1_DBI_GATE         0x0000024B

// CRU_GATE_CON37(Offset:0x894)
#define CLK_RXOOB0_GATE   0x00000250
#define CLK_RXOOB1_GATE   0x00000251
#define CLK_PMALIVE0_GATE 0x00000252
#define CLK_PMALIVE1_GATE 0x00000253
#define ACLK_SATA0_GATE   0x00000254
#define ACLK_SATA1_GATE   0x00000255
#define CLK_ASIC1_GATE    0x00000256
#define CLK_ASIC0_GATE    0x00000257

// CRU_GATE_CON38(Offset:0x898)
#define CLK_USB3OTG1_PIPE_PCLK_GATE 0x00000260
#define CLK_USB3OTG1_UTMI_GATE      0x00000261

// CRU_GATE_CON39(Offset:0x89C)
#define CLK_USB3OTG0_PIPE_PCLK_GATE 0x00000270
#define CLK_USB3OTG0_UTMI_GATE      0x00000271

// CRU_GATE_CON40(Offset:0x8A0)
#define PCLK_CSIDPHY1_GATE 0x00000282

// CRU_GATE_CON42(Offset:0x8A8)
#define HCLK_SDGMAC_ROOT_GATE      0x000002A0
#define ACLK_SDGMAC_ROOT_GATE      0x000002A1
#define PCLK_SDGMAC_ROOT_GATE      0x000002A2
#define PCLK_SDGMAC_GRF_GATE       0x000002A3
#define PCLK_SDGMAC_BIU_GATE       0x000002A4
#define ACLK_SDGMAC_BIU_GATE       0x000002A5
#define HCLK_SDGMAC_BIU_GATE       0x000002A6
#define ACLK_GMAC0_GATE            0x000002A7
#define ACLK_GMAC1_GATE            0x000002A8
#define PCLK_GMAC0_GATE            0x000002A9
#define PCLK_GMAC1_GATE            0x000002AA
#define CCLK_SRC_SDIO_GATE         0x000002AB
#define HCLK_SDIO_GATE             0x000002AC
#define CLK_GMAC1_PTP_REF_GATE     0x000002AD
#define CLK_GMAC0_PTP_REF_GATE     0x000002AE
#define CLK_GMAC1_PTP_REF_SRC_GATE 0x000002AF

// CRU_GATE_CON43(Offset:0x8AC)
#define CLK_GMAC0_PTP_REF_SRC_GATE     0x000002B0
#define CCLK_SRC_SDMMC0_GATE           0x000002B1
#define HCLK_SDMMC0_GATE               0x000002B2
#define SCLK_FSPI1_X2_GATE             0x000002B3
#define HCLK_FSPI1_GATE                0x000002B4
#define ACLK_DSMC_ROOT_GATE            0x000002B5
#define ACLK_DSMC_BIU_GATE             0x000002B6
#define ACLK_DSMC_GATE                 0x000002B7
#define PCLK_DSMC_GATE                 0x000002B8
#define CLK_DSMC_SYS_GATE              0x000002B9
#define HCLK_FLEXBUS_GATE              0x000002BA
#define CLK_FLEXBUS_TX_GATE            0x000002BB
#define CLK_FLEXBUS_RX_GATE            0x000002BC
#define ACLK_FLEXBUS_GATE              0x000002BD
#define CLK_EXTREF_TIMEOUT_SDGMAC_GATE 0x000002BE

// CRU_GATE_CON45(Offset:0x8B4)
#define HCLK_RKVDEC_ROOT_GATE     0x000002D0
#define ACLK_RKVDEC_ROOT_PRE_GATE 0x000002D1
#define ACLK_RKVDEC_ROOT_BAK_GATE 0x000002D2
#define HCLK_RKVDEC_GATE          0x000002D3
#define HCLK_RKVDEC_BIU_GATE      0x000002D5
#define ACLK_RKVDEC_BIU_GATE      0x000002D6
#define ACLK_RKVDEC_ROOT_GATE     0x000002D7
#define CLK_RKVDEC_HEVC_CA_GATE   0x000002D8
#define CLK_RKVDEC_CORE_GATE      0x000002D9

// CRU_GATE_CON47(Offset:0x8BC)
#define ACLK_UFS_ROOT_GATE        0x000002F0
#define ACLK_USB_ROOT_GATE        0x000002F1
#define PCLK_USB_ROOT_GATE        0x000002F2
#define ACLK_USB_BIU_GATE         0x000002F3
#define PCLK_USBUFS_BIU_GATE      0x000002F4
#define ACLK_USB3OTG0_GATE        0x000002F5
#define CLK_REF_USB3OTG0_GATE     0x000002F6
#define CLK_SUSPEND_USB3OTG0_GATE 0x000002F7
#define ACLK_UFS_BIU_GATE         0x000002FA
#define ACLK_MMU2_GATE            0x000002FC
#define ACLK_SLV_MMU2_GATE        0x000002FD
#define ACLK_UFS_SYS_GATE         0x000002FF

// CRU_GATE_CON48(Offset:0x8C0)
#define PCLK_USBUFS_GRF_GATE        0x00000301
#define PCLK_UFS_GRF_GATE           0x00000302
#define CLK_EXTREF_TIMEOUT_USB_GATE 0x00000303

// CRU_GATE_CON49(Offset:0x8C4)
#define ACLK_VPU_ROOT_GATE     0x00000310
#define ACLK_VPU_MID_ROOT_GATE 0x00000311
#define HCLK_VPU_ROOT_GATE     0x00000312
#define ACLK_JPEG_ROOT_GATE    0x00000313
#define ACLK_VPU_LOW_ROOT_GATE 0x00000314
#define HCLK_VPU_BIU_GATE      0x00000316
#define ACLK_JPEG_BIU_GATE     0x00000317
#define ACLK_RGA_BIU_GATE      0x0000031A
#define ACLK_VDPP_BIU_GATE     0x0000031B
#define ACLK_EBC_BIU_GATE      0x0000031C
#define HCLK_RGA2E_0_GATE      0x0000031D
#define ACLK_RGA2E_0_GATE      0x0000031E
#define CLK_CORE_RGA2E_0_GATE  0x0000031F

// CRU_GATE_CON50(Offset:0x8C8)
#define ACLK_JPEG_GATE         0x00000320
#define HCLK_JPEG_GATE         0x00000321
#define HCLK_VDPP_GATE         0x00000322
#define ACLK_VDPP_GATE         0x00000323
#define CLK_CORE_VDPP_GATE     0x00000324
#define HCLK_RGA2E_1_GATE      0x00000325
#define ACLK_RGA2E_1_GATE      0x00000326
#define CLK_CORE_RGA2E_1_GATE  0x00000327
#define DCLK_EBC_FRAC_SRC_GATE 0x00000329
#define HCLK_EBC_GATE          0x0000032A
#define ACLK_EBC_GATE          0x0000032B
#define DCLK_EBC_GATE          0x0000032C

// CRU_GATE_CON51(Offset:0x8CC)
#define HCLK_VEPU0_ROOT_GATE 0x00000330
#define ACLK_VEPU0_ROOT_GATE 0x00000331
#define HCLK_VEPU0_BIU_GATE  0x00000332
#define ACLK_VEPU0_BIU_GATE  0x00000333
#define HCLK_VEPU0_GATE      0x00000334
#define ACLK_VEPU0_GATE      0x00000335
#define CLK_VEPU0_CORE_GATE  0x00000336

// CRU_GATE_CON53(Offset:0x8D4)
#define ACLK_VI_ROOT_GATE         0x00000350
#define HCLK_VI_ROOT_GATE         0x00000351
#define PCLK_VI_ROOT_GATE         0x00000352
#define ACLK_VI_BIU_GATE          0x00000353
#define HCLK_VI_BIU_GATE          0x00000354
#define PCLK_VI_BIU_GATE          0x00000355
#define DCLK_VICAP_GATE           0x00000356
#define ACLK_VICAP_GATE           0x00000357
#define HCLK_VICAP_GATE           0x00000358
#define CLK_ISP0_CORE_GATE        0x00000359
#define CLK_ISP0_CORE_MARVIN_GATE 0x0000035A
#define CLK_ISP0_CORE_VICAP_GATE  0x0000035B
#define ACLK_ISP0_GATE            0x0000035C
#define HCLK_ISP0_GATE            0x0000035D
#define ACLK_VPSS_GATE            0x0000035F

// CRU_GATE_CON54(Offset:0x8D8)
#define HCLK_VPSS_GATE          0x00000360
#define CLK_CORE_VPSS_GATE      0x00000361
#define PCLK_CSI_HOST_0_GATE    0x00000364
#define PCLK_CSI_HOST_1_GATE    0x00000365
#define PCLK_CSI_HOST_2_GATE    0x00000366
#define PCLK_CSI_HOST_3_GATE    0x00000367
#define PCLK_CSI_HOST_4_GATE    0x00000368
#define ICLK_CSIHOST01_GATE     0x0000036A
#define ICLK_CSIHOST0_GATE      0x0000036B
#define CLK_ISP_PVTPLL_SRC_GATE 0x0000036C
#define ACLK_VI_ROOT_INTER_GATE 0x0000036D

// CRU_GATE_CON59(Offset:0x8EC)
#define CLK_VICAP_I0CLK_GATE 0x000003B1
#define CLK_VICAP_I1CLK_GATE 0x000003B2
#define CLK_VICAP_I2CLK_GATE 0x000003B3
#define CLK_VICAP_I3CLK_GATE 0x000003B4
#define CLK_VICAP_I4CLK_GATE 0x000003B5

// CRU_GATE_CON61(Offset:0x8F4)
#define ACLK_VOP_ROOT_GATE 0x000003D0
#define HCLK_VOP_ROOT_GATE 0x000003D2
#define PCLK_VOP_ROOT_GATE 0x000003D3
#define ACLK_VOP_BIU_GATE  0x000003D4
#define ACLK_VOP2_BIU_GATE 0x000003D5
#define HCLK_VOP_BIU_GATE  0x000003D6
#define PCLK_VOP_BIU_GATE  0x000003D7
#define HCLK_VOP_GATE      0x000003D8
#define ACLK_VOP_GATE      0x000003D9
#define DCLK_VP0_SRC_GATE  0x000003DA
#define DCLK_VP1_SRC_GATE  0x000003DB
#define DCLK_VP2_SRC_GATE  0x000003DC
#define DCLK_VP0_GATE      0x000003DD

// CRU_GATE_CON62(Offset:0x8F8)
#define DCLK_VP1_GATE      0x000003E0
#define DCLK_VP2_GATE      0x000003E1
#define PCLK_VOP2_BIU_GATE 0x000003E2
#define PCLK_VOPGRF_GATE   0x000003E3

// CRU_GATE_CON63(Offset:0x8FC)
#define ACLK_VO0_ROOT_GATE  0x000003F0
#define HCLK_VO0_ROOT_GATE  0x000003F1
#define PCLK_VO0_ROOT_GATE  0x000003F3
#define HCLK_VO0_BIU_GATE   0x000003F5
#define PCLK_VO0_BIU_GATE   0x000003F7
#define ACLK_HDCP0_BIU_GATE 0x000003F9
#define PCLK_VO0_GRF_GATE   0x000003FA
#define ACLK_HDCP0_GATE     0x000003FC
#define HCLK_HDCP0_GATE     0x000003FD
#define PCLK_HDCP0_GATE     0x000003FE

// CRU_GATE_CON64(Offset:0x900)
#define CLK_TRNG0_SKP_GATE          0x00000404
#define PCLK_DSIHOST0_GATE          0x00000405
#define CLK_DSIHOST0_GATE           0x00000406
#define PCLK_HDMITX0_GATE           0x00000407
#define CLK_HDMITX0_EARC_GATE       0x00000408
#define CLK_HDMITX0_REF_GATE        0x00000409
#define CLK_EXTREF_TIMEOUT_VO0_GATE 0x0000040B
#define PCLK_EDP0_GATE              0x0000040D
#define CLK_EDP0_24M_GATE           0x0000040E
#define CLK_EDP0_200M_GATE          0x0000040F

// CRU_GATE_CON65(Offset:0x904)
#define MCLK_SAI5_8CH_SRC_GATE 0x00000413
#define MCLK_SAI5_8CH_GATE     0x00000414
#define HCLK_SAI5_8CH_GATE     0x00000415
#define MCLK_SAI6_8CH_SRC_GATE 0x00000417
#define MCLK_SAI6_8CH_GATE     0x00000418
#define HCLK_SAI6_8CH_GATE     0x00000419
#define HCLK_SPDIF_TX2_GATE    0x0000041A
#define MCLK_SPDIF_TX2_GATE    0x0000041D
#define HCLK_SPDIFRX2_GATE     0x0000041E
#define MCLK_SPDIFRX2_GATE     0x0000041F

// CRU_GATE_CON66(Offset:0x908)
#define HCLK_SAI8_8CH_GATE     0x00000420
#define MCLK_SAI8_8CH_SRC_GATE 0x00000421
#define MCLK_SAI8_8CH_GATE     0x00000422

// CRU_GATE_CON67(Offset:0x90C)
#define ACLK_VO1_ROOT_GATE     0x00000431
#define HCLK_VO1_ROOT_GATE     0x00000432
#define PCLK_VO1_ROOT_GATE     0x00000433
#define HCLK_VO1_BIU_GATE      0x00000435
#define PCLK_VO1_BIU_GATE      0x00000436
#define MCLK_SAI7_8CH_SRC_GATE 0x00000438
#define MCLK_SAI7_8CH_GATE     0x00000439
#define HCLK_SAI7_8CH_GATE     0x0000043A
#define HCLK_SPDIF_TX3_GATE    0x0000043B
#define HCLK_SPDIF_TX4_GATE    0x0000043C
#define HCLK_SPDIF_TX5_GATE    0x0000043D
#define MCLK_SPDIF_TX3_GATE    0x0000043E
#define CLK_AUX16MHZ_0_GATE    0x0000043F

// CRU_GATE_CON68(Offset:0x910)
#define ACLK_DP0_GATE          0x00000440
#define PCLK_DP0_GATE          0x00000441
#define PCLK_VO1_GRF_GATE      0x00000442
#define ACLK_HDCP1_BIU_GATE    0x00000443
#define ACLK_HDCP1_GATE        0x00000444
#define HCLK_HDCP1_GATE        0x00000445
#define PCLK_HDCP1_GATE        0x00000446
#define CLK_TRNG1_SKP_GATE     0x00000447
#define HCLK_SAI9_8CH_GATE     0x00000449
#define MCLK_SAI9_8CH_SRC_GATE 0x0000044A
#define MCLK_SAI9_8CH_GATE     0x0000044B
#define MCLK_SPDIF_TX4_GATE    0x0000044C
#define MCLK_SPDIF_TX5_GATE    0x0000044D

// CRU_GATE_CON69(Offset:0x914)
#define CLK_GPU_SRC_PRE_GATE    0x00000451
#define CLK_GPU_INNER_GATE      0x00000452
#define CLK_GPU_GATE            0x00000453
#define CLK_GPU_PVTPLL_SRC_GATE 0x00000454
#define ACLK_S_GPU_BIU_GATE     0x00000456
#define ACLK_M0_GPU_BIU_GATE    0x00000457
#define PCLK_GPU_ROOT_GATE      0x00000458
#define PCLK_GPU_BIU_GATE       0x00000459
#define PCLK_GPU_GRF_GATE       0x0000045D
#define CLK_REF_PVTPLL_GPU_GATE 0x0000045E
#define PCLK_PVTPLL_GPU_GATE    0x0000045F

// CRU_GATE_CON72(Offset:0x920)
#define ACLK_CENTER_ROOT_GATE      0x00000480
#define ACLK_CENTER_LOW_ROOT_GATE  0x00000481
#define HCLK_CENTER_ROOT_GATE      0x00000482
#define PCLK_CENTER_ROOT_GATE      0x00000483
#define ACLK_CENTER_BIU_GATE       0x00000484
#define ACLK_DMA2DDR_GATE          0x00000485
#define ACLK_DDR_SHAREMEM_GATE     0x00000486
#define ACLK_DDR_SHAREMEM_BIU_GATE 0x00000487
#define HCLK_CENTER_BIU_GATE       0x00000488
#define PCLK_CENTER_GRF_GATE       0x00000489
#define PCLK_DMA2DDR_GATE          0x0000048A
#define PCLK_SHAREMEM_GATE         0x0000048B
#define PCLK_CENTER_BIU_GATE       0x0000048C

// CRU_GATE_CON78(Offset:0x938)
#define HCLK_VEPU1_ROOT_GATE 0x000004E0

// CRU_GATE_CON79(Offset:0x93C)
#define ACLK_VEPU1_ROOT_GATE 0x000004F0
#define HCLK_VEPU1_BIU_GATE  0x000004F1
#define ACLK_VEPU1_BIU_GATE  0x000004F2
#define HCLK_VEPU1_GATE      0x000004F3
#define ACLK_VEPU1_GATE      0x000004F4
#define CLK_VEPU1_CORE_GATE  0x000004F5

// CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_MATRIX_50M_SRC_DIV               0x05000000
#define CLK_MATRIX_100M_SRC_DIV              0x05060000
#define CLK_MATRIX_50M_SRC_SEL               0x01050000
#define CLK_MATRIX_50M_SRC_SEL_CLK_GPLL_MUX  0U
#define CLK_MATRIX_50M_SRC_SEL_CLK_CPLL_MUX  1U
#define CLK_MATRIX_100M_SRC_SEL              0x010B0000
#define CLK_MATRIX_100M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_100M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON01(Offset:0x304)
#define CLK_MATRIX_150M_SRC_DIV              0x05000001
#define CLK_MATRIX_200M_SRC_DIV              0x05060001
#define CLK_MATRIX_150M_SRC_SEL              0x01050001
#define CLK_MATRIX_150M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_150M_SRC_SEL_CLK_CPLL_MUX 1U
#define CLK_MATRIX_200M_SRC_SEL              0x010B0001
#define CLK_MATRIX_200M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_200M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON02(Offset:0x308)
#define CLK_MATRIX_250M_SRC_DIV              0x05000002
#define CLK_MATRIX_300M_SRC_DIV              0x05060002
#define CLK_MATRIX_250M_SRC_SEL              0x01050002
#define CLK_MATRIX_250M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_250M_SRC_SEL_CLK_CPLL_MUX 1U
#define CLK_MATRIX_300M_SRC_SEL              0x010B0002
#define CLK_MATRIX_300M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_300M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_MATRIX_350M_SRC_DIV              0x05000003
#define CLK_MATRIX_400M_SRC_DIV              0x05070003
#define CLK_MATRIX_350M_SRC_SEL              0x02050003
#define CLK_MATRIX_350M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_350M_SRC_SEL_CLK_CPLL_MUX 1U
#define CLK_MATRIX_350M_SRC_SEL_CLK_SPLL_MUX 2U
#define CLK_MATRIX_350M_SRC_SEL_CLK_BPLL_SRC 3U
#define CLK_MATRIX_400M_SRC_SEL              0x010C0003
#define CLK_MATRIX_400M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_400M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON04(Offset:0x310)
#define CLK_MATRIX_500M_SRC_DIV              0x05060004
#define CLK_MATRIX_500M_SRC_SEL              0x010B0004
#define CLK_MATRIX_500M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_500M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON05(Offset:0x314)
#define CLK_MATRIX_600M_SRC_DIV              0x05000005
#define CLK_MATRIX_600M_SRC_SEL              0x01050005
#define CLK_MATRIX_600M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_600M_SRC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON06(Offset:0x318)
#define CLK_MATRIX_700M_SRC_DIV              0x05000006
#define CLK_MATRIX_700M_SRC_SEL              0x03050006
#define CLK_MATRIX_700M_SRC_SEL_CLK_GPLL_MUX 0U
#define CLK_MATRIX_700M_SRC_SEL_CLK_CPLL_MUX 1U
#define CLK_MATRIX_700M_SRC_SEL_CLK_SPLL_MUX 2U
#define CLK_MATRIX_700M_SRC_SEL_CLK_BPLL_SRC 3U
#define CLK_MATRIX_700M_SRC_SEL_CLK_LPLL_SRC 4U

// CRU_CLKSEL_CON08(Offset:0x320)
#define PCLK_TOP_ROOT_SEL                     0x02070008
#define PCLK_TOP_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_TOP_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_TOP_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON09(Offset:0x324)
#define ACLK_TOP_BIU_DIV               0x05000009
#define CLK_LPLL_SRC_DIV               0x05070009
#define ACLK_TOP_BIU_SEL               0x02050009
#define ACLK_TOP_BIU_SEL_CLK_GPLL_MUX  0U
#define ACLK_TOP_BIU_SEL_CLK_CPLL_MUX  1U
#define ACLK_TOP_BIU_SEL_CLK_AUPLL_MUX 2U
#define CLK_LPLL_SRC_SEL               0x010C0009
#define CLK_LPLL_SRC_SEL_CLK_LPLL      0U
#define CLK_LPLL_SRC_SEL_XIN_OSC0_FUNC 1U

// CRU_CLKSEL_CON10(Offset:0x328)
#define ACLK_TOP_MID_BIU_DIV                   0x0500000A
#define ACLK_SECURE_HIGH_BIU_DIV               0x0506000A
#define ACLK_TOP_MID_BIU_SEL                   0x0105000A
#define ACLK_TOP_MID_BIU_SEL_CLK_GPLL_MUX      0U
#define ACLK_TOP_MID_BIU_SEL_CLK_CPLL_MUX      1U
#define ACLK_SECURE_HIGH_BIU_SEL               0x030B000A
#define ACLK_SECURE_HIGH_BIU_SEL_CLK_GPLL_MUX  0U
#define ACLK_SECURE_HIGH_BIU_SEL_CLK_SPLL_MUX  1U
#define ACLK_SECURE_HIGH_BIU_SEL_CLK_AUPLL_MUX 2U
#define ACLK_SECURE_HIGH_BIU_SEL_CLK_BPLL_SRC  3U
#define ACLK_SECURE_HIGH_BIU_SEL_CLK_LPLL_SRC  4U

// CRU_CLKSEL_CON11(Offset:0x32C)
#define CLK_BPLL_SRC_DIV               0x0500000B
#define CLK_BPLL_SRC_SEL               0x0105000B
#define CLK_BPLL_SRC_SEL_CLK_BPLL      0U
#define CLK_BPLL_SRC_SEL_XIN_OSC0_FUNC 1U

// CRU_CLKSEL_CON12(Offset:0x330)
#define CLK_MATRIX_AUDIO_FRAC_0_DIV 0x2000000C

// CRU_CLKSEL_CON13(Offset:0x334)
#define CLK_MATRIX_AUDIO_FRAC_0_SEL                   0x0200000D
#define CLK_MATRIX_AUDIO_FRAC_0_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_AUDIO_FRAC_0_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_AUDIO_FRAC_0_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_AUDIO_FRAC_0_SEL_XIN_OSC0_FUNC_MUX 3U

// CRU_CLKSEL_CON14(Offset:0x338)
#define CLK_MATRIX_AUDIO_FRAC_1_DIV 0x2000000E

// CRU_CLKSEL_CON15(Offset:0x33C)
#define CLK_MATRIX_AUDIO_FRAC_1_SEL                   0x0200000F
#define CLK_MATRIX_AUDIO_FRAC_1_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_AUDIO_FRAC_1_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_AUDIO_FRAC_1_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_AUDIO_FRAC_1_SEL_XIN_OSC0_FUNC_MUX 3U

// CRU_CLKSEL_CON16(Offset:0x340)
#define CLK_MATRIX_AUDIO_FRAC_2_DIV 0x20000010

// CRU_CLKSEL_CON17(Offset:0x344)
#define CLK_MATRIX_AUDIO_FRAC_2_SEL                   0x02000011
#define CLK_MATRIX_AUDIO_FRAC_2_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_AUDIO_FRAC_2_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_AUDIO_FRAC_2_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_AUDIO_FRAC_2_SEL_XIN_OSC0_FUNC_MUX 3U

// CRU_CLKSEL_CON18(Offset:0x348)
#define CLK_MATRIX_AUDIO_FRAC_3_DIV 0x20000012

// CRU_CLKSEL_CON19(Offset:0x34C)
#define ACLK_VO0VOP_CHANNEL_BIU_DIV                     0x04080013
#define CLK_MATRIX_AUDIO_FRAC_3_SEL                     0x02000013
#define CLK_MATRIX_AUDIO_FRAC_3_SEL_CLK_GPLL_MUX        0U
#define CLK_MATRIX_AUDIO_FRAC_3_SEL_CLK_CPLL_MUX        1U
#define CLK_MATRIX_AUDIO_FRAC_3_SEL_CLK_AUPLL_MUX       2U
#define CLK_MATRIX_AUDIO_FRAC_3_SEL_XIN_OSC0_FUNC_MUX   3U
#define HCLK_TOP_BIU_SEL                                0x02020013
#define HCLK_TOP_BIU_SEL_CLK_MATRIX_200M_SRC            0U
#define HCLK_TOP_BIU_SEL_CLK_MATRIX_100M_SRC            1U
#define HCLK_TOP_BIU_SEL_CLK_MATRIX_50M_SRC             2U
#define HCLK_TOP_BIU_SEL_XIN_OSC0_FUNC                  3U
#define HCLK_VO0VOP_CHANNEL_BIU_SEL                     0x02060013
#define HCLK_VO0VOP_CHANNEL_BIU_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VO0VOP_CHANNEL_BIU_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VO0VOP_CHANNEL_BIU_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VO0VOP_CHANNEL_BIU_SEL_XIN_OSC0_FUNC       3U
#define ACLK_VO0VOP_CHANNEL_BIU_SEL                     0x020C0013
#define ACLK_VO0VOP_CHANNEL_BIU_SEL_CLK_GPLL_MUX        0U
#define ACLK_VO0VOP_CHANNEL_BIU_SEL_CLK_CPLL_MUX        1U
#define ACLK_VO0VOP_CHANNEL_BIU_SEL_CLK_LPLL_SRC        2U
#define ACLK_VO0VOP_CHANNEL_BIU_SEL_CLK_BPLL_SRC        3U

// CRU_CLKSEL_CON21(Offset:0x354)
#define CLK_MATRIX_UART_FRAC_0_DIV 0x20000015

// CRU_CLKSEL_CON22(Offset:0x358)
#define CLK_MATRIX_UART_FRAC_0_SEL                   0x02000016
#define CLK_MATRIX_UART_FRAC_0_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_UART_FRAC_0_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_UART_FRAC_0_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_UART_FRAC_0_SEL_XIN_OSC0_FUNC_MUX 3U

// CRU_CLKSEL_CON23(Offset:0x35C)
#define CLK_MATRIX_UART_FRAC_1_DIV 0x20000017

// CRU_CLKSEL_CON24(Offset:0x360)
#define CLK_MATRIX_UART_FRAC_1_SEL                   0x02000018
#define CLK_MATRIX_UART_FRAC_1_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_UART_FRAC_1_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_UART_FRAC_1_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_UART_FRAC_1_SEL_XIN_OSC0_FUNC_MUX 3U

// CRU_CLKSEL_CON25(Offset:0x364)
#define CLK_MATRIX_UART_FRAC_2_DIV 0x20000019

// CRU_CLKSEL_CON26(Offset:0x368)
#define CLK_TESTOUT_TOP_DIV                          0x0602001A
#define CLK_MATRIX_UART_FRAC_2_SEL                   0x0200001A
#define CLK_MATRIX_UART_FRAC_2_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_UART_FRAC_2_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_UART_FRAC_2_SEL_CLK_AUPLL_MUX     2U
#define CLK_MATRIX_UART_FRAC_2_SEL_XIN_OSC0_FUNC_MUX 3U
#define CLK_TESTOUT_TOP_SEL                          0x0308001A
#define CLK_TESTOUT_TOP_SEL_CLK_GPLL_MUX             0U
#define CLK_TESTOUT_TOP_SEL_CLK_CPLL_MUX             1U
#define CLK_TESTOUT_TOP_SEL_CLK_AUPLL_MUX            2U
#define CLK_TESTOUT_TOP_SEL_CLK_SPLL_MUX             3U
#define CLK_TESTOUT_TOP_SEL_CLK_DEEPSLOW             4U
#define CLK_TESTOUT_SEL                              0x030B001A
#define CLK_TESTOUT_SEL_CLK_TESTOUT_GRP0             0U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_PVTPLL_BIGCORE   1U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_PVTPLL_LITCORE   2U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_HDMIPHY_DBG      3U

// CRU_CLKSEL_CON27(Offset:0x36C)
#define CLK_UART1_SRC_TOP_DIV                           0x0805001B
#define CLK_TESTOUT_GRP0_SEL                            0x0300001B
#define CLK_TESTOUT_GRP0_SEL_CLK_PVTMPMU_CLKOUT_MEASURE 0U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_TOP            1U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_PVTPLL_GPU     2U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_PVTPLL_NPU     3U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_PVTPLL_CCI     4U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_PVTPLL_DDR     5U
#define CLK_UART1_SRC_TOP_SEL                           0x030D001B
#define CLK_UART1_SRC_TOP_SEL_CLK_GPLL_MUX              0U
#define CLK_UART1_SRC_TOP_SEL_CLK_CPLL_MUX              1U
#define CLK_UART1_SRC_TOP_SEL_CLK_AUPLL_MUX             2U
#define CLK_UART1_SRC_TOP_SEL_XIN_OSC0_FUNC_MUX         3U
#define CLK_UART1_SRC_TOP_SEL_CLK_MATRIX_UART_FRAC_0    4U
#define CLK_UART1_SRC_TOP_SEL_CLK_MATRIX_UART_FRAC_1    5U
#define CLK_UART1_SRC_TOP_SEL_CLK_MATRIX_UART_FRAC_2    6U

// CRU_CLKSEL_CON28(Offset:0x370)
#define CLK_MATRIX_AUDIO_INT_0_DIV 0x0500001C
#define CLK_MATRIX_AUDIO_INT_1_DIV 0x0505001C
#define CLK_MATRIX_AUDIO_INT_2_DIV 0x050A001C

// CRU_CLKSEL_CON29(Offset:0x374)
#define CLK_PDM0_SRC_TOP_DIV                         0x0900001D
#define CLK_PDM0_SRC_TOP_SEL                         0x0309001D
#define CLK_PDM0_SRC_TOP_SEL_XIN_OSC0_FUNC_MUX       0U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define CLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON30(Offset:0x378)
#define CLK_MATRIX_GMAC0_125M_SRC_DIV 0x050A001E

// CRU_CLKSEL_CON31(Offset:0x37C)
#define CLK_MATRIX_GMAC1_125M_SRC_DIV               0x0500001F
#define LCLK_ASRC_SRC_0_DIV                         0x0505001F
#define LCLK_ASRC_SRC_0_SEL                         0x020A001F
#define LCLK_ASRC_SRC_0_SEL_CLK_MATRIX_AUDIO_FRAC_0 0U
#define LCLK_ASRC_SRC_0_SEL_CLK_MATRIX_AUDIO_FRAC_1 1U
#define LCLK_ASRC_SRC_0_SEL_CLK_MATRIX_AUDIO_FRAC_2 2U
#define LCLK_ASRC_SRC_0_SEL_CLK_MATRIX_AUDIO_FRAC_3 3U

// CRU_CLKSEL_CON32(Offset:0x380)
#define LCLK_ASRC_SRC_1_DIV                         0x05000020
#define LCLK_ASRC_SRC_1_SEL                         0x02050020
#define LCLK_ASRC_SRC_1_SEL_CLK_MATRIX_AUDIO_FRAC_0 0U
#define LCLK_ASRC_SRC_1_SEL_CLK_MATRIX_AUDIO_FRAC_1 1U
#define LCLK_ASRC_SRC_1_SEL_CLK_MATRIX_AUDIO_FRAC_2 2U
#define LCLK_ASRC_SRC_1_SEL_CLK_MATRIX_AUDIO_FRAC_3 3U

// CRU_CLKSEL_CON33(Offset:0x384)
#define REF_CLK0_OUT_PLL_DIV                   0x08000021
#define REF_CLK0_OUT_PLL_SEL                   0x03080021
#define REF_CLK0_OUT_PLL_SEL_CLK_GPLL_MUX      0U
#define REF_CLK0_OUT_PLL_SEL_CLK_CPLL_MUX      1U
#define REF_CLK0_OUT_PLL_SEL_CLK_SPLL_MUX      2U
#define REF_CLK0_OUT_PLL_SEL_CLK_AUPLL_MUX     3U
#define REF_CLK0_OUT_PLL_SEL_CLK_LPLL_SRC      4U
#define REF_CLK0_OUT_PLL_SEL_XIN_OSC0_FUNC_MUX 5U

// CRU_CLKSEL_CON34(Offset:0x388)
#define REF_CLK1_OUT_PLL_DIV                   0x08000022
#define REF_CLK1_OUT_PLL_SEL                   0x03080022
#define REF_CLK1_OUT_PLL_SEL_CLK_GPLL_MUX      0U
#define REF_CLK1_OUT_PLL_SEL_CLK_CPLL_MUX      1U
#define REF_CLK1_OUT_PLL_SEL_CLK_SPLL_MUX      2U
#define REF_CLK1_OUT_PLL_SEL_CLK_AUPLL_MUX     3U
#define REF_CLK1_OUT_PLL_SEL_CLK_LPLL_SRC      4U
#define REF_CLK1_OUT_PLL_SEL_XIN_OSC0_FUNC_MUX 5U

// CRU_CLKSEL_CON35(Offset:0x38C)
#define REF_CLK2_OUT_PLL_DIV                   0x08000023
#define REF_CLK2_OUT_PLL_SEL                   0x03080023
#define REF_CLK2_OUT_PLL_SEL_CLK_GPLL_MUX      0U
#define REF_CLK2_OUT_PLL_SEL_CLK_CPLL_MUX      1U
#define REF_CLK2_OUT_PLL_SEL_CLK_SPLL_MUX      2U
#define REF_CLK2_OUT_PLL_SEL_CLK_AUPLL_MUX     3U
#define REF_CLK2_OUT_PLL_SEL_CLK_LPLL_SRC      4U
#define REF_CLK2_OUT_PLL_SEL_XIN_OSC0_FUNC_MUX 5U

// CRU_CLKSEL_CON36(Offset:0x390)
#define REFCLKO25M_GMAC0_OUT_DIV              0x07000024
#define REFCLKO25M_GMAC1_OUT_DIV              0x07080024
#define REFCLKO25M_GMAC0_OUT_SEL              0x01070024
#define REFCLKO25M_GMAC0_OUT_SEL_CLK_GPLL_MUX 0U
#define REFCLKO25M_GMAC0_OUT_SEL_CLK_CPLL_MUX 1U
#define REFCLKO25M_GMAC1_OUT_SEL              0x010F0024
#define REFCLKO25M_GMAC1_OUT_SEL_CLK_GPLL_MUX 0U
#define REFCLKO25M_GMAC1_OUT_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON37(Offset:0x394)
#define CLK_CIFOUT_OUT_DIV                   0x08000025
#define CLK_BISRINTF_PLLSRC_DIV              0x050A0025
#define CLK_CIFOUT_OUT_SEL                   0x02080025
#define CLK_CIFOUT_OUT_SEL_CLK_GPLL_MUX      0U
#define CLK_CIFOUT_OUT_SEL_CLK_CPLL_MUX      1U
#define CLK_CIFOUT_OUT_SEL_XIN_OSC0_FUNC_MUX 2U
#define CLK_CIFOUT_OUT_SEL_CLK_SPLL_MUX      3U

// CRU_CLKSEL_CON38(Offset:0x398)
#define CLK_MIPI_CAMERAOUT_M0_DIV                   0x08000026
#define CLK_MIPI_CAMERAOUT_M0_SEL                   0x02080026
#define CLK_MIPI_CAMERAOUT_M0_SEL_XIN_OSC0_FUNC_MUX 0U
#define CLK_MIPI_CAMERAOUT_M0_SEL_CLK_SPLL_MUX      1U
#define CLK_MIPI_CAMERAOUT_M0_SEL_CLK_GPLL_MUX      2U
#define CLK_MIPI_CAMERAOUT_M0_SEL_CLK_CPLL_MUX      3U

// CRU_CLKSEL_CON39(Offset:0x39C)
#define CLK_MIPI_CAMERAOUT_M1_DIV                   0x08000027
#define CLK_MIPI_CAMERAOUT_M1_SEL                   0x02080027
#define CLK_MIPI_CAMERAOUT_M1_SEL_XIN_OSC0_FUNC_MUX 0U
#define CLK_MIPI_CAMERAOUT_M1_SEL_CLK_SPLL_MUX      1U
#define CLK_MIPI_CAMERAOUT_M1_SEL_CLK_GPLL_MUX      2U
#define CLK_MIPI_CAMERAOUT_M1_SEL_CLK_CPLL_MUX      3U

// CRU_CLKSEL_CON40(Offset:0x3A0)
#define CLK_MIPI_CAMERAOUT_M2_DIV                   0x08000028
#define CLK_MIPI_CAMERAOUT_M2_SEL                   0x02080028
#define CLK_MIPI_CAMERAOUT_M2_SEL_XIN_OSC0_FUNC_MUX 0U
#define CLK_MIPI_CAMERAOUT_M2_SEL_CLK_SPLL_MUX      1U
#define CLK_MIPI_CAMERAOUT_M2_SEL_CLK_GPLL_MUX      2U
#define CLK_MIPI_CAMERAOUT_M2_SEL_CLK_CPLL_MUX      3U
#define XIN_OSC0_FUNC_MUX_SEL                       0x010A0028
#define XIN_OSC0_FUNC_MUX_SEL_XIN_OSC0_FUNC         0U
#define XIN_OSC0_FUNC_MUX_SEL_XIN_OSC0_PLL_USBPHY   1U

// CRU_CLKSEL_CON41(Offset:0x3A4)
#define MCLK_PDM0_SRC_TOP_DIV                         0x05020029
#define MCLK_PDM0_SRC_TOP_SEL                         0x03070029
#define MCLK_PDM0_SRC_TOP_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_PDM0_SRC_TOP_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON42(Offset:0x3A8)
#define CLK_ASRC_2CH_0_DIV                      0x0502002A
#define CLK_ASRC_2CH_1_DIV                      0x0509002A
#define HCLK_AUDIO_ROOT_SEL                     0x0200002A
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_AUDIO_ROOT_SEL_XIN_OSC0_FUNC       3U
#define CLK_ASRC_2CH_0_SEL                      0x0207002A
#define CLK_ASRC_2CH_0_SEL_CLK_GPLL_MUX         0U
#define CLK_ASRC_2CH_0_SEL_CLK_CPLL_MUX         1U
#define CLK_ASRC_2CH_0_SEL_CLK_AUPLL_MUX        2U
#define CLK_ASRC_2CH_1_SEL                      0x020E002A
#define CLK_ASRC_2CH_1_SEL_CLK_GPLL_MUX         0U
#define CLK_ASRC_2CH_1_SEL_CLK_CPLL_MUX         1U
#define CLK_ASRC_2CH_1_SEL_CLK_AUPLL_MUX        2U

// CRU_CLKSEL_CON43(Offset:0x3AC)
#define CLK_ASRC_4CH_0_DIV               0x0500002B
#define CLK_ASRC_4CH_1_DIV               0x0507002B
#define CLK_ASRC_4CH_0_SEL               0x0205002B
#define CLK_ASRC_4CH_0_SEL_CLK_GPLL_MUX  0U
#define CLK_ASRC_4CH_0_SEL_CLK_CPLL_MUX  1U
#define CLK_ASRC_4CH_0_SEL_CLK_AUPLL_MUX 2U
#define CLK_ASRC_4CH_1_SEL               0x020C002B
#define CLK_ASRC_4CH_1_SEL_CLK_GPLL_MUX  0U
#define CLK_ASRC_4CH_1_SEL_CLK_CPLL_MUX  1U
#define CLK_ASRC_4CH_1_SEL_CLK_AUPLL_MUX 2U

// CRU_CLKSEL_CON44(Offset:0x3B0)
#define MCLK_SAI0_8CH_SRC_DIV                         0x0800002C
#define MCLK_SAI0_8CH_SRC_SEL                         0x0308002C
#define MCLK_SAI0_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI0_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI0_8CH_SEL                             0x020B002C
#define MCLK_SAI0_8CH_SEL_MCLK_SAI0_8CH_SRC           0U
#define MCLK_SAI0_8CH_SEL_SAI0_MCLKIN                 1U
#define MCLK_SAI0_8CH_SEL_SAI1_MCLKIN                 2U

// CRU_CLKSEL_CON45(Offset:0x3B4)
#define MCLK_SPDIFRX0_DIV               0x0500002D
#define MCLK_SPDIFRX1_DIV               0x0507002D
#define MCLK_SPDIFRX0_SEL               0x0205002D
#define MCLK_SPDIFRX0_SEL_CLK_GPLL_MUX  0U
#define MCLK_SPDIFRX0_SEL_CLK_CPLL_MUX  1U
#define MCLK_SPDIFRX0_SEL_CLK_AUPLL_MUX 2U
#define MCLK_SPDIFRX1_SEL               0x020C002D
#define MCLK_SPDIFRX1_SEL_CLK_GPLL_MUX  0U
#define MCLK_SPDIFRX1_SEL_CLK_CPLL_MUX  1U
#define MCLK_SPDIFRX1_SEL_CLK_AUPLL_MUX 2U

// CRU_CLKSEL_CON46(Offset:0x3B8)
#define MCLK_SAI1_8CH_SRC_DIV                         0x0800002E
#define MCLK_SAI1_8CH_SRC_SEL                         0x0308002E
#define MCLK_SAI1_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI1_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI1_8CH_SEL                             0x010B002E
#define MCLK_SAI1_8CH_SEL_MCLK_SAI1_8CH_SRC           0U
#define MCLK_SAI1_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON47(Offset:0x3BC)
#define MCLK_SAI2_2CH_SRC_DIV                         0x0800002F
#define MCLK_SAI2_2CH_SRC_SEL                         0x0308002F
#define MCLK_SAI2_2CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI2_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI2_2CH_SEL                             0x020B002F
#define MCLK_SAI2_2CH_SEL_MCLK_SAI2_2CH_SRC           0U
#define MCLK_SAI2_2CH_SEL_SAI2_MCLKIN                 1U
#define MCLK_SAI2_2CH_SEL_SAI1_MCLKIN                 2U

// CRU_CLKSEL_CON48(Offset:0x3C0)
#define MCLK_SAI3_2CH_SRC_DIV                         0x08000030
#define MCLK_SAI3_2CH_SRC_SEL                         0x03080030
#define MCLK_SAI3_2CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI3_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI3_2CH_SEL                             0x020B0030
#define MCLK_SAI3_2CH_SEL_MCLK_SAI3_2CH_SRC           0U
#define MCLK_SAI3_2CH_SEL_SAI3_MCLKIN                 1U
#define MCLK_SAI3_2CH_SEL_SAI1_MCLKIN                 2U

// CRU_CLKSEL_CON49(Offset:0x3C4)
#define MCLK_SAI4_2CH_SRC_DIV                         0x08000031
#define MCLK_SAI4_2CH_SRC_SEL                         0x03080031
#define MCLK_SAI4_2CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI4_2CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI4_2CH_SEL                             0x020B0031
#define MCLK_SAI4_2CH_SEL_MCLK_SAI4_2CH_SRC           0U
#define MCLK_SAI4_2CH_SEL_SAI4_MCLKIN                 1U
#define MCLK_SAI4_2CH_SEL_SAI1_MCLKIN                 2U

// CRU_CLKSEL_CON50(Offset:0x3C8)
#define CLK_PDM1_DIV                         0x09000032
#define CLK_PDM1_SEL                         0x03090032
#define CLK_PDM1_SEL_XIN_OSC0_FUNC_MUX       0U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define CLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON51(Offset:0x3CC)
#define MCLK_PDM1_DIV                         0x05000033
#define MCLK_PDM1_SEL                         0x03050033
#define MCLK_PDM1_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_PDM1_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON52(Offset:0x3D0)
#define MCLK_SPDIF_TX0_DIV                         0x08000034
#define MCLK_SPDIF_TX0_SEL                         0x03080034
#define MCLK_SPDIF_TX0_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX0_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON53(Offset:0x3D4)
#define MCLK_SPDIF_TX1_DIV                         0x08000035
#define MCLK_SPDIF_TX1_SEL                         0x03080035
#define MCLK_SPDIF_TX1_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX1_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON55(Offset:0x3DC)
#define ACLK_BUS_ROOT_DIV                     0x05040037
#define HCLK_BUS_ROOT_SEL                     0x02000037
#define HCLK_BUS_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_BUS_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_BUS_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_BUS_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_BUS_ROOT_SEL                     0x02020037
#define PCLK_BUS_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_BUS_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_BUS_ROOT_SEL_XIN_OSC0_FUNC       2U
#define ACLK_BUS_ROOT_SEL                     0x01090037
#define ACLK_BUS_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_BUS_ROOT_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON56(Offset:0x3E0)
#define CLK_CAN0_DIV               0x05000038
#define CLK_CAN1_DIV               0x05070038
#define CLK_CAN0_SEL               0x02050038
#define CLK_CAN0_SEL_CLK_GPLL_MUX  0U
#define CLK_CAN0_SEL_CLK_CPLL_MUX  1U
#define CLK_CAN0_SEL_XIN_OSC0_FUNC 2U
#define CLK_CAN1_SEL               0x020C0038
#define CLK_CAN1_SEL_CLK_GPLL_MUX  0U
#define CLK_CAN1_SEL_CLK_CPLL_MUX  1U
#define CLK_CAN1_SEL_XIN_OSC0_FUNC 2U

// CRU_CLKSEL_CON57(Offset:0x3E4)
#define CLK_I2C1_SEL                     0x02000039
#define CLK_I2C1_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C1_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C1_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C1_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C2_SEL                     0x02020039
#define CLK_I2C2_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C2_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C2_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C2_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C3_SEL                     0x02040039
#define CLK_I2C3_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C3_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C3_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C3_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C4_SEL                     0x02060039
#define CLK_I2C4_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C4_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C4_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C4_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C5_SEL                     0x02080039
#define CLK_I2C5_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C5_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C5_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C5_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C6_SEL                     0x020A0039
#define CLK_I2C6_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C6_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C6_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C6_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C7_SEL                     0x020C0039
#define CLK_I2C7_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C7_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C7_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C7_SEL_XIN_OSC0_FUNC       3U
#define CLK_I2C8_SEL                     0x020E0039
#define CLK_I2C8_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C8_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C8_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C8_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON58(Offset:0x3E8)
#define CLK_SARADC_DIV                   0x0804003A
#define CLK_I2C9_SEL                     0x0200003A
#define CLK_I2C9_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_I2C9_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_I2C9_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_I2C9_SEL_XIN_OSC0_FUNC       3U
#define CLK_SARADC_SEL                   0x010C003A
#define CLK_SARADC_SEL_CLK_GPLL_MUX      0U
#define CLK_SARADC_SEL_XIN_OSC0_FUNC     1U

// CRU_CLKSEL_CON59(Offset:0x3EC)
#define CLK_TSADC_DIV 0x0800003B

// CRU_CLKSEL_CON60(Offset:0x3F0)
#define SCLK_UART0_DIV                        0x0800003C
#define SCLK_UART0_SEL                        0x0308003C
#define SCLK_UART0_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART0_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART0_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART0_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART0_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART0_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART0_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON61(Offset:0x3F4)
#define SCLK_UART2_DIV                        0x0800003D
#define SCLK_UART2_SEL                        0x0308003D
#define SCLK_UART2_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART2_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART2_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART2_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART2_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART2_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART2_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON62(Offset:0x3F8)
#define SCLK_UART3_DIV                        0x0800003E
#define SCLK_UART3_SEL                        0x0308003E
#define SCLK_UART3_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART3_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART3_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART3_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART3_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART3_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART3_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON63(Offset:0x3FC)
#define SCLK_UART4_DIV                        0x0800003F
#define SCLK_UART4_SEL                        0x0308003F
#define SCLK_UART4_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART4_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART4_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART4_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART4_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART4_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART4_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON64(Offset:0x400)
#define SCLK_UART5_DIV                        0x08000040
#define SCLK_UART5_SEL                        0x03080040
#define SCLK_UART5_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART5_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART5_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART5_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART5_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART5_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART5_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON65(Offset:0x404)
#define SCLK_UART6_DIV                        0x08000041
#define SCLK_UART6_SEL                        0x03080041
#define SCLK_UART6_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART6_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART6_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART6_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART6_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART6_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART6_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON66(Offset:0x408)
#define SCLK_UART7_DIV                        0x08000042
#define SCLK_UART7_SEL                        0x03080042
#define SCLK_UART7_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART7_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART7_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART7_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART7_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART7_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART7_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON67(Offset:0x40C)
#define SCLK_UART8_DIV                        0x08000043
#define SCLK_UART8_SEL                        0x03080043
#define SCLK_UART8_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART8_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART8_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART8_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART8_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART8_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART8_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON68(Offset:0x410)
#define SCLK_UART9_DIV                        0x08000044
#define SCLK_UART9_SEL                        0x03080044
#define SCLK_UART9_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART9_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART9_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART9_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART9_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART9_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART9_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON69(Offset:0x414)
#define SCLK_UART10_DIV                        0x08000045
#define SCLK_UART10_SEL                        0x03080045
#define SCLK_UART10_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART10_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART10_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART10_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART10_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART10_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART10_SEL_CLK_MATRIX_UART_FRAC_2 6U

// CRU_CLKSEL_CON70(Offset:0x418)
#define SCLK_UART11_DIV                        0x08000046
#define SCLK_UART11_SEL                        0x03080046
#define SCLK_UART11_SEL_CLK_GPLL_MUX           0U
#define SCLK_UART11_SEL_CLK_CPLL_MUX           1U
#define SCLK_UART11_SEL_CLK_AUPLL_MUX          2U
#define SCLK_UART11_SEL_XIN_OSC0_FUNC_MUX      3U
#define SCLK_UART11_SEL_CLK_MATRIX_UART_FRAC_0 4U
#define SCLK_UART11_SEL_CLK_MATRIX_UART_FRAC_1 5U
#define SCLK_UART11_SEL_CLK_MATRIX_UART_FRAC_2 6U
#define CLK_SPI0_SEL                           0x020D0046
#define CLK_SPI0_SEL_CLK_MATRIX_200M_SRC       0U
#define CLK_SPI0_SEL_CLK_MATRIX_150M_SRC       1U
#define CLK_SPI0_SEL_CLK_MATRIX_100M_SRC       2U
#define CLK_SPI0_SEL_XIN_OSC0_FUNC             3U

// CRU_CLKSEL_CON71(Offset:0x41C)
#define CLK_SPI1_SEL                            0x02000047
#define CLK_SPI1_SEL_CLK_MATRIX_200M_SRC        0U
#define CLK_SPI1_SEL_CLK_MATRIX_150M_SRC        1U
#define CLK_SPI1_SEL_CLK_MATRIX_100M_SRC        2U
#define CLK_SPI1_SEL_XIN_OSC0_FUNC              3U
#define CLK_SPI2_SEL                            0x02020047
#define CLK_SPI2_SEL_CLK_MATRIX_200M_SRC        0U
#define CLK_SPI2_SEL_CLK_MATRIX_150M_SRC        1U
#define CLK_SPI2_SEL_CLK_MATRIX_100M_SRC        2U
#define CLK_SPI2_SEL_XIN_OSC0_FUNC              3U
#define CLK_SPI3_SEL                            0x02040047
#define CLK_SPI3_SEL_CLK_MATRIX_200M_SRC        0U
#define CLK_SPI3_SEL_CLK_MATRIX_150M_SRC        1U
#define CLK_SPI3_SEL_CLK_MATRIX_100M_SRC        2U
#define CLK_SPI3_SEL_XIN_OSC0_FUNC              3U
#define CLK_SPI4_SEL                            0x02060047
#define CLK_SPI4_SEL_CLK_MATRIX_200M_SRC        0U
#define CLK_SPI4_SEL_CLK_MATRIX_150M_SRC        1U
#define CLK_SPI4_SEL_CLK_MATRIX_100M_SRC        2U
#define CLK_SPI4_SEL_XIN_OSC0_FUNC              3U
#define CLK_PWM1_SEL                            0x02080047
#define CLK_PWM1_SEL_CLK_MATRIX_100M_SRC        0U
#define CLK_PWM1_SEL_CLK_MATRIX_50M_SRC         1U
#define CLK_PWM1_SEL_XIN_OSC0_FUNC              2U
#define CLK_TIMER0_ROOT_SEL                     0x010E0047
#define CLK_TIMER0_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define CLK_TIMER0_ROOT_SEL_XIN_OSC0_FUNC       1U

// CRU_CLKSEL_CON72(Offset:0x420)
#define DCLK_DECOM_DIV                          0x05000048
#define CLK_TIMER7_DIV                          0x05070048
#define DCLK_DECOM_SEL                          0x01050048
#define DCLK_DECOM_SEL_CLK_GPLL_MUX             0U
#define DCLK_DECOM_SEL_CLK_SPLL_MUX             1U
#define CLK_TIMER1_ROOT_SEL                     0x01060048
#define CLK_TIMER1_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define CLK_TIMER1_ROOT_SEL_XIN_OSC0_FUNC       1U
#define CLK_TIMER7_SEL                          0x020C0048
#define CLK_TIMER7_SEL_CLK_MATRIX_100M_SRC      0U
#define CLK_TIMER7_SEL_XIN_OSC0_FUNC            1U
#define CLK_TIMER7_SEL_LCLK_ASRC_SRC_0          2U

// CRU_CLKSEL_CON73(Offset:0x424)
#define CLK_TIMER8_DIV                            0x05000049
#define CLK_TIMER8_SEL                            0x02050049
#define CLK_TIMER8_SEL_CLK_MATRIX_100M_SRC        0U
#define CLK_TIMER8_SEL_XIN_OSC0_FUNC              1U
#define CLK_TIMER8_SEL_LCLK_ASRC_SRC_1            2U
#define HCLK_BUS_CM0_ROOT_SEL                     0x020D0049
#define HCLK_BUS_CM0_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define HCLK_BUS_CM0_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define HCLK_BUS_CM0_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define HCLK_BUS_CM0_ROOT_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON74(Offset:0x428)
#define CLK_BUS_CM0_RTC_DIV                     0x0500004A
#define CLK_BUS_CM0_RTC_SEL                     0x0105004A
#define CLK_BUS_CM0_RTC_SEL_XIN_OSC0_FUNC       0U
#define CLK_BUS_CM0_RTC_SEL_CLK_DEEPSLOW        1U
#define CLK_PWM2_SEL                            0x0206004A
#define CLK_PWM2_SEL_CLK_MATRIX_100M_SRC        0U
#define CLK_PWM2_SEL_CLK_MATRIX_50M_SRC         1U
#define CLK_PWM2_SEL_XIN_OSC0_FUNC              2U
#define CLK_FREQ_PWM1_SEL                       0x0308004A
#define CLK_FREQ_PWM1_SEL_SAI0_MCLKIN           0U
#define CLK_FREQ_PWM1_SEL_SAI1_MCLKIN           1U
#define CLK_FREQ_PWM1_SEL_SAI2_MCLKIN           2U
#define CLK_FREQ_PWM1_SEL_SAI3_MCLKIN           3U
#define CLK_FREQ_PWM1_SEL_SAI4_MCLKIN           4U
#define CLK_FREQ_PWM1_SEL_SAI_SCLKIN_FREQ       5U
#define CLK_COUNTER_PWM1_SEL                    0x030B004A
#define CLK_COUNTER_PWM1_SEL_SAI0_MCLKIN        0U
#define CLK_COUNTER_PWM1_SEL_SAI1_MCLKIN        1U
#define CLK_COUNTER_PWM1_SEL_SAI2_MCLKIN        2U
#define CLK_COUNTER_PWM1_SEL_SAI3_MCLKIN        3U
#define CLK_COUNTER_PWM1_SEL_SAI4_MCLKIN        4U
#define CLK_COUNTER_PWM1_SEL_SAI_SCLKIN_COUNTER 5U

// CRU_CLKSEL_CON75(Offset:0x42C)
#define SAI_SCLKIN_FREQ_SEL                 0x0300004B
#define SAI_SCLKIN_FREQ_SEL_SAI0_SCLK_IN    0U
#define SAI_SCLKIN_FREQ_SEL_SAI1_SCLK_IN    1U
#define SAI_SCLKIN_FREQ_SEL_SAI2_SCLK_IN    2U
#define SAI_SCLKIN_FREQ_SEL_SAI3_SCLK_IN    3U
#define SAI_SCLKIN_FREQ_SEL_SAI4_SCLK_IN    4U
#define SAI_SCLKIN_COUNTER_SEL              0x0303004B
#define SAI_SCLKIN_COUNTER_SEL_SAI0_SCLK_IN 0U
#define SAI_SCLKIN_COUNTER_SEL_SAI1_SCLK_IN 1U
#define SAI_SCLKIN_COUNTER_SEL_SAI2_SCLK_IN 2U
#define SAI_SCLKIN_COUNTER_SEL_SAI3_SCLK_IN 3U
#define SAI_SCLKIN_COUNTER_SEL_SAI4_SCLK_IN 4U

// CRU_CLKSEL_CON76(Offset:0x430)
#define PCLK_DDR_ROOT_DIV               0x0500004C
#define ACLK_DDR_ROOT_DIV               0x0507004C
#define PCLK_DDR_ROOT_SEL               0x0205004C
#define PCLK_DDR_ROOT_SEL_CLK_GPLL_MUX  0U
#define PCLK_DDR_ROOT_SEL_CLK_CPLL_MUX  1U
#define PCLK_DDR_ROOT_SEL_XIN_OSC0_FUNC 2U
#define ACLK_DDR_ROOT_SEL               0x010C004C
#define ACLK_DDR_ROOT_SEL_CLK_GPLL_MUX  0U
#define ACLK_DDR_ROOT_SEL_CLK_CPLL_MUX  1U

// CRU_CLKSEL_CON77(Offset:0x434)
#define HCLK_DDR_ROOT_DIV                          0x0500004D
#define CLK_DDR_CM0_RTC_DIV                        0x0507004D
#define HCLK_DDR_ROOT_SEL                          0x0105004D
#define HCLK_DDR_ROOT_SEL_CLK_GPLL_MUX             0U
#define HCLK_DDR_ROOT_SEL_CLK_CPLL_MUX             1U
#define CLK_DDR_TIMER_ROOT_SEL                     0x0106004D
#define CLK_DDR_TIMER_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define CLK_DDR_TIMER_ROOT_SEL_XIN_OSC0_FUNC       1U
#define CLK_DDR_CM0_RTC_SEL                        0x010C004D
#define CLK_DDR_CM0_RTC_SEL_XIN_OSC0_FUNC          0U
#define CLK_DDR_CM0_RTC_SEL_CLK_DEEPSLOW           1U

// CRU_CLKSEL_CON78(Offset:0x438)
#define CLK_I3C0_DIV               0x0500004E
#define CLK_I3C1_DIV               0x0507004E
#define CLK_I3C0_SEL               0x0205004E
#define CLK_I3C0_SEL_CLK_GPLL_MUX  0U
#define CLK_I3C0_SEL_CLK_CPLL_MUX  1U
#define CLK_I3C0_SEL_CLK_AUPLL_MUX 2U
#define CLK_I3C0_SEL_CLK_SPLL_MUX  3U
#define CLK_I3C1_SEL               0x020C004E
#define CLK_I3C1_SEL_CLK_GPLL_MUX  0U
#define CLK_I3C1_SEL_CLK_CPLL_MUX  1U
#define CLK_I3C1_SEL_CLK_AUPLL_MUX 2U
#define CLK_I3C1_SEL_CLK_SPLL_MUX  3U

// CRU_CLKSEL_CON80(Offset:0x440)
#define MBIST_CLK_ACLK_RKNN0_SEL                    0x01000050
#define MBIST_CLK_ACLK_RKNN0_SEL_MBIST_CLK_NPU      0U
#define MBIST_CLK_ACLK_RKNN0_SEL_CLK_NPU_PVTPLL_SRC 1U

// CRU_CLKSEL_CON82(Offset:0x448)
#define MBIST_CLK_ACLK_RKNN1_SEL                    0x01000052
#define MBIST_CLK_ACLK_RKNN1_SEL_MBIST_CLK_NPU      0U
#define MBIST_CLK_ACLK_RKNN1_SEL_CLK_NPU_PVTPLL_SRC 1U

// CRU_CLKSEL_CON86(Offset:0x458)
#define CLK_RKNN_DSU0_SRC_T_DIV                0x05020056
#define CLK_RKNN_DSU0_DIV                      0x050A0056
#define HCLK_RKNN_ROOT_SEL                     0x02000056
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_RKNN_ROOT_SEL_XIN_OSC0_FUNC       3U
#define CLK_RKNN_DSU0_SRC_T_SEL                0x02070056
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_GPLL_MUX   0U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_CPLL_MUX   1U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_AUPLL_MUX  2U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_SPLL_MUX   3U
#define CLK_NPU_PVTPLL_SRC_SEL                 0x01090056
#define CLK_NPU_PVTPLL_SRC_SEL_CLK_DEEPSLOW    0U
#define CLK_NPU_PVTPLL_SRC_SEL_CLK_NPU_PVTPLL  1U
#define CLK_RKNN_DSU0_SEL                      0x010F0056
#define CLK_RKNN_DSU0_SEL_CLK_RKNN_DSU0_SRC_T  0U
#define CLK_RKNN_DSU0_SEL_CLK_NPU_PVTPLL_SRC   1U

// CRU_CLKSEL_CON87(Offset:0x45C)
#define CLK_NPU_CM0_RTC_DIV                           0x05050057
#define PCLK_NPUTOP_ROOT_SEL                          0x02000057
#define PCLK_NPUTOP_ROOT_SEL_CLK_MATRIX_100M_SRC      0U
#define PCLK_NPUTOP_ROOT_SEL_CLK_MATRIX_50M_SRC       1U
#define PCLK_NPUTOP_ROOT_SEL_XIN_OSC0_FUNC            2U
#define CLK_NPUTIMER_ROOT_SEL                         0x01020057
#define CLK_NPUTIMER_ROOT_SEL_CLK_MATRIX_100M_SRC     0U
#define CLK_NPUTIMER_ROOT_SEL_XIN_OSC0_FUNC           1U
#define HCLK_NPU_CM0_ROOT_SEL                         0x02030057
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_400M_SRC     0U
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_200M_SRC     1U
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_100M_SRC     2U
#define HCLK_NPU_CM0_ROOT_SEL_XIN_OSC0_FUNC           3U
#define CLK_NPU_CM0_RTC_SEL                           0x010A0057
#define CLK_NPU_CM0_RTC_SEL_XIN_OSC0_FUNC             0U
#define CLK_NPU_CM0_RTC_SEL_CLK_DEEPSLOW              1U
#define MBIST_CLK_ACLK_RKNNTOP_SEL                    0x010B0057
#define MBIST_CLK_ACLK_RKNNTOP_SEL_MBIST_CLK_NPU      0U
#define MBIST_CLK_ACLK_RKNNTOP_SEL_CLK_NPU_PVTPLL_SRC 1U

// CRU_CLKSEL_CON88(Offset:0x460)
#define ACLK_NVM_ROOT_DIV                     0x05020058
#define HCLK_NVM_ROOT_SEL                     0x02000058
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_NVM_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_NVM_ROOT_SEL                     0x01070058
#define ACLK_NVM_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_NVM_ROOT_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON89(Offset:0x464)
#define SCLK_FSPI_X2_DIV                0x06000059
#define CCLK_SRC_EMMC_DIV               0x06080059
#define SCLK_FSPI_X2_SEL                0x02060059
#define SCLK_FSPI_X2_SEL_CLK_GPLL_MUX   0U
#define SCLK_FSPI_X2_SEL_CLK_CPLL_MUX   1U
#define SCLK_FSPI_X2_SEL_XIN_OSC0_FUNC  2U
#define CCLK_SRC_EMMC_SEL               0x020E0059
#define CCLK_SRC_EMMC_SEL_CLK_GPLL_MUX  0U
#define CCLK_SRC_EMMC_SEL_CLK_CPLL_MUX  1U
#define CCLK_SRC_EMMC_SEL_XIN_OSC0_FUNC 2U

// CRU_CLKSEL_CON90(Offset:0x468)
#define BCLK_EMMC_SEL                     0x0200005A
#define BCLK_EMMC_SEL_CLK_MATRIX_200M_SRC 0U
#define BCLK_EMMC_SEL_CLK_MATRIX_100M_SRC 1U
#define BCLK_EMMC_SEL_CLK_MATRIX_50M_SRC  2U
#define BCLK_EMMC_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON92(Offset:0x470)
#define ACLK_PHP_ROOT_DIV                     0x0504005C
#define PCLK_PHP_ROOT_SEL                     0x0200005C
#define PCLK_PHP_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_PHP_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_PHP_ROOT_SEL_XIN_OSC0_FUNC       2U
#define ACLK_PHP_ROOT_SEL                     0x0109005C
#define ACLK_PHP_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_PHP_ROOT_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON93(Offset:0x474)
#define CLK_RXOOB0_DIV              0x0700005D
#define CLK_RXOOB1_DIV              0x0708005D
#define CLK_RXOOB0_SEL              0x0107005D
#define CLK_RXOOB0_SEL_CLK_GPLL_MUX 0U
#define CLK_RXOOB0_SEL_CLK_CPLL_MUX 1U
#define CLK_RXOOB1_SEL              0x010F005D
#define CLK_RXOOB1_SEL_CLK_GPLL_MUX 0U
#define CLK_RXOOB1_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON103(Offset:0x49C)
#define ACLK_SDGMAC_ROOT_DIV                     0x05020067
#define HCLK_SDGMAC_ROOT_SEL                     0x02000067
#define HCLK_SDGMAC_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_SDGMAC_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_SDGMAC_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_SDGMAC_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_SDGMAC_ROOT_SEL                     0x01070067
#define ACLK_SDGMAC_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_SDGMAC_ROOT_SEL_CLK_CPLL_MUX        1U
#define PCLK_SDGMAC_ROOT_SEL                     0x02080067
#define PCLK_SDGMAC_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_SDGMAC_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_SDGMAC_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON104(Offset:0x4A0)
#define CCLK_SRC_SDIO_DIV                             0x06000068
#define CLK_GMAC1_PTP_REF_SRC_DIV                     0x05080068
#define CCLK_SRC_SDIO_SEL                             0x02060068
#define CCLK_SRC_SDIO_SEL_CLK_GPLL_MUX                0U
#define CCLK_SRC_SDIO_SEL_CLK_CPLL_MUX                1U
#define CCLK_SRC_SDIO_SEL_XIN_OSC0_FUNC               2U
#define CLK_GMAC1_PTP_REF_SRC_SEL                     0x020D0068
#define CLK_GMAC1_PTP_REF_SRC_SEL_CLK_GPLL_MUX        0U
#define CLK_GMAC1_PTP_REF_SRC_SEL_CLK_CPLL_MUX        1U
#define CLK_GMAC1_PTP_REF_SRC_SEL_GMAC1_PTP_REFCLK_IN 2U

// CRU_CLKSEL_CON105(Offset:0x4A4)
#define CLK_GMAC0_PTP_REF_SRC_DIV                     0x05000069
#define CCLK_SRC_SDMMC0_DIV                           0x06070069
#define CLK_GMAC0_PTP_REF_SRC_SEL                     0x02050069
#define CLK_GMAC0_PTP_REF_SRC_SEL_CLK_GPLL_MUX        0U
#define CLK_GMAC0_PTP_REF_SRC_SEL_CLK_CPLL_MUX        1U
#define CLK_GMAC0_PTP_REF_SRC_SEL_GMAC0_PTP_REFCLK_IN 2U
#define CCLK_SRC_SDMMC0_SEL                           0x020D0069
#define CCLK_SRC_SDMMC0_SEL_CLK_GPLL_MUX              0U
#define CCLK_SRC_SDMMC0_SEL_CLK_CPLL_MUX              1U
#define CCLK_SRC_SDMMC0_SEL_XIN_OSC0_FUNC             2U

// CRU_CLKSEL_CON106(Offset:0x4A8)
#define SCLK_FSPI1_X2_DIV               0x0600006A
#define ACLK_DSMC_ROOT_DIV              0x0508006A
#define SCLK_FSPI1_X2_SEL               0x0206006A
#define SCLK_FSPI1_X2_SEL_CLK_GPLL_MUX  0U
#define SCLK_FSPI1_X2_SEL_CLK_CPLL_MUX  1U
#define SCLK_FSPI1_X2_SEL_XIN_OSC0_FUNC 2U
#define ACLK_DSMC_ROOT_SEL              0x010D006A
#define ACLK_DSMC_ROOT_SEL_CLK_GPLL_MUX 0U
#define ACLK_DSMC_ROOT_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON107(Offset:0x4AC)
#define CLK_DSMC_SYS_DIV                 0x0500006B
#define CLK_FLEXBUS_TX_DIV               0x0506006B
#define CLK_DSMC_SYS_SEL                 0x0105006B
#define CLK_DSMC_SYS_SEL_CLK_GPLL_MUX    0U
#define CLK_DSMC_SYS_SEL_CLK_CPLL_MUX    1U
#define CLK_FLEXBUS_TX_SEL               0x020B006B
#define CLK_FLEXBUS_TX_SEL_CLK_GPLL_MUX  0U
#define CLK_FLEXBUS_TX_SEL_CLK_CPLL_MUX  1U
#define CLK_FLEXBUS_TX_SEL_XIN_OSC0_FUNC 2U

// CRU_CLKSEL_CON108(Offset:0x4B0)
#define CLK_FLEXBUS_RX_DIV               0x0500006C
#define CLK_FLEXBUS_RX_SEL               0x0205006C
#define CLK_FLEXBUS_RX_SEL_CLK_GPLL_MUX  0U
#define CLK_FLEXBUS_RX_SEL_CLK_CPLL_MUX  1U
#define CLK_FLEXBUS_RX_SEL_XIN_OSC0_FUNC 2U

// CRU_CLKSEL_CON110(Offset:0x4B8)
#define ACLK_RKVDEC_ROOT_PRE_DIV                 0x0502006E
#define ACLK_RKVDEC_ROOT_BAK_DIV                 0x0509006E
#define HCLK_RKVDEC_ROOT_SEL                     0x0200006E
#define HCLK_RKVDEC_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKVDEC_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKVDEC_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_RKVDEC_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_RKVDEC_ROOT_PRE_SEL                 0x0207006E
#define ACLK_RKVDEC_ROOT_PRE_SEL_CLK_GPLL_MUX    0U
#define ACLK_RKVDEC_ROOT_PRE_SEL_CLK_CPLL_MUX    1U
#define ACLK_RKVDEC_ROOT_PRE_SEL_CLK_SPLL_MUX    2U
#define ACLK_RKVDEC_ROOT_BAK_SEL                 0x020E006E
#define ACLK_RKVDEC_ROOT_BAK_SEL_CLK_CPLL_MUX    0U
#define ACLK_RKVDEC_ROOT_BAK_SEL_CLK_VPLL_MUX    1U
#define ACLK_RKVDEC_ROOT_BAK_SEL_CLK_LPLL_SRC    2U
#define ACLK_RKVDEC_ROOT_BAK_SEL_CLK_BPLL_SRC    3U

// CRU_CLKSEL_CON111(Offset:0x4BC)
#define CLK_RKVDEC_HEVC_CA_DIV              0x0500006F
#define CLK_RKVDEC_HEVC_CA_SEL              0x0205006F
#define CLK_RKVDEC_HEVC_CA_SEL_CLK_GPLL_MUX 0U
#define CLK_RKVDEC_HEVC_CA_SEL_CLK_CPLL_MUX 1U
#define CLK_RKVDEC_HEVC_CA_SEL_CLK_LPLL_SRC 2U
#define CLK_RKVDEC_HEVC_CA_SEL_CLK_BPLL_SRC 3U

// CRU_CLKSEL_CON115(Offset:0x4CC)
#define ACLK_UFS_ROOT_DIV                     0x05000073
#define ACLK_USB_ROOT_DIV                     0x05060073
#define ACLK_UFS_ROOT_SEL                     0x01050073
#define ACLK_UFS_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_UFS_ROOT_SEL_CLK_CPLL_MUX        1U
#define ACLK_USB_ROOT_SEL                     0x010B0073
#define ACLK_USB_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_USB_ROOT_SEL_CLK_CPLL_MUX        1U
#define PCLK_USB_ROOT_SEL                     0x020C0073
#define PCLK_USB_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_USB_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_USB_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON118(Offset:0x4D8)
#define ACLK_VPU_ROOT_DIV                         0x05000076
#define ACLK_VPU_ROOT_SEL                         0x03050076
#define ACLK_VPU_ROOT_SEL_CLK_GPLL_MUX            0U
#define ACLK_VPU_ROOT_SEL_CLK_SPLL_MUX            1U
#define ACLK_VPU_ROOT_SEL_CLK_CPLL_MUX            2U
#define ACLK_VPU_ROOT_SEL_CLK_BPLL_SRC            3U
#define ACLK_VPU_ROOT_SEL_CLK_LPLL_SRC            4U
#define ACLK_VPU_MID_ROOT_SEL                     0x02080076
#define ACLK_VPU_MID_ROOT_SEL_CLK_MATRIX_600M_SRC 0U
#define ACLK_VPU_MID_ROOT_SEL_CLK_MATRIX_400M_SRC 1U
#define ACLK_VPU_MID_ROOT_SEL_CLK_MATRIX_300M_SRC 2U
#define ACLK_VPU_MID_ROOT_SEL_XIN_OSC0_FUNC       3U
#define HCLK_VPU_ROOT_SEL                         0x020A0076
#define HCLK_VPU_ROOT_SEL_CLK_MATRIX_200M_SRC     0U
#define HCLK_VPU_ROOT_SEL_CLK_MATRIX_100M_SRC     1U
#define HCLK_VPU_ROOT_SEL_CLK_MATRIX_50M_SRC      2U
#define HCLK_VPU_ROOT_SEL_XIN_OSC0_FUNC           3U

// CRU_CLKSEL_CON119(Offset:0x4DC)
#define ACLK_JPEG_ROOT_DIV                        0x05000077
#define ACLK_JPEG_ROOT_SEL                        0x02050077
#define ACLK_JPEG_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_JPEG_ROOT_SEL_CLK_CPLL_MUX           1U
#define ACLK_JPEG_ROOT_SEL_CLK_AUPLL_MUX          2U
#define ACLK_JPEG_ROOT_SEL_CLK_SPLL_MUX           3U
#define ACLK_VPU_LOW_ROOT_SEL                     0x02070077
#define ACLK_VPU_LOW_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_VPU_LOW_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_VPU_LOW_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_VPU_LOW_ROOT_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON120(Offset:0x4E0)
#define CLK_CORE_RGA2E_0_DIV              0x05000078
#define CLK_CORE_VDPP_DIV                 0x05080078
#define CLK_CORE_RGA2E_0_SEL              0x03050078
#define CLK_CORE_RGA2E_0_SEL_CLK_GPLL_MUX 0U
#define CLK_CORE_RGA2E_0_SEL_CLK_SPLL_MUX 1U
#define CLK_CORE_RGA2E_0_SEL_CLK_CPLL_MUX 2U
#define CLK_CORE_RGA2E_0_SEL_CLK_BPLL_SRC 3U
#define CLK_CORE_RGA2E_0_SEL_CLK_LPLL_SRC 4U
#define CLK_CORE_VDPP_SEL                 0x010D0078
#define CLK_CORE_VDPP_SEL_CLK_GPLL_MUX    0U
#define CLK_CORE_VDPP_SEL_CLK_CPLL_MUX    1U

// CRU_CLKSEL_CON121(Offset:0x4E4)
#define CLK_CORE_RGA2E_1_DIV              0x05000079
#define CLK_CORE_RGA2E_1_SEL              0x03050079
#define CLK_CORE_RGA2E_1_SEL_CLK_GPLL_MUX 0U
#define CLK_CORE_RGA2E_1_SEL_CLK_SPLL_MUX 1U
#define CLK_CORE_RGA2E_1_SEL_CLK_CPLL_MUX 2U
#define CLK_CORE_RGA2E_1_SEL_CLK_BPLL_SRC 3U
#define CLK_CORE_RGA2E_1_SEL_CLK_LPLL_SRC 4U

// CRU_CLKSEL_CON122(Offset:0x4E8)
#define DCLK_EBC_FRAC_SRC_DIV 0x2000007A

// CRU_CLKSEL_CON123(Offset:0x4EC)
#define DCLK_EBC_DIV                        0x0903007B
#define DCLK_EBC_FRAC_SRC_SEL               0x0300007B
#define DCLK_EBC_FRAC_SRC_SEL_CLK_GPLL_MUX  0U
#define DCLK_EBC_FRAC_SRC_SEL_CLK_CPLL_MUX  1U
#define DCLK_EBC_FRAC_SRC_SEL_CLK_VPLL_MUX  2U
#define DCLK_EBC_FRAC_SRC_SEL_CLK_AUPLL_MUX 3U
#define DCLK_EBC_FRAC_SRC_SEL_XIN_OSC0_FUNC 4U
#define DCLK_EBC_SEL                        0x030C007B
#define DCLK_EBC_SEL_CLK_GPLL_MUX           0U
#define DCLK_EBC_SEL_CLK_CPLL_MUX           1U
#define DCLK_EBC_SEL_CLK_VPLL_MUX           2U
#define DCLK_EBC_SEL_CLK_AUPLL_MUX          3U
#define DCLK_EBC_SEL_CLK_LPLL_SRC           4U
#define DCLK_EBC_SEL_DCLK_EBC_FRAC_SRC      5U
#define DCLK_EBC_SEL_XIN_OSC0_FUNC          6U

// CRU_CLKSEL_CON124(Offset:0x4F0)
#define ACLK_VEPU0_ROOT_DIV                     0x0502007C
#define CLK_VEPU0_CORE_DIV                      0x0508007C
#define HCLK_VEPU0_ROOT_SEL                     0x0200007C
#define HCLK_VEPU0_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VEPU0_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VEPU0_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VEPU0_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_VEPU0_ROOT_SEL                     0x0107007C
#define ACLK_VEPU0_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_VEPU0_ROOT_SEL_CLK_CPLL_MUX        1U
#define CLK_VEPU0_CORE_SEL                      0x030D007C
#define CLK_VEPU0_CORE_SEL_CLK_GPLL_MUX         0U
#define CLK_VEPU0_CORE_SEL_CLK_CPLL_MUX         1U
#define CLK_VEPU0_CORE_SEL_CLK_SPLL_MUX         2U
#define CLK_VEPU0_CORE_SEL_CLK_LPLL_SRC         3U
#define CLK_VEPU0_CORE_SEL_CLK_BPLL_SRC         4U

// CRU_CLKSEL_CON128(Offset:0x500)
#define ACLK_VI_ROOT_DIV                     0x05000080
#define ACLK_VI_ROOT_SEL                     0x03050080
#define ACLK_VI_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_VI_ROOT_SEL_CLK_SPLL_MUX        1U
#define ACLK_VI_ROOT_SEL_CLK_ISP_PVTPLL_SRC  2U
#define ACLK_VI_ROOT_SEL_CLK_BPLL_SRC        3U
#define ACLK_VI_ROOT_SEL_CLK_LPLL_SRC        4U
#define HCLK_VI_ROOT_SEL                     0x02080080
#define HCLK_VI_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VI_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VI_ROOT_SEL_ACLK_VI_ROOT_INTER  2U
#define HCLK_VI_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_VI_ROOT_SEL                     0x020A0080
#define PCLK_VI_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_VI_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_VI_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON129(Offset:0x504)
#define DCLK_VICAP_DIV                       0x05000081
#define CLK_ISP0_CORE_DIV                    0x05060081
#define DCLK_VICAP_SEL                       0x01050081
#define DCLK_VICAP_SEL_CLK_GPLL_MUX          0U
#define DCLK_VICAP_SEL_CLK_CPLL_MUX          1U
#define CLK_ISP0_CORE_SEL                    0x030B0081
#define CLK_ISP0_CORE_SEL_CLK_GPLL_MUX       0U
#define CLK_ISP0_CORE_SEL_CLK_SPLL_MUX       1U
#define CLK_ISP0_CORE_SEL_CLK_ISP_PVTPLL_SRC 2U
#define CLK_ISP0_CORE_SEL_CLK_BPLL_SRC       3U
#define CLK_ISP0_CORE_SEL_CLK_LPLL_SRC       4U

// CRU_CLKSEL_CON130(Offset:0x508)
#define ACLK_VI_ROOT_INTER_DIV                 0x030A0082
#define ICLK_CSIHOST01_SEL                     0x02070082
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_400M_SRC 0U
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_200M_SRC 1U
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_100M_SRC 2U
#define ICLK_CSIHOST01_SEL_XIN_OSC0_FUNC       3U
#define CLK_ISP_PVTPLL_SRC_SEL                 0x01090082
#define CLK_ISP_PVTPLL_SRC_SEL_CLK_DEEPSLOW    0U
#define CLK_ISP_PVTPLL_SRC_SEL_CLKSP_PVTPLL    1U

// CRU_CLKSEL_CON144(Offset:0x540)
#define ACLK_VOP_ROOT_DIV                     0x05000090
#define ACLK_VOP_ROOT_SEL                     0x03050090
#define ACLK_VOP_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_VOP_ROOT_SEL_CLK_CPLL_MUX        1U
#define ACLK_VOP_ROOT_SEL_CLK_AUPLL_MUX       2U
#define ACLK_VOP_ROOT_SEL_CLK_SPLL_MUX        3U
#define ACLK_VOP_ROOT_SEL_CLK_LPLL_SRC        4U
#define HCLK_VOP_ROOT_SEL                     0x020A0090
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VOP_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_VOP_ROOT_SEL                     0x020C0090
#define PCLK_VOP_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_VOP_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_VOP_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON145(Offset:0x544)
#define DCLK_VP0_SRC_DIV              0x08000091
#define DCLK_VP0_SRC_SEL              0x03080091
#define DCLK_VP0_SRC_SEL_CLK_GPLL_MUX 0U
#define DCLK_VP0_SRC_SEL_CLK_CPLL_MUX 1U
#define DCLK_VP0_SRC_SEL_CLK_VPLL_MUX 2U
#define DCLK_VP0_SRC_SEL_CLK_BPLL_SRC 3U
#define DCLK_VP0_SRC_SEL_CLK_LPLL_SRC 4U

// CRU_CLKSEL_CON146(Offset:0x548)
#define DCLK_VP1_SRC_DIV              0x08000092
#define DCLK_VP1_SRC_SEL              0x03080092
#define DCLK_VP1_SRC_SEL_CLK_GPLL_MUX 0U
#define DCLK_VP1_SRC_SEL_CLK_CPLL_MUX 1U
#define DCLK_VP1_SRC_SEL_CLK_VPLL_MUX 2U
#define DCLK_VP1_SRC_SEL_CLK_BPLL_SRC 3U
#define DCLK_VP1_SRC_SEL_CLK_LPLL_SRC 4U

// CRU_CLKSEL_CON147(Offset:0x54C)
#define DCLK_VP2_SRC_DIV                  0x08000093
#define DCLK_VP2_SRC_SEL                  0x03080093
#define DCLK_VP2_SRC_SEL_CLK_GPLL_MUX     0U
#define DCLK_VP2_SRC_SEL_CLK_CPLL_MUX     1U
#define DCLK_VP2_SRC_SEL_CLK_VPLL_MUX     2U
#define DCLK_VP2_SRC_SEL_CLK_BPLL_SRC     3U
#define DCLK_VP2_SRC_SEL_CLK_LPLL_SRC     4U
#define DCLK_VP0_SEL                      0x010B0093
#define DCLK_VP0_SEL_DCLK_VP0_SRC         0U
#define DCLK_VP0_SEL_CLK_HDMIPHY_PIXEL0_O 1U
#define DCLK_VP1_SEL                      0x010C0093
#define DCLK_VP1_SEL_DCLK_VP1_SRC         0U
#define DCLK_VP1_SEL_CLK_HDMIPHY_PIXEL0_O 1U
#define DCLK_VP2_SEL                      0x010D0093
#define DCLK_VP2_SEL_DCLK_VP2_SRC         0U
#define DCLK_VP2_SEL_CLK_HDMIPHY_PIXEL0_O 1U

// CRU_CLKSEL_CON149(Offset:0x554)
#define ACLK_VO0_ROOT_DIV                     0x05000095
#define ACLK_VO0_ROOT_SEL                     0x02050095
#define ACLK_VO0_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_VO0_ROOT_SEL_CLK_CPLL_MUX        1U
#define ACLK_VO0_ROOT_SEL_CLK_LPLL_SRC        2U
#define ACLK_VO0_ROOT_SEL_CLK_BPLL_SRC        3U
#define HCLK_VO0_ROOT_SEL                     0x02070095
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VO0_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_VO0_ROOT_SEL                     0x020B0095
#define PCLK_VO0_ROOT_SEL_CLK_MATRIX_150M_SRC 0U
#define PCLK_VO0_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define PCLK_VO0_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define PCLK_VO0_ROOT_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON151(Offset:0x55C)
#define CLK_DSIHOST0_DIV                  0x07000097
#define CLK_HDMITX0_EARC_DIV              0x050A0097
#define CLK_DSIHOST0_SEL                  0x03070097
#define CLK_DSIHOST0_SEL_CLK_GPLL_MUX     0U
#define CLK_DSIHOST0_SEL_CLK_CPLL_MUX     1U
#define CLK_DSIHOST0_SEL_CLK_SPLL_MUX     2U
#define CLK_DSIHOST0_SEL_CLK_VPLL_MUX     3U
#define CLK_DSIHOST0_SEL_CLK_BPLL_SRC     4U
#define CLK_DSIHOST0_SEL_CLK_LPLL_SRC     5U
#define CLK_HDMITX0_EARC_SEL              0x010F0097
#define CLK_HDMITX0_EARC_SEL_CLK_GPLL_MUX 0U
#define CLK_HDMITX0_EARC_SEL_CLK_CPLL_MUX 1U

// CRU_CLKSEL_CON152(Offset:0x560)
#define CLK_EDP0_200M_SEL                     0x02010098
#define CLK_EDP0_200M_SEL_CLK_MATRIX_200M_SRC 0U
#define CLK_EDP0_200M_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_EDP0_200M_SEL_CLK_MATRIX_50M_SRC  2U
#define CLK_EDP0_200M_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON154(Offset:0x568)
#define MCLK_SAI5_8CH_SRC_DIV                         0x0802009A
#define MCLK_SAI5_8CH_SRC_SEL                         0x030A009A
#define MCLK_SAI5_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI5_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI5_8CH_SEL                             0x010D009A
#define MCLK_SAI5_8CH_SEL_MCLK_SAI5_8CH_SRC           0U
#define MCLK_SAI5_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON155(Offset:0x56C)
#define MCLK_SAI6_8CH_SRC_DIV                         0x0800009B
#define MCLK_SAI6_8CH_SRC_SEL                         0x0308009B
#define MCLK_SAI6_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI6_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI6_8CH_SEL                             0x010B009B
#define MCLK_SAI6_8CH_SEL_MCLK_SAI6_8CH_SRC           0U
#define MCLK_SAI6_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON156(Offset:0x570)
#define MCLK_SPDIF_TX2_DIV                         0x0500009C
#define MCLK_SPDIFRX2_DIV                          0x0508009C
#define MCLK_SPDIF_TX2_SEL                         0x0305009C
#define MCLK_SPDIF_TX2_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX2_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SPDIFRX2_SEL                          0x020D009C
#define MCLK_SPDIFRX2_SEL_CLK_GPLL_MUX             0U
#define MCLK_SPDIFRX2_SEL_CLK_CPLL_MUX             1U
#define MCLK_SPDIFRX2_SEL_CLK_AUPLL_MUX            2U

// CRU_CLKSEL_CON157(Offset:0x574)
#define MCLK_SAI8_8CH_SRC_DIV                         0x0800009D
#define MCLK_SAI8_8CH_SRC_SEL                         0x0308009D
#define MCLK_SAI8_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI8_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI8_8CH_SEL                             0x010B009D
#define MCLK_SAI8_8CH_SEL_MCLK_SAI8_8CH_SRC           0U
#define MCLK_SAI8_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON158(Offset:0x578)
#define ACLK_VO1_ROOT_DIV                     0x0500009E
#define ACLK_VO1_ROOT_SEL                     0x0205009E
#define ACLK_VO1_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_VO1_ROOT_SEL_CLK_CPLL_MUX        1U
#define ACLK_VO1_ROOT_SEL_CLK_LPLL_SRC        2U
#define ACLK_VO1_ROOT_SEL_CLK_BPLL_SRC        3U
#define HCLK_VO1_ROOT_SEL                     0x0207009E
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VO1_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_VO1_ROOT_SEL                     0x0209009E
#define PCLK_VO1_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_VO1_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_VO1_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON159(Offset:0x57C)
#define MCLK_SAI7_8CH_SRC_DIV                         0x0800009F
#define MCLK_SAI7_8CH_SRC_SEL                         0x0308009F
#define MCLK_SAI7_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI7_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI7_8CH_SEL                             0x010B009F
#define MCLK_SAI7_8CH_SEL_MCLK_SAI7_8CH_SRC           0U
#define MCLK_SAI7_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON160(Offset:0x580)
#define MCLK_SPDIF_TX3_DIV                         0x080000A0
#define MCLK_SPDIF_TX3_SEL                         0x030800A0
#define MCLK_SPDIF_TX3_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX3_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON161(Offset:0x584)
#define CLK_AUX16MHZ_0_DIV 0x080000A1

// CRU_CLKSEL_CON162(Offset:0x588)
#define MCLK_SAI9_8CH_SRC_DIV                         0x080000A2
#define MCLK_SAI9_8CH_SRC_SEL                         0x030800A2
#define MCLK_SAI9_8CH_SRC_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SAI9_8CH_SRC_SEL_CLK_MATRIX_AUDIO_INT_2  7U
#define MCLK_SAI9_8CH_SEL                             0x010B00A2
#define MCLK_SAI9_8CH_SEL_MCLK_SAI9_8CH_SRC           0U
#define MCLK_SAI9_8CH_SEL_SAI1_MCLKIN                 1U

// CRU_CLKSEL_CON163(Offset:0x58C)
#define MCLK_SPDIF_TX4_DIV                         0x080000A3
#define MCLK_SPDIF_TX4_SEL                         0x030800A3
#define MCLK_SPDIF_TX4_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX4_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON164(Offset:0x590)
#define MCLK_SPDIF_TX5_DIV                         0x080000A4
#define MCLK_SPDIF_TX5_SEL                         0x030800A4
#define MCLK_SPDIF_TX5_SEL_XIN_OSC0_FUNC_MUX       0U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_FRAC_0 1U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_FRAC_1 2U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_FRAC_2 3U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_FRAC_3 4U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_INT_0  5U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_INT_1  6U
#define MCLK_SPDIF_TX5_SEL_CLK_MATRIX_AUDIO_INT_2  7U

// CRU_CLKSEL_CON165(Offset:0x594)
#define CLK_GPU_SRC_PRE_DIV                   0x050000A5
#define CLK_GPU_SRC_PRE_SEL                   0x030500A5
#define CLK_GPU_SRC_PRE_SEL_CLK_GPLL_MUX      0U
#define CLK_GPU_SRC_PRE_SEL_CLK_CPLL_MUX      1U
#define CLK_GPU_SRC_PRE_SEL_CLK_AUPLL_MUX     2U
#define CLK_GPU_SRC_PRE_SEL_CLK_SPLL_MUX      3U
#define CLK_GPU_SRC_PRE_SEL_CLK_LPLL_SRC      4U
#define CLK_GPU_INNER_SEL                     0x010800A5
#define CLK_GPU_INNER_SEL_CLK_GPU_SRC         0U
#define CLK_GPU_INNER_SEL_CLK_GPU_PVTPLL_SRC  1U
#define CLK_GPU_PVTPLL_SRC_SEL                0x010900A5
#define CLK_GPU_PVTPLL_SRC_SEL_CLK_DEEPSLOW   0U
#define CLK_GPU_PVTPLL_SRC_SEL_CLK_GPU_PVTPLL 1U

// CRU_CLKSEL_CON166(Offset:0x598)
#define ACLK_S_GPU_BIU_DIV                    0x050000A6
#define ACLK_M0_GPU_BIU_DIV                   0x050500A6
#define PCLK_GPU_ROOT_SEL                     0x020A00A6
#define PCLK_GPU_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_GPU_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_GPU_ROOT_SEL_XIN_OSC0_FUNC       2U

// CRU_CLKSEL_CON167(Offset:0x59C)
#define ACLK_CENTER_ROOT_DIV 0x050900A7

// CRU_CLKSEL_CON168(Offset:0x5A0)
#define ACLK_CENTER_ROOT_SEL                         0x030500A8
#define ACLK_CENTER_ROOT_SEL_CLK_GPLL_MUX            0U
#define ACLK_CENTER_ROOT_SEL_CLK_CPLL_MUX            1U
#define ACLK_CENTER_ROOT_SEL_CLK_SPLL_MUX            2U
#define ACLK_CENTER_ROOT_SEL_CLK_AUPLL_MUX           3U
#define ACLK_CENTER_ROOT_SEL_CLK_BPLL_SRC            4U
#define ACLK_CENTER_LOW_ROOT_SEL                     0x020800A8
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_500M_SRC 0U
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_250M_SRC 1U
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_CENTER_LOW_ROOT_SEL_XIN_OSC0_FUNC       3U
#define HCLK_CENTER_ROOT_SEL                         0x020A00A8
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_200M_SRC     0U
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_100M_SRC     1U
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_50M_SRC      2U
#define HCLK_CENTER_ROOT_SEL_XIN_OSC0_FUNC           3U
#define PCLK_CENTER_ROOT_SEL                         0x020C00A8
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_200M_SRC     0U
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_100M_SRC     1U
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_50M_SRC      2U
#define PCLK_CENTER_ROOT_SEL_XIN_OSC0_FUNC           3U

// CRU_CLKSEL_CON178(Offset:0x5C8)
#define HCLK_VEPU1_ROOT_SEL                     0x020000B2
#define HCLK_VEPU1_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VEPU1_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VEPU1_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define HCLK_VEPU1_ROOT_SEL_XIN_OSC0_FUNC       3U

// CRU_CLKSEL_CON180(Offset:0x5D0)
#define ACLK_VEPU1_ROOT_DIV              0x050000B4
#define CLK_VEPU1_CORE_DIV               0x050600B4
#define ACLK_VEPU1_ROOT_SEL              0x010500B4
#define ACLK_VEPU1_ROOT_SEL_CLK_GPLL_MUX 0U
#define ACLK_VEPU1_ROOT_SEL_CLK_CPLL_MUX 1U
#define CLK_VEPU1_CORE_SEL               0x030B00B4
#define CLK_VEPU1_CORE_SEL_CLK_GPLL_MUX  0U
#define CLK_VEPU1_CORE_SEL_CLK_CPLL_MUX  1U
#define CLK_VEPU1_CORE_SEL_CLK_SPLL_MUX  2U
#define CLK_VEPU1_CORE_SEL_CLK_LPLL_SRC  3U
#define CLK_VEPU1_CORE_SEL_CLK_BPLL_SRC  4U

// ====================== PHPTOPCRU module definition bank=1 ======================
// PHPTOPCRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_PRESETN_PHPPHY_CRU           0x00001001
#define SRST_PRESETN_APB2ASB_SLV_CHIP_TOP 0x00001003
#define SRST_PRESETN_PCIE2_COMBOPHY0      0x00001005
#define SRST_PRESETN_PCIE2_COMBOPHY0_GRF  0x00001006
#define SRST_PRESETN_PCIE2_COMBOPHY1      0x00001007
#define SRST_PRESETN_PCIE2_COMBOPHY1_GRF  0x00001008

// PHPTOPCRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_RESETN_PCIE0_PIPE_PHY 0x00001015
#define SRST_RESETN_PCIE1_PIPE_PHY 0x00001018

// PHPTOPCRU_GATE_CON00(Offset:0x800)
#define PCLK_PHPPHY_CRU_GATE           0x00001001
#define PCLK_PHPPHY_ROOT_GATE          0x00001002
#define PCLK_APB2ASB_SLV_CHIP_TOP_GATE 0x00001003
#define PCLK_PCIE2_COMBOPHY0_GATE      0x00001005
#define PCLK_PCIE2_COMBOPHY0_GRF_GATE  0x00001006
#define PCLK_PCIE2_COMBOPHY1_GATE      0x00001007
#define PCLK_PCIE2_COMBOPHY1_GRF_GATE  0x00001008

// PHPTOPCRU_GATE_CON01(Offset:0x804)
#define CLK_MATRIX_PCIE_100M_SRC_GATE       0x00001011
#define CLK_MATRIX_PCIE_100M_NDUTY_SRC_GATE 0x00001012
#define CLK_REF_PCIE0_INNER_GATE            0x00001015
#define CLK_REF_PCIE1_INNER_GATE            0x00001018
#define CLK_REF_MPHY_26M_GATE               0x00001019

// PHPTOPCRU_CLKSEL_CON00(Offset:0x300)
#define CLK_MATRIX_PCIE_100M_SRC_DIV                               0x05020100
#define CLK_MATRIX_PCIE_100M_NDUTY_SRC_DIV                         0x05070100
#define CLK_REF_PCIE0_INNER_PHY_SEL                                0x020C0100
#define CLK_REF_PCIE0_INNER_PHY_SEL_CLK_MATRIX_PCIE_100M_SRC       0U
#define CLK_REF_PCIE0_INNER_PHY_SEL_CLK_MATRIX_PCIE_100M_NDUTY_SRC 1U
#define CLK_REF_PCIE0_INNER_PHY_SEL_XIN_OSC0_PLL                   2U
#define CLK_REF_PCIE1_INNER_PHY_SEL                                0x020E0100
#define CLK_REF_PCIE1_INNER_PHY_SEL_CLK_MATRIX_PCIE_100M_SRC       0U
#define CLK_REF_PCIE1_INNER_PHY_SEL_CLK_MATRIX_PCIE_100M_NDUTY_SRC 1U
#define CLK_REF_PCIE1_INNER_PHY_SEL_XIN_OSC0_PLL                   2U

// PHPTOPCRU_CLKSEL_CON01(Offset:0x304)
#define CLK_REF_MPHY_26M_DIV 0x08000101

// ====================== SECURECRU module definition bank=2 ======================
// SECURECRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_HRESETN_CRYPTO_NS     0x00002003
#define SRST_HRESETN_TRNG_NS       0x00002004
#define SRST_PRESETN_SECURE_NS_BIU 0x00002005
#define SRST_ARESETN_SECURE_NS_BIU 0x00002006
#define SRST_HRESETN_SECURE_NS_BIU 0x00002007
#define SRST_PRESETN_OTPC_NS       0x00002008
#define SRST_RESETN_OTPC_NS        0x00002009

// SECURECRU_SOFTRST_CON10(Offset:0x4050)
#define SRST_PRESETN_STIMER0 0x000020AA
#define SRST_RESETN_STIMER0  0x000020AB
#define SRST_RESETN_STIMER1  0x000020AC
#define SRST_RESETN_STIMER2  0x000020AD
#define SRST_RESETN_STIMER3  0x000020AE
#define SRST_RESETN_STIMER4  0x000020AF

// SECURECRU_SOFTRST_CON11(Offset:0x4054)
#define SRST_RESETN_STIMER5   0x000020B0
#define SRST_PRESETN_STIMER1  0x000020B2
#define SRST_PRESETN_OTPMASK  0x000020B4
#define SRST_RESETN_OTPMASK   0x000020B5
#define SRST_RESETN_STIMER6   0x000020B7
#define SRST_RESETN_STIMER7   0x000020B8
#define SRST_RESETN_STIMER8   0x000020B9
#define SRST_RESETN_STIMER9   0x000020BA
#define SRST_RESETN_STIMER10  0x000020BB
#define SRST_RESETN_STIMER11  0x000020BC
#define SRST_PRESETN_SYS_SGRF 0x000020BD
#define SRST_PRESETN_DFT2APB  0x000020BE

// SECURECRU_SOFTRST_CON12(Offset:0x4058)
#define SRST_RESETN_OTPC_ARB      0x000020C1
#define SRST_ARESETN_SECURE_S_BIU 0x000020C4
#define SRST_HRESETN_SECURE_S_BIU 0x000020C5
#define SRST_PRESETN_SECURE_S_BIU 0x000020C6
#define SRST_PRESETN_KLAD         0x000020C7
#define SRST_HRESETN_CRYPTO_S     0x000020C8
#define SRST_HRESETN_KLAD         0x000020C9
#define SRST_RESETN_PKA_CRYPTO_S  0x000020CB
#define SRST_ARESETN_CRYPTO_S     0x000020CC

// SECURECRU_SOFTRST_CON13(Offset:0x405C)
#define SRST_HRESETN_TRNG_S     0x000020D0
#define SRST_PRESETN_OTPC_S     0x000020D3
#define SRST_RESETN_OTPC_S      0x000020D4
#define SRST_HRESETN_BOOTROM    0x000020D5
#define SRST_PRESETN_JDBCK_DAP  0x000020D6
#define SRST_RESETN_JDBCK_DAP   0x000020D7
#define SRST_PRESETN_SECURE_CRU 0x000020D8
#define SRST_PRESETN_WDT_S      0x000020D9
#define SRST_TRESETN_WDT_S      0x000020DA

// SECURECRU_SOFTRST_CON14(Offset:0x4060)
#define SRST_PRESETN_HDCP1_TRNG 0x000020E0
#define SRST_HRESETN_VO1_S_BIU  0x000020E2
#define SRST_HRESETN_HDCP_KEY1  0x000020E3

// SECURECRU_SOFTRST_CON15(Offset:0x4064)
#define SRST_PRESETN_HDCP0_TRNG 0x000020F0
#define SRST_HRESETN_VO0_S_BIU  0x000020F2
#define SRST_HRESETN_HDCP_KEY0  0x000020F3
#define SRST_PRESETN_EDP_S      0x000020F5
#define SRST_PRESETN_EDP_BIU    0x000020F6

// SECURECRU_GATE_CON00(Offset:0x800)
#define ACLK_SECURE_NS_ROOT_GATE 0x00002000
#define HCLK_SECURE_NS_ROOT_GATE 0x00002001
#define PCLK_SECURE_NS_ROOT_GATE 0x00002002
#define HCLK_CRYPTO_NS_GATE      0x00002003
#define HCLK_TRNG_NS_GATE        0x00002004
#define PCLK_SECURE_NS_BIU_GATE  0x00002005
#define ACLK_SECURE_NS_BIU_GATE  0x00002006
#define HCLK_SECURE_NS_BIU_GATE  0x00002007
#define PCLK_OTPC_NS_GATE        0x00002008
#define CLK_OTPC_NS_GATE         0x00002009

// SECURECRU_GATE_CON10(Offset:0x4028)
#define CLK_MATRIX_SEC_350M_SRC_GATE 0x000020A0
#define CLK_MATRIX_SEC_58M_SRC_GATE  0x000020A1
#define CLK_MATRIX_SEC_116M_SRC_GATE 0x000020A2
#define CLK_MATRIX_SEC_175M_SRC_GATE 0x000020A3
#define ACLK_SECURE_S_ROOT_GATE      0x000020A6
#define HCLK_SECURE_S_ROOT_GATE      0x000020A7
#define PCLK_SECURE_S_ROOT_GATE      0x000020A8
#define CLK_BUS_STIMER0_ROOT_GATE    0x000020A9
#define PCLK_STIMER0_GATE            0x000020AA
#define CLK_STIMER0_GATE             0x000020AB
#define CLK_STIMER1_GATE             0x000020AC
#define CLK_STIMER2_GATE             0x000020AD
#define CLK_STIMER3_GATE             0x000020AE
#define CLK_STIMER4_GATE             0x000020AF

// SECURECRU_GATE_CON11(Offset:0x402C)
#define CLK_STIMER5_GATE             0x000020B0
#define CLK_STIMER1_ROOT_GATE        0x000020B1
#define PCLK_STIMER1_GATE            0x000020B2
#define CLK_MATRIX_SEC_100M_SRC_GATE 0x000020B3
#define PCLK_OTPMASK_GATE            0x000020B4
#define CLK_STIMER6_GATE             0x000020B7
#define CLK_STIMER7_GATE             0x000020B8
#define CLK_STIMER8_GATE             0x000020B9
#define CLK_STIMER9_GATE             0x000020BA
#define CLK_STIMER10_GATE            0x000020BB
#define CLK_STIMER11_GATE            0x000020BC
#define PCLK_SYS_SGRF_GATE           0x000020BD
#define PCLK_DFT2APB_GATE            0x000020BE

// SECURECRU_GATE_CON12(Offset:0x4030)
#define ACLK_SECURE_S_BIU_GATE 0x000020C4
#define HCLK_SECURE_S_BIU_GATE 0x000020C5
#define PCLK_SECURE_S_BIU_GATE 0x000020C6
#define PCLK_KLAD_GATE         0x000020C7
#define HCLK_CRYPTO_S_GATE     0x000020C8
#define HCLK_KLAD_GATE         0x000020C9
#define CLK_PKA_CRYPTO_S_GATE  0x000020CB
#define ACLK_CRYPTO_S_GATE     0x000020CC

// SECURECRU_GATE_CON13(Offset:0x4034)
#define HCLK_TRNG_S_GATE     0x000020D0
#define PCLK_OTPC_S_GATE     0x000020D3
#define CLK_OTPC_S_GATE      0x000020D4
#define HCLK_BOOTROM_GATE    0x000020D5
#define PCLK_JDBCK_DAP_GATE  0x000020D6
#define CLK_JDBCK_DAP_GATE   0x000020D7
#define PCLK_SECURE_CRU_GATE 0x000020D8
#define PCLK_WDT_S_GATE      0x000020D9
#define TCLK_WDT_S_GATE      0x000020DA

// SECURECRU_GATE_CON14(Offset:0x4038)
#define PCLK_HDCP1_TRNG_GATE 0x000020E0
#define HCLK_VO1_S_ROOT_GATE 0x000020E1
#define HCLK_VO1_S_BIU_GATE  0x000020E2
#define HCLK_HDCP_KEY1_GATE  0x000020E3

// SECURECRU_GATE_CON15(Offset:0x403C)
#define PCLK_HDCP0_TRNG_GATE 0x000020F0
#define HCLK_VO0_S_ROOT_GATE 0x000020F1
#define HCLK_VO0_S_BIU_GATE  0x000020F2
#define HCLK_HDCP_KEY0_GATE  0x000020F3
#define PCLK_VO0_S_ROOT_GATE 0x000020F4
#define PCLK_EDP_S_GATE      0x000020F5
#define PCLK_EDP_BIU_GATE    0x000020F6

// SECURECRU_CLKSEL_CON00(Offset:0x300)
#define ACLK_SECURE_NS_ROOT_SEL                         0x02000200
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 1U
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define ACLK_SECURE_NS_ROOT_SEL_XIN_OSC0_FUNC           3U
#define HCLK_SECURE_NS_ROOT_SEL                         0x02020200
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  2U
#define HCLK_SECURE_NS_ROOT_SEL_XIN_OSC0_FUNC           3U
#define PCLK_SECURE_NS_ROOT_SEL                         0x02040200
#define PCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 0U
#define PCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  1U
#define PCLK_SECURE_NS_ROOT_SEL_XIN_OSC0_FUNC           2U

// SECURECRU_CLKSEL_CON10(Offset:0x4000)
#define CLK_MATRIX_SEC_350M_SRC_DIV 0x0300020A
#define CLK_MATRIX_SEC_58M_SRC_DIV  0x0303020A
#define CLK_MATRIX_SEC_116M_SRC_DIV 0x0306020A
#define CLK_MATRIX_SEC_175M_SRC_DIV 0x0309020A

// SECURECRU_CLKSEL_CON11(Offset:0x4004)
#define CLK_MATRIX_SEC_100M_SRC_DIV                    0x0308020B
#define ACLK_SECURE_S_ROOT_SEL                         0x0200020B
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 1U
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define ACLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC           3U
#define HCLK_SECURE_S_ROOT_SEL                         0x0202020B
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  2U
#define HCLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC           3U
#define PCLK_SECURE_S_ROOT_SEL                         0x0204020B
#define PCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 0U
#define PCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  1U
#define PCLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC           2U
#define CLK_STIMER0_ROOT_SEL                           0x0106020B
#define CLK_STIMER0_ROOT_SEL_CLK_MATRIX_SEC_100M_SRC   0U
#define CLK_STIMER0_ROOT_SEL_XIN_OSC0_FUNC             1U
#define CLK_STIMER1_ROOT_SEL                           0x0107020B
#define CLK_STIMER1_ROOT_SEL_CLK_MATRIX_SEC_100M_SRC   0U
#define CLK_STIMER1_ROOT_SEL_XIN_OSC0_FUNC             1U
#define CLK_PKA_CRYPTO_S_SEL                           0x020B020B
#define CLK_PKA_CRYPTO_S_SEL_CLK_MATRIX_SEC_350M_SRC   0U
#define CLK_PKA_CRYPTO_S_SEL_CLK_MATRIX_SEC_175M_SRC   1U
#define CLK_PKA_CRYPTO_S_SEL_CLK_MATRIX_SEC_116M_SRC   2U
#define CLK_PKA_CRYPTO_S_SEL_XIN_OSC0_FUNC             3U

// SECURECRU_CLKSEL_CON14(Offset:0x4010)
#define HCLK_VO1_S_ROOT_SEL                         0x0200020E
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  2U
#define HCLK_VO1_S_ROOT_SEL_XIN_OSC0_FUNC           3U

// SECURECRU_CLKSEL_CON16(Offset:0x4018)
#define HCLK_VO0_S_ROOT_SEL                         0x02000210
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  2U
#define HCLK_VO0_S_ROOT_SEL_XIN_OSC0_FUNC           3U
#define PCLK_VO0_S_ROOT_SEL                         0x02020210
#define PCLK_VO0_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 0U
#define PCLK_VO0_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC  1U
#define PCLK_VO0_S_ROOT_SEL_XIN_OSC0_FUNC           2U

// ======================= PMU1CRU module definition bank=3 =======================
// PMU1CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_PRESETN_HDPTX_GRF           0x00003000
#define SRST_PRESETN_HDPTX_APB           0x00003001
#define SRST_PRESETN_MIPI_DCPHY          0x00003002
#define SRST_PRESETN_DCPHY_GRF           0x00003003
#define SRST_PRESETN_BOT0_APB2ASB        0x00003004
#define SRST_PRESETN_BOT1_APB2ASB        0x00003005
#define SRST_RESETN_USB2DEBUG            0x00003006
#define SRST_PRESETN_CSIDPHY_GRF         0x00003007
#define SRST_PRESETN_CSIDPHY             0x00003008
#define SRST_PRESETN_USBPHY_GRF_0        0x00003009
#define SRST_PRESETN_USBPHY_GRF_1        0x0000300A
#define SRST_PRESETN_USBDP_GRF           0x0000300B
#define SRST_PRESETN_USBDPPHY            0x0000300C
#define SRST_RESETN_USBDP_COMBO_PHY_INIT 0x0000300F

// PMU1CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_RESETN_USBDP_COMBO_PHY_CMN  0x00003010
#define SRST_RESETN_USBDP_COMBO_PHY_LANE 0x00003011
#define SRST_RESETN_USBDP_COMBO_PHY_PCS  0x00003012
#define SRST_MRESETN_MIPI_DCPHY          0x00003013
#define SRST_SRESETN_MIPI_DCPHY          0x00003014
#define SRST_SCANRESETN_CSIDPHY          0x00003015
#define SRST_PRESETN_VCCIO6_IOC          0x00003016
#define SRST_RESETN_OTGPHY_0             0x00003017
#define SRST_RESETN_OTGPHY_1             0x00003018
#define SRST_RESETN_HDPTX_INIT           0x00003019
#define SRST_RESETN_HDPTX_CMN            0x0000301A
#define SRST_RESETN_HDPTX_LANE           0x0000301B
#define SRST_RESETN_HDMITXHPD            0x0000301D

// PMU1CRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_RESETN_MPHY_INIT   0x00003020
#define SRST_PRESETN_MPHY_GRF   0x00003021
#define SRST_PRESETN_VCCIO7_IOC 0x00003023

// PMU1CRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_HRESETN_PMU1_BIU      0x00003039
#define SRST_PRESETN_PMU1_BIU      0x0000303A
#define SRST_HRESETN_PMU_CM0_BIU   0x0000303B
#define SRST_FRESETN_PMU_CM0_CORE  0x0000303C
#define SRST_TRESETN_PMU1_CM0_JTAG 0x0000303D

// PMU1CRU_SOFTRST_CON04(Offset:0xA10)
#define SRST_PRESETN_CRU_PMU1 0x00003041
#define SRST_PRESETN_PMU1_GRF 0x00003043
#define SRST_PRESETN_PMU1_IOC 0x00003044
#define SRST_PRESETN_PMU1WDT  0x00003045
#define SRST_TRESETN_PMU1WDT  0x00003046
#define SRST_PRESETN_PMUTIMER 0x00003047
#define SRST_RESETN_PMUTIMER0 0x00003049
#define SRST_RESETN_PMUTIMER1 0x0000304A
#define SRST_PRESETN_PMU1PWM  0x0000304B
#define SRST_RESETN_PMU1PWM   0x0000304C

// PMU1CRU_SOFTRST_CON05(Offset:0xA14)
#define SRST_PRESETN_I2C0  0x00003051
#define SRST_RESETN_I2C0   0x00003052
#define SRST_SRESETN_UART1 0x00003055
#define SRST_PRESETN_UART1 0x00003056
#define SRST_RESETN_PDM0   0x0000305D
#define SRST_HRESETN_PDM0  0x0000305F

// PMU1CRU_SOFTRST_CON06(Offset:0xA18)
#define SRST_MRESETN_PDM0 0x00003060
#define SRST_HRESETN_VAD  0x00003061

// PMU1CRU_SOFTRST_CON07(Offset:0xA1C)
#define SRST_PRESETN_PMU0GRF 0x00003074
#define SRST_PRESETN_PMU0IOC 0x00003075
#define SRST_PRESETN_GPIO0   0x00003076
#define SRST_DBRESETN_GPIO0  0x00003077

// PMU1CRU_SOFTRST_CON10(Offset:0x4050)
#define SRST_HRESETN_PMU1_S_BIU   0x000030A2
#define SRST_PRESETN_PMU1_OSC_CHK 0x000030A3
#define SRST_HRESETN_PMU1_MEM     0x000030A4
#define SRST_PRESETN_PMU1_SGRF    0x000030A5
#define SRST_PRESETN_PMU1_S_BIU   0x000030A6

// PMU1CRU_SOFTRST_CON12(Offset:0x4058)
#define SRST_RESETN_PMU0PVTM          0x000030C2
#define SRST_PRESETN_PMU0PVTM         0x000030C3
#define SRST_PRESETN_PMU_SGRF         0x000030C4
#define SRST_PRESETN_PMU_SGRF_REMAP   0x000030C5
#define SRST_PRESETN_PMU0_HP_TIMER    0x000030C6
#define SRST_RESETN_PMU0_HP_TIMER     0x000030C7
#define SRST_RESETN_PMU0_32K_HP_TIMER 0x000030C8

// PMU1CRU_GATE_CON00(Offset:0x800)
#define PCLK_HDPTX_GRF_GATE               0x00003000
#define PCLK_HDPTX_APB_GATE               0x00003001
#define PCLK_MIPI_DCPHY_GATE              0x00003002
#define PCLK_DCPHY_GRF_GATE               0x00003003
#define PCLK_BOT0_APB2ASB_GATE            0x00003004
#define PCLK_BOT1_APB2ASB_GATE            0x00003005
#define CLK_32K_USB2DEBUG_GATE            0x00003006
#define PCLK_CSIDPHY_GRF_GATE             0x00003007
#define PCLK_CSIDPHY_GATE                 0x00003008
#define PCLK_USBPHY_GRF_0_GATE            0x00003009
#define PCLK_USBPHY_GRF_1_GATE            0x0000300A
#define PCLK_USBDP_GRF_GATE               0x0000300B
#define PCLK_USBDPPHY_GATE                0x0000300C
#define CLK_PMUPHY_REF_SRC_GATE           0x0000300D
#define CLK_USBDP_COMBO_PHY_IMMORTAL_GATE 0x0000300F

// PMU1CRU_GATE_CON01(Offset:0x804)
#define PCLK_VCCIO6_IOC_GATE 0x00003016
#define CLK_HDMITXHPD_GATE   0x0000301D

// PMU1CRU_GATE_CON02(Offset:0x808)
#define PCLK_MPHY_GATE          0x00003020
#define PCLK_MPHY_GRF_GATE      0x00003021
#define PCLK_VCCIO7_IOC_GATE    0x00003023
#define CLK_REF_UFS_CLKOUT_GATE 0x00003025

// PMU1CRU_GATE_CON03(Offset:0x80C)
#define HCLK_PMU1_ROOT_SRC_GATE      0x00003030
#define HCLK_PMU1_CM0_ROOT_SRC_GATE  0x00003031
#define CLK_MATRIX_200M_PMU_SRC_GATE 0x00003032
#define CLK_MATRIX_100M_PMU_SRC_GATE 0x00003033
#define CLK_MATRIX_50M_PMU_SRC_GATE  0x00003034
#define HCLK_PMU1_ROOT_GATE          0x00003035
#define HCLK_PMU_CM0_ROOT_GATE       0x00003038
#define HCLK_PMU1_BIU_GATE           0x00003039
#define PCLK_PMU1_BIU_GATE           0x0000303A
#define HCLK_PMU_CM0_BIU_GATE        0x0000303B
#define FCLK_PMU_CM0_CORE_GATE       0x0000303C
#define CLK_PMU_CM0_RTC_GATE         0x0000303E
#define PCLK_PMU1_GATE               0x0000303F

// PMU1CRU_GATE_CON04(Offset:0x810)
#define PCLK_PMU1_CRU_GATE     0x00003041
#define CLK_PMU1_GATE          0x00003042
#define PCLK_PMU1_GRF_GATE     0x00003043
#define PCLK_PMU1_IOC_GATE     0x00003044
#define PCLK_PMU1WDT_GATE      0x00003045
#define TCLK_PMU1WDT_GATE      0x00003046
#define PCLK_PMUTIMER_GATE     0x00003047
#define CLK_PMUTIMER_ROOT_GATE 0x00003048
#define CLK_PMUTIMER0_GATE     0x00003049
#define CLK_PMUTIMER1_GATE     0x0000304A
#define PCLK_PMU1PWM_GATE      0x0000304B
#define CLK_PMU1PWM_GATE       0x0000304C
#define CLK_PMU1PWM_OSC_GATE   0x0000304D

// PMU1CRU_GATE_CON05(Offset:0x814)
#define PCLK_PMUPHY_ROOT_GATE 0x00003050
#define PCLK_I2C0_GATE        0x00003051
#define CLK_I2C0_GATE         0x00003052
#define SCLK_UART1_GATE       0x00003055
#define PCLK_UART1_GATE       0x00003056
#define CLK_PMU1PWM_RC_GATE   0x00003057
#define CLK_PDM0_GATE         0x0000305D
#define HCLK_PDM0_GATE        0x0000305F

// PMU1CRU_GATE_CON06(Offset:0x818)
#define MCLK_PDM0_GATE       0x00003060
#define HCLK_VAD_GATE        0x00003061
#define CLK_OSCCHK_PVTM_GATE 0x00003064
#define CLK_PDM0_OUT_GATE    0x00003068
#define CLK_HPTIMER_SRC_GATE 0x0000306A

// PMU1CRU_GATE_CON07(Offset:0x81C)
#define PCLK_PMU0_ROOT_SRC_GATE 0x00003070
#define PCLK_PMU0_ROOT_GATE     0x00003071
#define CLK_PMU0_GATE           0x00003072
#define PCLK_PMU0_GATE          0x00003073
#define PCLK_PMU0GRF_GATE       0x00003074
#define PCLK_PMU0IOC_GATE       0x00003075
#define PCLK_GPIO0_GATE         0x00003076
#define DBCLK_GPIO0_GATE        0x00003077
#define CLK_OSC0_PMU1_GATE      0x00003078
#define PCLK_PMU1_ROOT_GATE     0x00003079
#define REF_CLK0_OUT_GATE       0x0000307A
#define REF_CLK1_OUT_GATE       0x0000307B
#define REF_CLK2_OUT_GATE       0x0000307C
#define XIN_OSC0_DIV_GATE       0x0000307D

// PMU1CRU_GATE_CON10(Offset:0x4028)
#define HCLK_PMU_S_ROOT_SRC_GATE 0x000030A0
#define HCLK_PMU_S_ROOT_GATE     0x000030A1
#define HCLK_PMU1_S_BIU_GATE     0x000030A2
#define PCLK_PMU1_OSC_CHK_GATE   0x000030A3
#define HCLK_PMU1_MEM_GATE       0x000030A4
#define PCLK_PMU1_SGRF_GATE      0x000030A5
#define PCLK_PMU1_S_BIU_GATE     0x000030A6

// PMU1CRU_GATE_CON12(Offset:0x4030)
#define PCLK_PMU0_SCRKEYGEN_GATE   0x000030C0
#define CLK_SCRKEYGEN_GATE         0x000030C1
#define CLK_PMU0PVTM_GATE          0x000030C2
#define PCLK_PMU0PVTM_GATE         0x000030C3
#define PCLK_PMU_SGRF_GATE         0x000030C4
#define PCLK_PMU0_HP_TIMER_GATE    0x000030C6
#define CLK_PMU0_HP_TIMER_GATE     0x000030C7
#define CLK_PMU0_32K_HP_TIMER_GATE 0x000030C8
#define PCLK_PMU_S_ROOT_SRC_GATE   0x000030C9
#define PCLK_PMU1_S_ROOT_GATE      0x000030CA
#define PCLK_PMU_S_ROOT_GATE       0x000030CB

// PMU1CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_PMUPHY_REF_SRC_DIV 0x05000300

// PMU1CRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_REF_OSC_MPHY_SEL                  0x02000303
#define CLK_REF_OSC_MPHY_SEL_XIN_OSC0_PLL     0U
#define CLK_REF_OSC_MPHY_SEL_CLK_GPIO_MPHY    1U
#define CLK_REF_OSC_MPHY_SEL_CLK_REF_MPHY_26M 2U

// PMU1CRU_CLKSEL_CON04(Offset:0x310)
#define CLK_MATRIX_100M_PMU_SRC_DIV                       0x05040304
#define CLK_PMU_CM0_RTC_DIV                               0x05090304
#define HCLK_PMU1_ROOT_SRC_SEL                            0x02000304
#define HCLK_PMU1_ROOT_SRC_SEL_CLK_MATRIX_200M_PMU_SRC    0U
#define HCLK_PMU1_ROOT_SRC_SEL_CLK_MATRIX_100M_PMU_SRC    1U
#define HCLK_PMU1_ROOT_SRC_SEL_CLK_MATRIX_50M_PMU_SRC     2U
#define HCLK_PMU1_ROOT_SRC_SEL_XIN_OSC0_FUNC              3U
#define HCLK_PMU_CM0_ROOT_SRC_SEL                         0x02020304
#define HCLK_PMU_CM0_ROOT_SRC_SEL_CLK_MATRIX_200M_PMU_SRC 0U
#define HCLK_PMU_CM0_ROOT_SRC_SEL_CLK_MATRIX_100M_PMU_SRC 1U
#define HCLK_PMU_CM0_ROOT_SRC_SEL_CLK_MATRIX_50M_PMU_SRC  2U
#define HCLK_PMU_CM0_ROOT_SRC_SEL_XIN_OSC0_FUNC           3U
#define CLK_PMU_CM0_RTC_SEL                               0x010E0304
#define CLK_PMU_CM0_RTC_SEL_XIN_OSC0_FUNC                 0U
#define CLK_PMU_CM0_RTC_SEL_CLK_DEEPSLOW                  1U
#define TCLK_PMU1WDT_SEL                                  0x010F0304
#define TCLK_PMU1WDT_SEL_XIN_OSC0_FUNC                    0U
#define TCLK_PMU1WDT_SEL_CLK_DEEPSLOW                     1U

// PMU1CRU_CLKSEL_CON05(Offset:0x314)
#define CLK_PMUTIMER_ROOT_SEL                         0x02000305
#define CLK_PMUTIMER_ROOT_SEL_CLK_MATRIX_100M_PMU_SRC 0U
#define CLK_PMUTIMER_ROOT_SEL_XIN_OSC0_FUNC           1U
#define CLK_PMUTIMER_ROOT_SEL_CLK_DEEPSLOW            2U
#define CLK_PMU1PWM_SEL                               0x02020305
#define CLK_PMU1PWM_SEL_CLK_MATRIX_100M_PMU_SRC       0U
#define CLK_PMU1PWM_SEL_CLK_MATRIX_50M_PMU_SRC        1U
#define CLK_PMU1PWM_SEL_XIN_OSC0_FUNC                 2U

// PMU1CRU_CLKSEL_CON06(Offset:0x318)
#define CLK_I2C0_SEL                         0x02070306
#define CLK_I2C0_SEL_CLK_MATRIX_200M_PMU_SRC 0U
#define CLK_I2C0_SEL_CLK_MATRIX_100M_PMU_SRC 1U
#define CLK_I2C0_SEL_CLK_MATRIX_50M_PMU_SRC  2U
#define CLK_I2C0_SEL_XIN_OSC0_FUNC           3U

// PMU1CRU_CLKSEL_CON08(Offset:0x320)
#define SCLK_UART1_SEL                   0x01000308
#define SCLK_UART1_SEL_CLK_UART1_SRC_TOP 0U
#define SCLK_UART1_SEL_XIN_OSC0_FUNC     1U

// PMU1CRU_CLKSEL_CON11(Offset:0x32C)
#define CLK_HPTIMER_SRC_DIV               0x0501030B
#define CLK_HPTIMER_SRC_SEL               0x0106030B
#define CLK_HPTIMER_SRC_SEL_CLK_CPLL_MUX  0U
#define CLK_HPTIMER_SRC_SEL_XIN_OSC0_FUNC 1U

// PMU1CRU_CLKSEL_CON20(Offset:0x350)
#define PCLK_PMU0_ROOT_SRC_SEL                         0x02000314
#define PCLK_PMU0_ROOT_SRC_SEL_CLK_MATRIX_100M_PMU_SRC 0U
#define PCLK_PMU0_ROOT_SRC_SEL_CLK_MATRIX_50M_PMU_SRC  1U
#define PCLK_PMU0_ROOT_SRC_SEL_XIN_OSC0_FUNC           2U
#define DBCLK_GPIO0_SEL                                0x01020314

// PMU1CRU_CLKSEL_CON21(Offset:0x354)
#define XIN_OSC0_DIV_DIV 0x20000315

// PMU1CRU_CLKSEL_CON30(Offset:0x4000)
#define HCLK_PMU_S_ROOT_SRC_SEL                         0x0200031E
#define HCLK_PMU_S_ROOT_SRC_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_PMU_S_ROOT_SRC_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_PMU_S_ROOT_SRC_SEL_XIN_OSC0_FUNC           2U

// PMU1CRU_CLKSEL_CON32(Offset:0x4008)
#define CLK_PVTM_32K_DIV                                0x0C010320
#define PCLK_PMU_S_ROOT_SRC_SEL                         0x01000320
#define PCLK_PMU_S_ROOT_SRC_SEL_CLK_MATRIX_SEC_116M_SRC 0U
#define PCLK_PMU_S_ROOT_SRC_SEL_XIN_OSC0_FUNC           1U

// ======================= DDR0CRU module definition bank=4 =======================
// DDR0CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH0 0x00004001
#define SRST_RESETN_DDRPHY2X_CH0    0x00004002
#define SRST_PRESETN_DDR_CRU_CH0    0x00004003
#define SRST_PRESETN_DDRPHY_CH0     0x00004004

// DDR0CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH0_GATE   0x00004003
#define PCLK_DDRPHY_CH0_GATE    0x00004004
#define CLK_OSC_DDRPHY_CH0_GATE 0x00004005

// DDR0CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH0_SEL              0x01000400
#define CLK_DDRPHY2X_CH0_SEL_CLK_D0APLL_T 0U
#define CLK_DDRPHY2X_CH0_SEL_CLK_D0BPLL   1U

// ======================= DDR1CRU module definition bank=5 =======================
// DDR1CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH1 0x00005001
#define SRST_RESETN_DDRPHY2X_CH1    0x00005002
#define SRST_PRESETN_DDR_CRU_CH1    0x00005003
#define SRST_PRESETN_DDRPHY_CH1     0x00005004

// DDR1CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH1_GATE   0x00005003
#define PCLK_DDRPHY_CH1_GATE    0x00005004
#define CLK_OSC_DDRPHY_CH1_GATE 0x00005005

// DDR1CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH1_SEL              0x01000500
#define CLK_DDRPHY2X_CH1_SEL_CLK_D1APLL_T 0U
#define CLK_DDRPHY2X_CH1_SEL_CLK_D1BPLL   1U

// ===================== BIGCORECRU module definition bank=6 ======================
// BIGCORECRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_REF_PVTPLL_BIGCORE 0x00006001
#define SRST_PRESETN_BIGCORE_BIU       0x00006005
#define SRST_PRESETN_BIGCORE_GRF       0x00006007
#define SRST_PRESETN_BIGCORE_CRU       0x00006008
#define SRST_PRESETN_PVTPLL_BIGCORE    0x00006009
#define SRST_NBIGCOREPORESET0          0x0000600E
#define SRST_NBIGCOREPORESET1          0x0000600F

// BIGCORECRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_NBIGCOREPORESET2       0x00006010
#define SRST_NBIGCOREPORESET3       0x00006011
#define SRST_NBIGCORESET0           0x00006012
#define SRST_NBIGCORESET1           0x00006013
#define SRST_NBIGCORESET2           0x00006014
#define SRST_NBIGCORESET3           0x00006015
#define SRST_NL2RESET_BIGCORE       0x00006016
#define SRST_PRESETN_DBG_BIGCORE    0x00006018
#define SRST_ARESETN_ADB400_A72_CCI 0x0000601B

// BIGCORECRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_NBIGCOREPORESET0_AC 0x00006030
#define SRST_NBIGCOREPORESET1_AC 0x00006031
#define SRST_NBIGCOREPORESET2_AC 0x00006032
#define SRST_NBIGCOREPORESET3_AC 0x00006033
#define SRST_NBIGCORESET0_AC     0x00006034
#define SRST_NBIGCORESET1_AC     0x00006035
#define SRST_NBIGCORESET2_AC     0x00006036
#define SRST_NBIGCORESET3_AC     0x00006037
#define SRST_NL2RESET_BIGCORE_AC 0x00006038

// BIGCORECRU_GATE_CON00(Offset:0x800)
#define CLK_REF_PVTPLL_BIGCORE_GATE 0x00006001
#define PCLK_BIGCORE_ROOT_GATE      0x00006004
#define PCLK_BIGCORE_BIU_GATE       0x00006005
#define PCLK_BIGCORE_GRF_GATE       0x00006007
#define PCLK_BIGCORE_CRU_GATE       0x00006008
#define PCLK_PVTPLL_BIGCORE_GATE    0x00006009
#define CLK_BIGCORE_CLEAN_GATE      0x0000600B
#define CLK_BIGCORE_SRC_GATE        0x0000600D
#define CLK_BIGCORE_GATE            0x0000600E

// BIGCORECRU_GATE_CON01(Offset:0x804)
#define ACLK_M_BIGCORE_GATE      0x00006017
#define PCLK_DBG_BIGCORE_GATE    0x00006018
#define CLK_SCANHS_BIGCORE_GATE  0x0000601A
#define ACLK_ADB400_A72_CCI_GATE 0x0000601B

// BIGCORECRU_CLKSEL_CON00(Offset:0x300)
#define PCLK_BIGCORE_ROOT_DIV              0x05070600
#define PCLK_BIGCORE_ROOT_SEL              0x010C0600
#define PCLK_BIGCORE_ROOT_SEL_CLK_GPLL_MUX 0U
#define PCLK_BIGCORE_ROOT_SEL_CLK_BPLL_MUX 1U

// BIGCORECRU_CLKSEL_CON01(Offset:0x304)
#define MBIST_CLK_CLK_BIGCORE_SRC_DIV              0x03000601
#define CLK_BIGCORE_SRC_DIV                        0x05070601
#define CLK_BIGCORE_SRC_SEL                        0x020C0601
#define CLK_BIGCORE_SRC_SEL_CLK_BPLL_MUX           0U
#define CLK_BIGCORE_SRC_SEL_CLK_GPLL_MUX           1U
#define CLK_BIGCORE_SRC_SEL_CLK_BIGCORE_PVTPLL_SRC 2U
#define CLK_BIGCORE_SEL                            0x020E0601
#define CLK_BIGCORE_SEL_CLK_BIGCORE_SRC_OUT        0U
#define CLK_BIGCORE_SEL_CLK_BIGCORE_PVTPLL_SRC     1U
#define CLK_BIGCORE_SEL_CLK_BIGCORE_CLEAN          2U

// BIGCORECRU_CLKSEL_CON02(Offset:0x308)
#define ACLK_M_BIGCORE_DIV                            0x05000602
#define CLK_BIGCORE_PVTPLL_SRC_SEL                    0x01050602
#define CLK_BIGCORE_PVTPLL_SRC_SEL_CLK_DEEPSLOW       0U
#define CLK_BIGCORE_PVTPLL_SRC_SEL_CLK_BIGCORE_PVTPLL 1U

// BIGCORECRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_SCANHS_ACLK_M_BIGCORE_DIV 0x05000603

// ===================== LITCORECRU module definition bank=7 ======================
// LITCORECRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_REF_LITCORE_PVTPLL 0x00007000
#define SRST_NLITCOREPORESET0          0x00007005
#define SRST_NLITCOREPORESET1          0x00007006
#define SRST_NLITCOREPORESET2          0x00007007
#define SRST_NLITCOREPORESET3          0x00007008
#define SRST_NLITCORESET0              0x00007009
#define SRST_NLITCORESET1              0x0000700A
#define SRST_NLITCORESET2              0x0000700B
#define SRST_NLITCORESET3              0x0000700C
#define SRST_NL2RESET_LITCORE          0x0000700D
#define SRST_PRESETN_DBG_LITCORE       0x0000700F

// LITCORECRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_PRESETN_LITCORE_GRF    0x00007010
#define SRST_PRESETN_LITCORE_BIU    0x00007011
#define SRST_ARESETN_ADB400_A53_CCI 0x00007012
#define SRST_PRESETN_PVTPLL_LITCORE 0x00007013
#define SRST_PRESETN_LITCORE_CRU    0x00007014

// LITCORECRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_NLITCOREPORESET0_AC 0x00007030
#define SRST_NLITCOREPORESET1_AC 0x00007031
#define SRST_NLITCOREPORESET2_AC 0x00007032
#define SRST_NLITCOREPORESET3_AC 0x00007033
#define SRST_NLITCORESET0_AC     0x00007034
#define SRST_NLITCORESET1_AC     0x00007035
#define SRST_NLITCORESET2_AC     0x00007036
#define SRST_NLITCORESET3_AC     0x00007037
#define SRST_NL2RESET_LITCORE_AC 0x00007038

// LITCORECRU_GATE_CON00(Offset:0x800)
#define CLK_REF_PVTPLL_LITCORE_GATE 0x00007000
#define CLK_LITCORE_CLEAN_GATE      0x00007001
#define CLK_LITCORE_SRC_GATE        0x00007002
#define PCLK_LITCORE_ROOT_GATE      0x00007004
#define CLK_LITCORE_GATE            0x00007005
#define ACLK_M_LITCORE_GATE         0x0000700E
#define PCLK_DBG_LITCORE_GATE       0x0000700F

// LITCORECRU_GATE_CON01(Offset:0x804)
#define PCLK_LITCORE_GRF_GATE    0x00007010
#define PCLK_LITCORE_BIU_GATE    0x00007011
#define ACLK_ADB400_A53_CCI_GATE 0x00007012
#define PCLK_PVTPLL_LITCORE_GATE 0x00007013
#define PCLK_LITCORE_CRU_GATE    0x00007014
#define CLK_SCANHS_LITCORE_GATE  0x00007015

// LITCORECRU_CLKSEL_CON00(Offset:0x300)
#define MBIST_CLK_CLK_LITCORE_SRC_DIV              0x03040700
#define CLK_LITCORE_SRC_DIV                        0x05070700
#define CLK_LITCORE_SRC_SEL                        0x020C0700
#define CLK_LITCORE_SRC_SEL_CLK_LPLL_MUX           0U
#define CLK_LITCORE_SRC_SEL_CLK_GPLL_MUX           1U
#define CLK_LITCORE_SRC_SEL_CLK_LITCORE_PVTPLL_SRC 2U

// LITCORECRU_CLKSEL_CON01(Offset:0x304)
#define PCLK_LITCORE_ROOT_DIV                         0x05000701
#define ACLK_M_LITCORE_DIV                            0x05080701
#define PCLK_LITCORE_ROOT_SEL                         0x01050701
#define PCLK_LITCORE_ROOT_SEL_CLK_GPLL_MUX            0U
#define PCLK_LITCORE_ROOT_SEL_CLK_LPLL_MUX            1U
#define CLK_LITCORE_SEL                               0x02060701
#define CLK_LITCORE_SEL_CLK_LITCORE_SRC_OUT           0U
#define CLK_LITCORE_SEL_CLK_LITCORE_PVTPLL_SRC        1U
#define CLK_LITCORE_SEL_CLK_LITCORE_CLEAN             2U
#define CLK_LITCORE_PVTPLL_SRC_SEL                    0x010D0701
#define CLK_LITCORE_PVTPLL_SRC_SEL_CLK_DEEPSLOW       0U
#define CLK_LITCORE_PVTPLL_SRC_SEL_CLK_LITCORE_PVTPLL 1U

// LITCORECRU_CLKSEL_CON02(Offset:0x308)
#define PCLK_DBG_LITCORE_DIV 0x05000702

// LITCORECRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_SCANHS_PCLK_DBG_LITCORE_DIV 0x05000703
#define CLK_SCANHS_ACLK_M_LITCORE_DIV   0x05050703

// ======================= CCICRU module definition bank=8 ========================
// CCICRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_ARESETN_CPE     0x0000801C
#define SRST_PRESETN_CCI_BIU 0x0000801D
#define SRST_ARESETN_CCI_BIU 0x0000801E
#define SRST_PRESETN_DBG_M   0x0000801F

// CCICRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_PRESETN_DBG_SYS        0x00008020
#define SRST_PRESETN_CCI_GRF        0x00008021
#define SRST_PRESETN_CCI_CRU        0x00008022
#define SRST_ARESETN_CCI            0x00008023
#define SRST_PORESETN_JTAG          0x00008024
#define SRST_ARESETN_CCI_DDRSCH_BIU 0x00008025
#define SRST_ARESETN_ADB400_CCI_A72 0x00008026
#define SRST_ARESETN_ADB400_CCI_A53 0x00008027
#define SRST_PRESETN_PVTPLL_CCI     0x00008028
#define SRST_PRESETN_CCI_DDRSCH_BIU 0x0000802A
#define SRST_PRESETN_DBG_M_BIU      0x0000802B
#define SRST_RESETN_REF_CCI_PVTPLL  0x0000802C

// CCICRU_GATE_CON01(Offset:0x804)
#define PCLK_CCI_ROOT_GATE 0x0000801A
#define ACLK_CCI_ROOT_GATE 0x0000801B
#define ACLK_CPE_GATE      0x0000801C
#define PCLK_CCI_BIU_GATE  0x0000801D
#define ACLK_CCI_BIU_GATE  0x0000801E
#define PCLK_DBG_M_GATE    0x0000801F

// CCICRU_GATE_CON02(Offset:0x808)
#define PCLK_DBG_SYS_GATE        0x00008020
#define PCLK_CCI_GRF_GATE        0x00008021
#define PCLK_CCI_CRU_GATE        0x00008022
#define ACLK_CCI_GATE            0x00008023
#define ACLK_CCI_DDRSCH_BIU_GATE 0x00008025
#define ACLK_ADB400_CCI_A72_GATE 0x00008026
#define ACLK_ADB400_CCI_A53_GATE 0x00008027
#define PCLK_PVTPLL_CCI_GATE     0x00008028
#define PCLK_CCI_DDRSCH_BIU_GATE 0x0000802A
#define PCLK_DBG_M_BIU_GATE      0x0000802B
#define CLK_REF_PVTPLL_CCI_GATE  0x0000802C

// CCICRU_CLKSEL_CON04(Offset:0x310)
#define PCLK_CCI_ROOT_DIV                     0x05000804
#define ACLK_CCI_ROOT_DIV                     0x05070804
#define PCLK_CCI_ROOT_SEL                     0x02050804
#define PCLK_CCI_ROOT_SEL_XIN_OSC0_FUNC       0U
#define PCLK_CCI_ROOT_SEL_CLK_CCI_PVTPLL_SRC  1U
#define PCLK_CCI_ROOT_SEL_CLK_GPLL_MUX        2U
#define PCLK_CCI_ROOT_SEL_CLK_LPLL            3U
#define ACLK_CCI_ROOT_SEL                     0x020C0804
#define ACLK_CCI_ROOT_SEL_XIN_OSC0_FUNC       0U
#define ACLK_CCI_ROOT_SEL_CLK_CCI_PVTPLL_SRC  1U
#define ACLK_CCI_ROOT_SEL_CLK_GPLL_MUX        2U
#define ACLK_CCI_ROOT_SEL_CLK_LPLL            3U
#define CLK_CCI_PVTPLL_SRC_SEL                0x010E0804
#define CLK_CCI_PVTPLL_SRC_SEL_CLK_DEEPSLOW   0U
#define CLK_CCI_PVTPLL_SRC_SEL_CLK_CCI_PVTPLL 1U

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* __RK3576_H */
