// Seed: 3100412939
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4, id_5, id_6;
endmodule
macromodule module_1 (
    input wand  id_0,
    input tri1  id_1,
    input wire  id_2,
    input uwire id_3
);
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wand id_9
    , id_18,
    input tri0 id_10,
    inout wand id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    output supply1 id_16
);
  assign id_5.id_18 = id_4 == id_8;
  assign id_9 = id_7;
  module_0();
  wire id_19;
  wire id_20;
  xor (id_0, id_1, id_10, id_11, id_12, id_13, id_14, id_18, id_2, id_3, id_4, id_7, id_8);
endmodule
