{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1379540786394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1379540786397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 23:46:26 2013 " "Processing started: Wed Sep 18 23:46:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1379540786397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1379540786397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_g11 -c lab1_g11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_g11 -c lab1_g11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1379540786397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1379540787351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_src/tb_lab1_g11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_src/tb_lab1_g11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_lab1_g11-testbench " "Found design unit 1: tb_lab1_g11-testbench" {  } { { "vhdl_src/tb_lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/tb_lab1_g11.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379540788733 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_lab1_g11 " "Found entity 1: tb_lab1_g11" {  } { { "vhdl_src/tb_lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/tb_lab1_g11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379540788733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379540788733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_src/lab1_g11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_src/lab1_g11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_g11-top_level " "Found design unit 1: lab1_g11-top_level" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379540788774 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_g11 " "Found entity 1: lab1_g11" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379540788774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379540788774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_g11 " "Elaborating entity \"lab1_g11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1379540788950 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR lab1_g11.vhd(9) " "VHDL Signal Declaration warning at lab1_g11.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379540788953 "|lab1_g11"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379540792325 "|lab1_g11|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1379540792325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1379540794009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379540794009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379540797072 "|lab1_g11|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379540797072 "|lab1_g11|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379540797072 "|lab1_g11|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vhdl_src/lab1_g11.vhd" "" { Text "E:/Semester 9/FYS4220/fys4220/lab1_g11/vhdl_src/lab1_g11.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379540797072 "|lab1_g11|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1379540797072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1379540797086 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1379540797086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1379540797086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1379540797086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1379540797275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 23:46:37 2013 " "Processing ended: Wed Sep 18 23:46:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1379540797275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1379540797275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1379540797275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1379540797275 ""}
