TRACE::2020-10-08.19:12:42::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:42::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:42::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:44::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:44::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-08.19:12:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-08.19:12:46::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test"
		}]
}
TRACE::2020-10-08.19:12:46::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-08.19:12:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-08.19:12:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-08.19:12:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:46::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-08.19:12:46::SCWPlatform::Generating the sources  .
TRACE::2020-10-08.19:12:46::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-08.19:12:46::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-08.19:12:46::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::mss does not exists at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::Writing mss at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:46::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-08.19:12:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-08.19:12:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-08.19:12:46::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-08.19:12:56::SCWPlatform::Generating sources Done.
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-08.19:12:56::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-08.19:12:56::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-08.19:12:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-08.19:12:56::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-08.19:12:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-08.19:12:56::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-08.19:12:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-08.19:12:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-08.19:12:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:56::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::mss does not exists at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Writing mss at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:56::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:12:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-08.19:12:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-08.19:12:56::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:12:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-08.19:12:58::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-08.19:12:58::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-08.19:12:58::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-08.19:12:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-08.19:12:58::SCWMssOS::Writing the mss file completed E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-08.19:12:58::SCWPlatform::Started generating the artifacts platform emio_test
TRACE::2020-10-08.19:12:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-08.19:12:58::SCWPlatform::Started generating the artifacts for system configuration emio_test
LOG::2020-10-08.19:12:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-08.19:12:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-08.19:12:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:12:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-08.19:12:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-08.19:12:58::SCWSystem::Not a boot domain 
LOG::2020-10-08.19:12:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-08.19:12:58::SCWDomain::Generating domain artifcats
TRACE::2020-10-08.19:12:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-08.19:12:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/qemu/
TRACE::2020-10-08.19:12:58::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/standalone_domain/qemu/
TRACE::2020-10-08.19:12:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:12:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:12:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-08.19:12:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-08.19:12:58::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-08.19:12:58::SCWMssOS::Copying to export directory.
TRACE::2020-10-08.19:12:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-08.19:12:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-08.19:12:58::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-08.19:12:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-08.19:12:58::SCWSystem::Completed Processing the sysconfig emio_test
LOG::2020-10-08.19:12:58::SCWPlatform::Completed generating the artifacts for system configuration emio_test
TRACE::2020-10-08.19:12:58::SCWPlatform::Started preparing the platform 
TRACE::2020-10-08.19:12:58::SCWSystem::Writing the bif file for system config emio_test
TRACE::2020-10-08.19:12:58::SCWSystem::dir created 
TRACE::2020-10-08.19:12:58::SCWSystem::Writing the bif 
TRACE::2020-10-08.19:12:58::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-08.19:12:58::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-08.19:12:58::SCWPlatform::Completed generating the platform
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-08.19:12:58::SCWPlatform::updated the xpfm file.
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:58::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:58::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:58::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:58::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:58::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:59::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:12:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:12:59::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:12:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:12:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:12:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:12:59::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:12:59::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-08.19:12:59::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:12:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:12:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:13:00::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:13:00::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:13:00::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-08.19:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-08.19:13:00::SCWPlatform::Clearing the existing platform
TRACE::2020-10-08.19:13:00::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-08.19:13:00::SCWBDomain::clearing the fsbl build
TRACE::2020-10-08.19:13:00::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:00::SCWSystem::Clearing the domains completed.
TRACE::2020-10-08.19:13:00::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform location is E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:00::SCWPlatform::Removing the HwDB with name E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:01::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:01::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:01::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:01::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:01::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWReader::Active system found as  emio_test
TRACE::2020-10-08.19:13:03::SCWReader::Handling sysconfig emio_test
TRACE::2020-10-08.19:13:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-08.19:13:03::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-08.19:13:03::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-08.19:13:03::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-08.19:13:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-08.19:13:03::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:03::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:03::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-08.19:13:03::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:13:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:13:03::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:13:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-08.19:13:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:03::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWReader::No isolation master present  
TRACE::2020-10-08.19:13:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-08.19:13:03::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-08.19:13:03::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:03::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-08.19:13:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-08.19:13:03::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:13:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:13:03::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:13:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-08.19:13:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:13:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:13:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:13:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:13:03::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:13:03::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:13:03::SCWReader::No isolation master present  
LOG::2020-10-08.19:30:52::SCWPlatform::Started generating the artifacts platform emio_test
TRACE::2020-10-08.19:30:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-08.19:30:52::SCWPlatform::Started generating the artifacts for system configuration emio_test
LOG::2020-10-08.19:30:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-08.19:30:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-08.19:30:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:30:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-08.19:30:52::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:30:52::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:30:52::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:30:52::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:30:52::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:30:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:30:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:30:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:30:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:30:52::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:30:52::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:30:52::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:30:52::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-08.19:30:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:30:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:30:52::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl & make 
TRACE::2020-10-08.19:30:52::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-08.19:30:52::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:30:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:30:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:30:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:30:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:30:52::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:30:52::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:30:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:30:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:30:52::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:30:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:30:52::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:30:52::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:30:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:30:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:30:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:30:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:30:52::SCWBDomain::/src'

TRACE::2020-10-08.19:30:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:30:52::SCWBDomain::src'

TRACE::2020-10-08.19:30:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:30:53::SCWBDomain::6/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:30:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:30:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:30:53::SCWBDomain::src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:30:53::SCWBDomain::7/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:30:53::SCWBDomain::2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:30:53::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:30:53::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:30:53::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:30:53::SCWBDomain::_2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:30:53::SCWBDomain::2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:30:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:30:53::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:30:53::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:30:53::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:30:53::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:30:53::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:30:53::SCWBDomain::4/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:30:53::SCWBDomain::3/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:30:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:30:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:30:53::SCWBDomain::6/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:30:53::SCWBDomain::/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:30:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:30:53::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:30:53::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:30:53::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:30:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:30:53::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:30:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:30:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:30:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:30:54::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:30:54::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:30:54::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:30:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:30:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:30:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:30:54::SCWBDomain::/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:30:54::SCWBDomain::src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:30:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:30:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:30:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:30:54::SCWBDomain::6/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:30:54::SCWBDomain::/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:30:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:30:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:30:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:30:54::SCWBDomain::/src'

TRACE::2020-10-08.19:30:54::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-08.19:30:55::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:30:55::SCWBDomain::src'

TRACE::2020-10-08.19:30:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:30:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:30:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:30:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:30:55::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:30:55::SCWBDomain::7/src'

TRACE::2020-10-08.19:30:55::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-08.19:30:56::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:30:56::SCWBDomain::/src'

TRACE::2020-10-08.19:30:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:30:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:30:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:30:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:30:56::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:30:56::SCWBDomain::2/src'

TRACE::2020-10-08.19:30:56::SCWBDomain::"Compiling scugic"

TRACE::2020-10-08.19:30:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:30:57::SCWBDomain::/src'

TRACE::2020-10-08.19:30:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:30:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:30:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:30:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:30:57::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:30:57::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-08.19:30:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:30:57::SCWBDomain::_2/src'

TRACE::2020-10-08.19:30:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:30:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:30:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:30:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:30:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:30:57::SCWBDomain::2/src'

TRACE::2020-10-08.19:30:57::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-08.19:30:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:30:58::SCWBDomain::/src'

TRACE::2020-10-08.19:30:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:30:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:30:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:30:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:30:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:30:58::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:30:58::SCWBDomain::"Compiling standalone"

TRACE::2020-10-08.19:31:01::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:31:01::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:31:01::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:31:01::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:31:01::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:31:01::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:31:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:31:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:01::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:31:01::SCWBDomain::4/src'

TRACE::2020-10-08.19:31:01::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-08.19:31:02::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:31:02::SCWBDomain::/src'

TRACE::2020-10-08.19:31:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:31:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:02::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:31:02::SCWBDomain::3/src'

TRACE::2020-10-08.19:31:02::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-08.19:31:02::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:31:02::SCWBDomain::/src'

TRACE::2020-10-08.19:31:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:31:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:02::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:31:02::SCWBDomain::6/src'

TRACE::2020-10-08.19:31:02::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:31:02::SCWBDomain::/src'

TRACE::2020-10-08.19:31:02::SCWBDomain::'Finished building libraries'

TRACE::2020-10-08.19:31:02::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:31:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-08.19:31:02::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-08.19:31:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:31:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:31:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:31:02::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:31:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-08.19:31:02::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:31:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:31:02::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-08.19:31:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:31:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:31:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:31:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-08.19:31:03::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:31:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-08.19:31:03::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:31:03::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-08.19:31:03::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-08.19:31:03::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-08.19:31:03::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzyn
TRACE::2020-10-08.19:31:03::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-08.19:31:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-08.19:31:04::SCWSystem::Not a boot domain 
LOG::2020-10-08.19:31:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-08.19:31:04::SCWDomain::Generating domain artifcats
TRACE::2020-10-08.19:31:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-08.19:31:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/qemu/
TRACE::2020-10-08.19:31:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/standalone_domain/qemu/
TRACE::2020-10-08.19:31:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-08.19:31:04::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:04::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:04::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:04::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:31:04::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:31:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:31:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:31:04::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:04::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:31:04::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:04::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:31:04::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:31:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-08.19:31:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-08.19:31:04::SCWMssOS::doing bsp build ... 
TRACE::2020-10-08.19:31:04::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:31:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:31:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:31:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:31:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:31:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:31:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:31:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:31:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:31:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:31:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:31:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:31:04::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:31:04::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:31:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:31:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:31:04::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:31:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:31:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:31:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:31:05::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:31:05::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:31:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:31:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:05::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-08.19:31:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:31:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:31:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:31:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:06::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-08.19:31:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:31:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:06::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-08.19:31:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:31:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:07::SCWMssOS::"Compiling scugic"

TRACE::2020-10-08.19:31:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:31:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:31:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:31:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:08::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-08.19:31:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:31:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:08::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-08.19:31:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:31:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:31:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:31:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:31:09::SCWMssOS::"Compiling standalone"

TRACE::2020-10-08.19:31:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:31:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:31:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:31:12::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-08.19:31:13::SCWMssOS::'Finished building libraries'

TRACE::2020-10-08.19:31:13::SCWMssOS::Copying to export directory.
TRACE::2020-10-08.19:31:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-08.19:31:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-08.19:31:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-08.19:31:13::SCWSystem::Completed Processing the sysconfig emio_test
LOG::2020-10-08.19:31:13::SCWPlatform::Completed generating the artifacts for system configuration emio_test
TRACE::2020-10-08.19:31:13::SCWPlatform::Started preparing the platform 
TRACE::2020-10-08.19:31:13::SCWSystem::Writing the bif file for system config emio_test
TRACE::2020-10-08.19:31:13::SCWSystem::dir created 
TRACE::2020-10-08.19:31:13::SCWSystem::Writing the bif 
TRACE::2020-10-08.19:31:13::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-08.19:31:13::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-08.19:31:13::SCWPlatform::Completed generating the platform
TRACE::2020-10-08.19:31:13::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:31:13::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:31:13::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:31:13::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:31:13::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:31:13::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:31:13::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:31:13::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:31:13::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:31:13::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-08.19:31:13::SCWPlatform::updated the xpfm file.
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:31:13::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:31:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:31:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:31:13::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:31:13::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:31:13::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:40:46::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl & make clean
TRACE::2020-10-08.19:40:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-08.19:40:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-08.19:40:46::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-10-08.19:40:46::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-10-08.19:40:46::SCWMssOS::cleaning the bsp 
TRACE::2020-10-08.19:40:46::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-08.19:40:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-08.19:40:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-08.19:40:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-08.19:40:47::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-10-08.19:40:57::SCWPlatform::Started generating the artifacts platform emio_test
TRACE::2020-10-08.19:40:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-08.19:40:57::SCWPlatform::Started generating the artifacts for system configuration emio_test
LOG::2020-10-08.19:40:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-08.19:40:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-08.19:40:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:40:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-08.19:40:57::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:40:57::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:40:57::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:40:57::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:40:57::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:40:57::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:40:57::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:40:57::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:40:57::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:40:57::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-08.19:40:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:40:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:40:57::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl & make 
TRACE::2020-10-08.19:40:57::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-08.19:40:57::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:40:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:40:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:40:57::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:40:57::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:40:57::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:40:57::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:40:57::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:40:57::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:40:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:40:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:40:57::SCWBDomain::src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:40:57::SCWBDomain::6/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:40:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:40:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:40:57::SCWBDomain::src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:40:57::SCWBDomain::7/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:40:57::SCWBDomain::2/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:40:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:40:57::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:40:57::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:40:57::SCWBDomain::_2/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:40:57::SCWBDomain::2/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:40:57::SCWBDomain::/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:40:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:40:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:40:57::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:40:57::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:40:57::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:40:57::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:40:57::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:40:58::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:40:58::SCWBDomain::4/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:40:58::SCWBDomain::/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:40:58::SCWBDomain::3/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:40:58::SCWBDomain::/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:40:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:40:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:40:58::SCWBDomain::6/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:40:58::SCWBDomain::/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:40:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:40:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:40:58::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:40:58::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:40:58::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:40:58::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:40:58::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:40:58::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:40:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:40:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:40:58::SCWBDomain::/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:40:58::SCWBDomain::src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:40:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:40:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:40:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:40:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:40:58::SCWBDomain::6/src'

TRACE::2020-10-08.19:40:58::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-08.19:40:59::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:40:59::SCWBDomain::/src'

TRACE::2020-10-08.19:40:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:40:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:40:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:40:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:40:59::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:40:59::SCWBDomain::/src'

TRACE::2020-10-08.19:40:59::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-08.19:40:59::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:40:59::SCWBDomain::src'

TRACE::2020-10-08.19:40:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:40:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:40:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:40:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:40:59::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:40:59::SCWBDomain::7/src'

TRACE::2020-10-08.19:40:59::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-08.19:41:00::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:41:00::SCWBDomain::/src'

TRACE::2020-10-08.19:41:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:41:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:00::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:41:00::SCWBDomain::2/src'

TRACE::2020-10-08.19:41:00::SCWBDomain::"Compiling scugic"

TRACE::2020-10-08.19:41:01::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:41:01::SCWBDomain::/src'

TRACE::2020-10-08.19:41:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:41:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:41:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:41:01::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:01::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:41:01::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:41:01::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-08.19:41:01::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:41:01::SCWBDomain::_2/src'

TRACE::2020-10-08.19:41:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:41:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:01::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:41:01::SCWBDomain::2/src'

TRACE::2020-10-08.19:41:02::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-08.19:41:02::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:41:02::SCWBDomain::/src'

TRACE::2020-10-08.19:41:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:41:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:41:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:41:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:02::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:41:02::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:41:02::SCWBDomain::"Compiling standalone"

TRACE::2020-10-08.19:41:05::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:41:05::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:41:05::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:41:05::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:41:05::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:41:05::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:41:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:41:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:05::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:41:05::SCWBDomain::4/src'

TRACE::2020-10-08.19:41:05::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-08.19:41:06::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:41:06::SCWBDomain::/src'

TRACE::2020-10-08.19:41:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:41:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:06::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:41:06::SCWBDomain::3/src'

TRACE::2020-10-08.19:41:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-08.19:41:06::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:41:06::SCWBDomain::/src'

TRACE::2020-10-08.19:41:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:41:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:06::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:41:06::SCWBDomain::6/src'

TRACE::2020-10-08.19:41:06::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:41:06::SCWBDomain::/src'

TRACE::2020-10-08.19:41:06::SCWBDomain::'Finished building libraries'

TRACE::2020-10-08.19:41:06::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:41:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-08.19:41:06::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-08.19:41:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:41:06::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:41:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-08.19:41:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:41:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-08.19:41:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:41:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:41:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:41:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:41:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-08.19:41:07::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:41:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-08.19:41:07::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:41:07::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-08.19:41:07::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-08.19:41:07::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-08.19:41:07::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzyn
TRACE::2020-10-08.19:41:07::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-08.19:41:08::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-08.19:41:08::SCWSystem::Not a boot domain 
LOG::2020-10-08.19:41:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-08.19:41:08::SCWDomain::Generating domain artifcats
TRACE::2020-10-08.19:41:08::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-08.19:41:08::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/qemu/
TRACE::2020-10-08.19:41:08::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/standalone_domain/qemu/
TRACE::2020-10-08.19:41:08::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-08.19:41:08::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:08::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:08::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:08::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:41:08::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:41:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:41:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:41:08::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:08::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:41:08::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:08::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:41:08::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:41:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-08.19:41:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-08.19:41:08::SCWMssOS::doing bsp build ... 
TRACE::2020-10-08.19:41:08::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:41:08::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:41:08::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:41:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:41:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:41:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:41:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:41:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:41:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:41:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:41:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:41:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:41:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:41:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:41:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:41:08::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:41:08::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:41:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:41:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:41:08::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:41:08::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:41:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:41:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:41:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:41:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:08::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:41:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:41:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:41:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:41:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:41:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:41:09::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:41:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:09::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-08.19:41:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:41:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:41:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:41:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:10::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-08.19:41:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:41:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:10::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-08.19:41:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:41:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:11::SCWMssOS::"Compiling scugic"

TRACE::2020-10-08.19:41:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:41:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:41:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:41:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:12::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-08.19:41:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:41:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:12::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-08.19:41:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:41:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:41:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:41:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:41:13::SCWMssOS::"Compiling standalone"

TRACE::2020-10-08.19:41:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:41:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:41:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:41:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:41:16::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-08.19:41:17::SCWMssOS::'Finished building libraries'

TRACE::2020-10-08.19:41:17::SCWMssOS::Copying to export directory.
TRACE::2020-10-08.19:41:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-08.19:41:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-08.19:41:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-08.19:41:17::SCWSystem::Completed Processing the sysconfig emio_test
LOG::2020-10-08.19:41:17::SCWPlatform::Completed generating the artifacts for system configuration emio_test
TRACE::2020-10-08.19:41:17::SCWPlatform::Started preparing the platform 
TRACE::2020-10-08.19:41:17::SCWSystem::Writing the bif file for system config emio_test
TRACE::2020-10-08.19:41:17::SCWSystem::dir created 
TRACE::2020-10-08.19:41:17::SCWSystem::Writing the bif 
TRACE::2020-10-08.19:41:17::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-08.19:41:17::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-08.19:41:17::SCWPlatform::Completed generating the platform
TRACE::2020-10-08.19:41:17::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:41:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:41:17::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:41:17::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:41:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:41:17::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:41:17::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:41:17::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:41:17::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:41:17::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:41:17::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:41:17::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-08.19:41:17::SCWPlatform::updated the xpfm file.
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:41:17::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:41:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:41:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:41:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:41:17::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:41:17::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:41:17::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:43:36::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl & make clean
TRACE::2020-10-08.19:43:36::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-08.19:43:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-08.19:43:36::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-10-08.19:43:36::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-10-08.19:43:36::SCWMssOS::cleaning the bsp 
TRACE::2020-10-08.19:43:36::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-08.19:43:36::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-10-08.19:43:44::SCWPlatform::Started generating the artifacts platform emio_test
TRACE::2020-10-08.19:43:44::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-08.19:43:44::SCWPlatform::Started generating the artifacts for system configuration emio_test
LOG::2020-10-08.19:43:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-08.19:43:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-08.19:43:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:43:44::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-08.19:43:44::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:44::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:44::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:44::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:43:44::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:43:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:43:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:43:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:43:44::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:43:44::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:43:44::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:43:44::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-08.19:43:44::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:43:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-08.19:43:44::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl & make 
TRACE::2020-10-08.19:43:44::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-08.19:43:44::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:43:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:43:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:43:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:43:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:43:44::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:43:44::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:43:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:43:44::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:43:44::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:43:44::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:43:44::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:43:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:43:44::SCWBDomain::/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:43:44::SCWBDomain::src'

TRACE::2020-10-08.19:43:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:43:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:43:44::SCWBDomain::6/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:43:44::SCWBDomain::/src'

TRACE::2020-10-08.19:43:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:43:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:43:44::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:43:45::SCWBDomain::src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:43:45::SCWBDomain::7/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:43:45::SCWBDomain::2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:43:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:43:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:43:45::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:43:45::SCWBDomain::_2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:43:45::SCWBDomain::2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:43:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:43:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:43:45::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:43:45::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:43:45::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:43:45::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:43:45::SCWBDomain::4/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:43:45::SCWBDomain::3/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:43:45::SCWBDomain::6/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:43:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:43:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-08.19:43:45::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-08.19:43:45::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:43:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:43:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-08.19:43:45::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-08.19:43:45::SCWBDomain::9_v2_9/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:43:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:43:45::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-08.19:43:45::SCWBDomain::/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-08.19:43:45::SCWBDomain::src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:43:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-08.19:43:45::SCWBDomain::6/src'

TRACE::2020-10-08.19:43:45::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-08.19:43:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-08.19:43:46::SCWBDomain::/src'

TRACE::2020-10-08.19:43:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:43:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:43:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:43:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-08.19:43:46::SCWBDomain::/src'

TRACE::2020-10-08.19:43:46::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-08.19:43:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-08.19:43:47::SCWBDomain::src'

TRACE::2020-10-08.19:43:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:43:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-08.19:43:47::SCWBDomain::7/src'

TRACE::2020-10-08.19:43:47::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-08.19:43:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-08.19:43:48::SCWBDomain::/src'

TRACE::2020-10-08.19:43:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:43:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-08.19:43:48::SCWBDomain::2/src'

TRACE::2020-10-08.19:43:48::SCWBDomain::"Compiling scugic"

TRACE::2020-10-08.19:43:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-08.19:43:48::SCWBDomain::/src'

TRACE::2020-10-08.19:43:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:43:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-08.19:43:48::SCWBDomain::2_2/src'

TRACE::2020-10-08.19:43:48::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-08.19:43:49::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-08.19:43:49::SCWBDomain::_2/src'

TRACE::2020-10-08.19:43:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:43:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:49::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-08.19:43:49::SCWBDomain::2/src'

TRACE::2020-10-08.19:43:49::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-08.19:43:49::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-08.19:43:49::SCWBDomain::/src'

TRACE::2020-10-08.19:43:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:43:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:43:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:43:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:49::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:43:49::SCWBDomain::_v7_2/src'

TRACE::2020-10-08.19:43:49::SCWBDomain::"Compiling standalone"

TRACE::2020-10-08.19:43:52::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-08.19:43:52::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-08.19:43:52::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:43:52::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-08.19:43:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-08.19:43:52::SCWBDomain::v7_2/src'

TRACE::2020-10-08.19:43:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-08.19:43:52::SCWBDomain::4/src'

TRACE::2020-10-08.19:43:52::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-08.19:43:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-08.19:43:53::SCWBDomain::/src'

TRACE::2020-10-08.19:43:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-08.19:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-08.19:43:53::SCWBDomain::3/src'

TRACE::2020-10-08.19:43:53::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-08.19:43:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-08.19:43:54::SCWBDomain::/src'

TRACE::2020-10-08.19:43:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-08.19:43:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-08.19:43:54::SCWBDomain::6/src'

TRACE::2020-10-08.19:43:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-08.19:43:54::SCWBDomain::/src'

TRACE::2020-10-08.19:43:54::SCWBDomain::'Finished building libraries'

TRACE::2020-10-08.19:43:54::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-08.19:43:54::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:43:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-08.19:43:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:43:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-08.19:43:54::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:43:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:43:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:43:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-08.19:43:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:43:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-08.19:43:55::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-08.19:43:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-08.19:43:55::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-08.19:43:55::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-08.19:43:55::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-08.19:43:55::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-08.19:43:55::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzyn
TRACE::2020-10-08.19:43:55::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-08.19:43:55::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-08.19:43:55::SCWSystem::Not a boot domain 
LOG::2020-10-08.19:43:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-08.19:43:55::SCWDomain::Generating domain artifcats
TRACE::2020-10-08.19:43:55::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-08.19:43:55::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/qemu/
TRACE::2020-10-08.19:43:55::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/emio_test/vitis/emio_test/export/emio_test/sw/emio_test/standalone_domain/qemu/
TRACE::2020-10-08.19:43:55::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-08.19:43:55::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:55::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:55::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:55::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:43:55::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:43:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:43:55::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:43:55::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:43:55::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:43:55::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-08.19:43:55::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:43:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-08.19:43:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-08.19:43:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-08.19:43:55::SCWMssOS::doing bsp build ... 
TRACE::2020-10-08.19:43:55::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-08.19:43:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-08.19:43:55::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-08.19:43:55::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:43:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:43:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-08.19:43:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-08.19:43:56::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-08.19:43:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-08.19:43:56::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-08.19:43:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-08.19:43:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-08.19:43:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-08.19:43:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-08.19:43:56::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-08.19:43:56::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:43:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:43:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-08.19:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:56::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-08.19:43:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-08.19:43:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-08.19:43:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-08.19:43:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:57::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-08.19:43:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-08.19:43:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:58::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-08.19:43:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-08.19:43:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:43:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:43:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:43:59::SCWMssOS::"Compiling scugic"

TRACE::2020-10-08.19:43:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-08.19:43:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-08.19:43:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-08.19:43:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:43:59::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-08.19:44:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-08.19:44:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:44:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:44:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:44:00::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-08.19:44:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-08.19:44:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-08.19:44:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-08.19:44:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-08.19:44:00::SCWMssOS::"Compiling standalone"

TRACE::2020-10-08.19:44:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-08.19:44:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-08.19:44:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-08.19:44:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-08.19:44:03::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-08.19:44:04::SCWMssOS::'Finished building libraries'

TRACE::2020-10-08.19:44:04::SCWMssOS::Copying to export directory.
TRACE::2020-10-08.19:44:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-08.19:44:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-08.19:44:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-08.19:44:04::SCWSystem::Completed Processing the sysconfig emio_test
LOG::2020-10-08.19:44:04::SCWPlatform::Completed generating the artifacts for system configuration emio_test
TRACE::2020-10-08.19:44:04::SCWPlatform::Started preparing the platform 
TRACE::2020-10-08.19:44:04::SCWSystem::Writing the bif file for system config emio_test
TRACE::2020-10-08.19:44:04::SCWSystem::dir created 
TRACE::2020-10-08.19:44:04::SCWSystem::Writing the bif 
TRACE::2020-10-08.19:44:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-08.19:44:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-08.19:44:04::SCWPlatform::Completed generating the platform
TRACE::2020-10-08.19:44:04::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:44:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:44:04::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:44:04::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-08.19:44:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-08.19:44:04::SCWMssOS::Commit changes completed.
TRACE::2020-10-08.19:44:04::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:44:04::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:44:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:44:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:44:04::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:44:04::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:44:04::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:44:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:44:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:44:04::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:44:04::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:44:04::SCWWriter::formatted JSON is {
	"platformName":	"emio_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"emio_test",
	"platHandOff":	"E:/fpga_proj/ps/emio_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"emio_test",
	"systems":	[{
			"systemName":	"emio_test",
			"systemDesc":	"emio_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"emio_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ec18a72016e84106a2f9e0457cfa0d20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6dad00fbf9d4904c359f972e845bd28e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-08.19:44:05::SCWPlatform::updated the xpfm file.
TRACE::2020-10-08.19:44:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:05::SCWPlatform::DSA given E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:05::SCWPlatform::DSA directory E:/fpga_proj/ps/emio_test/vitis/emio_test/hw
TRACE::2020-10-08.19:44:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/emio_test/vitis/emio_test/hw/design_1_wrapper.xsa
TRACE::2020-10-08.19:44:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-08.19:44:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-08.19:44:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-08.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-08.19:44:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-08.19:44:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/emio_test/vitis/emio_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-08.19:44:05::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/emio_test/vitis/emio_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
