### Synopsis


This project includes the HDL (Verilog) code to implement a traffic controller circuit using digital logic along with the testbench environment to test it.


### Modules
1. traffic_controller
  
  Add description here
  

### Tests

Use 'testbench.sv' to instantiate an approprite memory module (e.g. traffic_controller)

## Contributors

Omkar Pradhan

