<module name="PRCM_MPU_PRM_C0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_CPU0_PWRSTCTRL" acronym="PM_CPU0_PWRSTCTRL" offset="0x0" width="32" description="This register controls the CPU domain power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="CPU_L1 memory state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="Mem_on" token="L1_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_RETSTATE" width="1" begin="8" end="8" resetval="1" description="CPU_L1 memory state when domain is RETENTION." range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="mem_ret" token="L1_BANK_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state when power domain is RETENTION" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="logic_ret" token="LOGICRETSTATE_1_r" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
    </bitfield>
  </register>
  <register id="PM_CPU0_PWRSTST" acronym="PM_CPU0_PWRSTST" offset="0x4" width="32" description="This register provides a status on the CPU domain current power state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0" description="Power domain was previously in OFF"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1" description="Power domain was previously RETENTION"/>
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3" description="Power domain was previously ON"/>
      <bitenum value="2" id="INACT" token="LASTPOWERSTATEENTERED_2" description="Power domain was previously INACTIVE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="1" id="Ongoing" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
      <bitenum value="0" id="No" token="INTRANSITION_0_r" description="No ongoing transition on power domain"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="19" end="6" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L1_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="CPU_L1 memory state status" range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="L1_BANK_STATEST_3_r" description="Memory is ON"/>
      <bitenum value="2" id="Reserved" token="L1_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="L1_BANK_STATEST_1_r" description="Memory is RET"/>
      <bitenum value="0" id="Mem_off" token="L1_BANK_STATEST_0_r" description="Memory is OFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="3" id="ON" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="0" id="OFF" token="POWERSTATEST_0_r" description="Power domain is OFF"/>
    </bitfield>
  </register>
  <register id="RM_CPU0_CPU0_RSTCTRL" acronym="RM_CPU0_CPU0_RSTCTRL" offset="0x10" width="32" description="This register controls the assertion/release of the CPU CORE reset.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RST" width="1" begin="0" end="0" resetval="0" description="CPU warm local reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_0" description="Reset is cleared"/>
      <bitenum value="1" id="ASSERT" token="RST_1" description="Reset is asserted"/>
    </bitfield>
  </register>
  <register id="RM_CPU0_CPU0_RSTST" acronym="RM_CPU0_CPU0_RSTST" offset="0x14" width="32" description="This register logs the different reset sources of the MPU domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGRST_REQ_RSTST" width="1" begin="1" end="1" resetval="0" description="MPU_C0 processor has been reset due to MPU_C0 emulation reset request driven from MPUSS." range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="ASSERT" token="DBGRST_REQ_RSTST_1_r" description="MPU_C0 has been reset upon emulation request."/>
      <bitenum value="0" id="CLEAR" token="DBGRST_REQ_RSTST_0_r" description="No emulation reset"/>
    </bitfield>
    <bitfield id="RSTST" width="1" begin="0" end="0" resetval="0" description="MPU_C0 software reset" range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="ASSERT" token="RSTST_1_r" description="MPU_C0 has been reset upon software reset."/>
      <bitenum value="0" id="CLEAR" token="RSTST_0_r" description="No software reset occurred."/>
    </bitfield>
  </register>
  <register id="RM_CPU0_CPU0_CONTEXT" acronym="RM_CPU0_CPU0_CONTEXT" offset="0x24" width="32" description="This register contains dedicated CPU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CPU_L1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CPU_L1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CPU_L1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CPU_L1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
