{"vcs1":{"timestamp_begin":1735306873.243573584, "rt":1.67, "ut":0.75, "st":0.29}}
{"vcselab":{"timestamp_begin":1735306874.998936597, "rt":0.93, "ut":0.26, "st":0.20}}
{"link":{"timestamp_begin":1735306876.015976680, "rt":0.44, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306872.434059007}
{"VCS_COMP_START_TIME": 1735306872.434059007}
{"VCS_COMP_END_TIME": 1735306878.156124825}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D10"}
{"vcs1": {"peak_mem": 332588}}
{"stitch_vcselab": {"peak_mem": 223368}}
