// Seed: 3996507064
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6
);
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  id_7(
      .id_0(id_6), .id_1(id_1), .id_2(id_0)
  );
  assign id_1 = 1;
  wire id_8;
  wire id_9;
  and (id_3, id_2, id_9);
  module_0(
      id_3, id_2, id_0, id_0, id_0, id_0, id_3
  );
endmodule
