# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Aug 25 2019 18:06:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for quad|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (quad|clk:R vs. quad|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: quadA
			6.1.2::Path details for port: quadB
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: count[0]
			6.2.2::Path details for port: count[10]
			6.2.3::Path details for port: count[11]
			6.2.4::Path details for port: count[12]
			6.2.5::Path details for port: count[13]
			6.2.6::Path details for port: count[14]
			6.2.7::Path details for port: count[15]
			6.2.8::Path details for port: count[16]
			6.2.9::Path details for port: count[17]
			6.2.10::Path details for port: count[18]
			6.2.11::Path details for port: count[19]
			6.2.12::Path details for port: count[1]
			6.2.13::Path details for port: count[20]
			6.2.14::Path details for port: count[21]
			6.2.15::Path details for port: count[22]
			6.2.16::Path details for port: count[23]
			6.2.17::Path details for port: count[24]
			6.2.18::Path details for port: count[25]
			6.2.19::Path details for port: count[26]
			6.2.20::Path details for port: count[27]
			6.2.21::Path details for port: count[28]
			6.2.22::Path details for port: count[29]
			6.2.23::Path details for port: count[2]
			6.2.24::Path details for port: count[30]
			6.2.25::Path details for port: count[31]
			6.2.26::Path details for port: count[3]
			6.2.27::Path details for port: count[4]
			6.2.28::Path details for port: count[5]
			6.2.29::Path details for port: count[6]
			6.2.30::Path details for port: count[7]
			6.2.31::Path details for port: count[8]
			6.2.32::Path details for port: count[9]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: quadA
			6.4.2::Path details for port: quadB
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: count[0]
			6.5.2::Path details for port: count[10]
			6.5.3::Path details for port: count[11]
			6.5.4::Path details for port: count[12]
			6.5.5::Path details for port: count[13]
			6.5.6::Path details for port: count[14]
			6.5.7::Path details for port: count[15]
			6.5.8::Path details for port: count[16]
			6.5.9::Path details for port: count[17]
			6.5.10::Path details for port: count[18]
			6.5.11::Path details for port: count[19]
			6.5.12::Path details for port: count[1]
			6.5.13::Path details for port: count[20]
			6.5.14::Path details for port: count[21]
			6.5.15::Path details for port: count[22]
			6.5.16::Path details for port: count[23]
			6.5.17::Path details for port: count[24]
			6.5.18::Path details for port: count[25]
			6.5.19::Path details for port: count[26]
			6.5.20::Path details for port: count[27]
			6.5.21::Path details for port: count[28]
			6.5.22::Path details for port: count[29]
			6.5.23::Path details for port: count[2]
			6.5.24::Path details for port: count[30]
			6.5.25::Path details for port: count[31]
			6.5.26::Path details for port: count[3]
			6.5.27::Path details for port: count[4]
			6.5.28::Path details for port: count[5]
			6.5.29::Path details for port: count[6]
			6.5.30::Path details for port: count[7]
			6.5.31::Path details for port: count[8]
			6.5.32::Path details for port: count[9]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: quad|clk  | Frequency: 96.26 MHz  | Target: 93.72 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
quad|clk      quad|clk       10670            281         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
quadA      clk         8927         quad|clk:R             
quadB      clk         5082         quad|clk:R             


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
count[0]   clk         12565         quad|clk:R             
count[10]  clk         14260         quad|clk:R             
count[11]  clk         14260         quad|clk:R             
count[12]  clk         14260         quad|clk:R             
count[13]  clk         14260         quad|clk:R             
count[14]  clk         14436         quad|clk:R             
count[15]  clk         14260         quad|clk:R             
count[16]  clk         14178         quad|clk:R             
count[17]  clk         14095         quad|clk:R             
count[18]  clk         13165         quad|clk:R             
count[19]  clk         13237         quad|clk:R             
count[1]   clk         13837         quad|clk:R             
count[20]  clk         13237         quad|clk:R             
count[21]  clk         12720         quad|clk:R             
count[22]  clk         12317         quad|clk:R             
count[23]  clk         13237         quad|clk:R             
count[24]  clk         12886         quad|clk:R             
count[25]  clk         13361         quad|clk:R             
count[26]  clk         13030         quad|clk:R             
count[27]  clk         13092         quad|clk:R             
count[28]  clk         12606         quad|clk:R             
count[29]  clk         12606         quad|clk:R             
count[2]   clk         15098         quad|clk:R             
count[30]  clk         12669         quad|clk:R             
count[31]  clk         12606         quad|clk:R             
count[3]   clk         15149         quad|clk:R             
count[4]   clk         14715         quad|clk:R             
count[5]   clk         14839         quad|clk:R             
count[6]   clk         14715         quad|clk:R             
count[7]   clk         14519         quad|clk:R             
count[8]   clk         13206         quad|clk:R             
count[9]   clk         13134         quad|clk:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
quadA      clk         924         quad|clk:R             
quadB      clk         459         quad|clk:R             


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
count[0]   clk         11998                 quad|clk:R             
count[10]  clk         13652                 quad|clk:R             
count[11]  clk         13652                 quad|clk:R             
count[12]  clk         13652                 quad|clk:R             
count[13]  clk         13652                 quad|clk:R             
count[14]  clk         13807                 quad|clk:R             
count[15]  clk         13652                 quad|clk:R             
count[16]  clk         13549                 quad|clk:R             
count[17]  clk         13477                 quad|clk:R             
count[18]  clk         12629                 quad|clk:R             
count[19]  clk         12701                 quad|clk:R             
count[1]   clk         13197                 quad|clk:R             
count[20]  clk         12701                 quad|clk:R             
count[21]  clk         12164                 quad|clk:R             
count[22]  clk         11802                 quad|clk:R             
count[23]  clk         12701                 quad|clk:R             
count[24]  clk         12370                 quad|clk:R             
count[25]  clk         12794                 quad|clk:R             
count[26]  clk         12515                 quad|clk:R             
count[27]  clk         12536                 quad|clk:R             
count[28]  clk         12040                 quad|clk:R             
count[29]  clk         12040                 quad|clk:R             
count[2]   clk         14396                 quad|clk:R             
count[30]  clk         12143                 quad|clk:R             
count[31]  clk         12040                 quad|clk:R             
count[3]   clk         14438                 quad|clk:R             
count[4]   clk         14024                 quad|clk:R             
count[5]   clk         14117                 quad|clk:R             
count[6]   clk         14024                 quad|clk:R             
count[7]   clk         13838                 quad|clk:R             
count[8]   clk         12670                 quad|clk:R             
count[9]   clk         12577                 quad|clk:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for quad|clk
**************************************
Clock: quad|clk
Frequency: 96.26 MHz | Target: 93.72 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_31_LC_6_25_7/in3
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 282p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9189
----------------------------------------   ----- 
End-of-path arrival time (ps)              13922
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
countZ0Z_28_LC_6_25_4/carryin       LogicCell40_SEQ_MODE_1000      0             12982    281  RISE       1
countZ0Z_28_LC_6_25_4/carryout      LogicCell40_SEQ_MODE_1000    186             13168    281  RISE       2
countZ0Z_29_LC_6_25_5/carryin       LogicCell40_SEQ_MODE_1000      0             13168    281  RISE       1
countZ0Z_29_LC_6_25_5/carryout      LogicCell40_SEQ_MODE_1000    186             13354    281  RISE       2
countZ0Z_30_LC_6_25_6/carryin       LogicCell40_SEQ_MODE_1000      0             13354    281  RISE       1
countZ0Z_30_LC_6_25_6/carryout      LogicCell40_SEQ_MODE_1000    186             13540    281  RISE       1
I__554/I                            InMux                          0             13540    281  RISE       1
I__554/O                            InMux                        382             13922    281  RISE       1
countZ0Z_31_LC_6_25_7/in3           LogicCell40_SEQ_MODE_1000      0             13922    281  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (quad|clk:R vs. quad|clk:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_31_LC_6_25_7/in3
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 282p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9189
----------------------------------------   ----- 
End-of-path arrival time (ps)              13922
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
countZ0Z_28_LC_6_25_4/carryin       LogicCell40_SEQ_MODE_1000      0             12982    281  RISE       1
countZ0Z_28_LC_6_25_4/carryout      LogicCell40_SEQ_MODE_1000    186             13168    281  RISE       2
countZ0Z_29_LC_6_25_5/carryin       LogicCell40_SEQ_MODE_1000      0             13168    281  RISE       1
countZ0Z_29_LC_6_25_5/carryout      LogicCell40_SEQ_MODE_1000    186             13354    281  RISE       2
countZ0Z_30_LC_6_25_6/carryin       LogicCell40_SEQ_MODE_1000      0             13354    281  RISE       1
countZ0Z_30_LC_6_25_6/carryout      LogicCell40_SEQ_MODE_1000    186             13540    281  RISE       1
I__554/I                            InMux                          0             13540    281  RISE       1
I__554/O                            InMux                        382             13922    281  RISE       1
countZ0Z_31_LC_6_25_7/in3           LogicCell40_SEQ_MODE_1000      0             13922    281  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: quadA     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : quadA
Clock Port        : clk
Clock Reference   : quad|clk:R
Setup Time        : 8927


Data Path Delay               12461
+ Setup Time                    403
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 8927

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
quadA                            quad                       0      0                  RISE  1       
quadA_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
quadA_ibuf_iopad/DOUT            IO_PAD                     760    760                RISE  1       
quadA_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
quadA_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__555/I                         Odrv4                      0      1670               RISE  1       
I__555/O                         Odrv4                      517    2186               RISE  1       
I__557/I                         Span4Mux_h                 0      2186               RISE  1       
I__557/O                         Span4Mux_h                 444    2631               RISE  1       
I__559/I                         Span4Mux_v                 0      2631               RISE  1       
I__559/O                         Span4Mux_v                 517    3148               RISE  1       
I__562/I                         LocalMux                   0      3148               RISE  1       
I__562/O                         LocalMux                   486    3634               RISE  1       
I__569/I                         InMux                      0      3634               RISE  1       
I__569/O                         InMux                      382    4016               RISE  1       
count_RNIKLLH_1_LC_6_21_3/in1    LogicCell40_SEQ_MODE_0000  0      4016               RISE  1       
count_RNIKLLH_1_LC_6_21_3/lcout  LogicCell40_SEQ_MODE_0000  589    4605               RISE  1       
I__160/I                         LocalMux                   0      4605               RISE  1       
I__160/O                         LocalMux                   486    5091               RISE  1       
I__161/I                         InMux                      0      5091               RISE  1       
I__161/O                         InMux                      382    5474               RISE  1       
I__162/I                         CascadeMux                 0      5474               RISE  1       
I__162/O                         CascadeMux                 0      5474               RISE  1       
countZ0Z_1_LC_6_22_1/in2         LogicCell40_SEQ_MODE_1000  0      5474               RISE  1       
countZ0Z_1_LC_6_22_1/carryout    LogicCell40_SEQ_MODE_1000  341    5815               RISE  2       
countZ0Z_2_LC_6_22_2/carryin     LogicCell40_SEQ_MODE_1000  0      5815               RISE  1       
countZ0Z_2_LC_6_22_2/carryout    LogicCell40_SEQ_MODE_1000  186    6001               RISE  2       
countZ0Z_3_LC_6_22_3/carryin     LogicCell40_SEQ_MODE_1000  0      6001               RISE  1       
countZ0Z_3_LC_6_22_3/carryout    LogicCell40_SEQ_MODE_1000  186    6187               RISE  2       
countZ0Z_4_LC_6_22_4/carryin     LogicCell40_SEQ_MODE_1000  0      6187               RISE  1       
countZ0Z_4_LC_6_22_4/carryout    LogicCell40_SEQ_MODE_1000  186    6373               RISE  2       
countZ0Z_5_LC_6_22_5/carryin     LogicCell40_SEQ_MODE_1000  0      6373               RISE  1       
countZ0Z_5_LC_6_22_5/carryout    LogicCell40_SEQ_MODE_1000  186    6559               RISE  2       
countZ0Z_6_LC_6_22_6/carryin     LogicCell40_SEQ_MODE_1000  0      6559               RISE  1       
countZ0Z_6_LC_6_22_6/carryout    LogicCell40_SEQ_MODE_1000  186    6745               RISE  2       
countZ0Z_7_LC_6_22_7/carryin     LogicCell40_SEQ_MODE_1000  0      6745               RISE  1       
countZ0Z_7_LC_6_22_7/carryout    LogicCell40_SEQ_MODE_1000  186    6931               RISE  1       
IN_MUX_bfv_6_23_0_/carryinitin   ICE_CARRY_IN_MUX           0      6931               RISE  1       
IN_MUX_bfv_6_23_0_/carryinitout  ICE_CARRY_IN_MUX           289    7221               RISE  2       
countZ0Z_8_LC_6_23_0/carryin     LogicCell40_SEQ_MODE_1000  0      7221               RISE  1       
countZ0Z_8_LC_6_23_0/carryout    LogicCell40_SEQ_MODE_1000  186    7407               RISE  2       
countZ0Z_9_LC_6_23_1/carryin     LogicCell40_SEQ_MODE_1000  0      7407               RISE  1       
countZ0Z_9_LC_6_23_1/carryout    LogicCell40_SEQ_MODE_1000  186    7593               RISE  2       
countZ0Z_10_LC_6_23_2/carryin    LogicCell40_SEQ_MODE_1000  0      7593               RISE  1       
countZ0Z_10_LC_6_23_2/carryout   LogicCell40_SEQ_MODE_1000  186    7779               RISE  2       
countZ0Z_11_LC_6_23_3/carryin    LogicCell40_SEQ_MODE_1000  0      7779               RISE  1       
countZ0Z_11_LC_6_23_3/carryout   LogicCell40_SEQ_MODE_1000  186    7965               RISE  2       
countZ0Z_12_LC_6_23_4/carryin    LogicCell40_SEQ_MODE_1000  0      7965               RISE  1       
countZ0Z_12_LC_6_23_4/carryout   LogicCell40_SEQ_MODE_1000  186    8151               RISE  2       
countZ0Z_13_LC_6_23_5/carryin    LogicCell40_SEQ_MODE_1000  0      8151               RISE  1       
countZ0Z_13_LC_6_23_5/carryout   LogicCell40_SEQ_MODE_1000  186    8337               RISE  2       
countZ0Z_14_LC_6_23_6/carryin    LogicCell40_SEQ_MODE_1000  0      8337               RISE  1       
countZ0Z_14_LC_6_23_6/carryout   LogicCell40_SEQ_MODE_1000  186    8523               RISE  2       
countZ0Z_15_LC_6_23_7/carryin    LogicCell40_SEQ_MODE_1000  0      8523               RISE  1       
countZ0Z_15_LC_6_23_7/carryout   LogicCell40_SEQ_MODE_1000  186    8709               RISE  1       
IN_MUX_bfv_6_24_0_/carryinitin   ICE_CARRY_IN_MUX           0      8709               RISE  1       
IN_MUX_bfv_6_24_0_/carryinitout  ICE_CARRY_IN_MUX           289    8999               RISE  2       
countZ0Z_16_LC_6_24_0/carryin    LogicCell40_SEQ_MODE_1000  0      8999               RISE  1       
countZ0Z_16_LC_6_24_0/carryout   LogicCell40_SEQ_MODE_1000  186    9185               RISE  2       
countZ0Z_17_LC_6_24_1/carryin    LogicCell40_SEQ_MODE_1000  0      9185               RISE  1       
countZ0Z_17_LC_6_24_1/carryout   LogicCell40_SEQ_MODE_1000  186    9371               RISE  2       
countZ0Z_18_LC_6_24_2/carryin    LogicCell40_SEQ_MODE_1000  0      9371               RISE  1       
countZ0Z_18_LC_6_24_2/carryout   LogicCell40_SEQ_MODE_1000  186    9557               RISE  2       
countZ0Z_19_LC_6_24_3/carryin    LogicCell40_SEQ_MODE_1000  0      9557               RISE  1       
countZ0Z_19_LC_6_24_3/carryout   LogicCell40_SEQ_MODE_1000  186    9743               RISE  2       
countZ0Z_20_LC_6_24_4/carryin    LogicCell40_SEQ_MODE_1000  0      9743               RISE  1       
countZ0Z_20_LC_6_24_4/carryout   LogicCell40_SEQ_MODE_1000  186    9929               RISE  2       
countZ0Z_21_LC_6_24_5/carryin    LogicCell40_SEQ_MODE_1000  0      9929               RISE  1       
countZ0Z_21_LC_6_24_5/carryout   LogicCell40_SEQ_MODE_1000  186    10115              RISE  2       
countZ0Z_22_LC_6_24_6/carryin    LogicCell40_SEQ_MODE_1000  0      10115              RISE  1       
countZ0Z_22_LC_6_24_6/carryout   LogicCell40_SEQ_MODE_1000  186    10301              RISE  2       
countZ0Z_23_LC_6_24_7/carryin    LogicCell40_SEQ_MODE_1000  0      10301              RISE  1       
countZ0Z_23_LC_6_24_7/carryout   LogicCell40_SEQ_MODE_1000  186    10487              RISE  1       
IN_MUX_bfv_6_25_0_/carryinitin   ICE_CARRY_IN_MUX           0      10487              RISE  1       
IN_MUX_bfv_6_25_0_/carryinitout  ICE_CARRY_IN_MUX           289    10776              RISE  2       
countZ0Z_24_LC_6_25_0/carryin    LogicCell40_SEQ_MODE_1000  0      10776              RISE  1       
countZ0Z_24_LC_6_25_0/carryout   LogicCell40_SEQ_MODE_1000  186    10963              RISE  2       
countZ0Z_25_LC_6_25_1/carryin    LogicCell40_SEQ_MODE_1000  0      10963              RISE  1       
countZ0Z_25_LC_6_25_1/carryout   LogicCell40_SEQ_MODE_1000  186    11149              RISE  2       
countZ0Z_26_LC_6_25_2/carryin    LogicCell40_SEQ_MODE_1000  0      11149              RISE  1       
countZ0Z_26_LC_6_25_2/carryout   LogicCell40_SEQ_MODE_1000  186    11335              RISE  2       
countZ0Z_27_LC_6_25_3/carryin    LogicCell40_SEQ_MODE_1000  0      11335              RISE  1       
countZ0Z_27_LC_6_25_3/carryout   LogicCell40_SEQ_MODE_1000  186    11521              RISE  2       
countZ0Z_28_LC_6_25_4/carryin    LogicCell40_SEQ_MODE_1000  0      11521              RISE  1       
countZ0Z_28_LC_6_25_4/carryout   LogicCell40_SEQ_MODE_1000  186    11707              RISE  2       
countZ0Z_29_LC_6_25_5/carryin    LogicCell40_SEQ_MODE_1000  0      11707              RISE  1       
countZ0Z_29_LC_6_25_5/carryout   LogicCell40_SEQ_MODE_1000  186    11893              RISE  2       
countZ0Z_30_LC_6_25_6/carryin    LogicCell40_SEQ_MODE_1000  0      11893              RISE  1       
countZ0Z_30_LC_6_25_6/carryout   LogicCell40_SEQ_MODE_1000  186    12079              RISE  1       
I__554/I                         InMux                      0      12079              RISE  1       
I__554/O                         InMux                      382    12461              RISE  1       
countZ0Z_31_LC_6_25_7/in3        LogicCell40_SEQ_MODE_1000  0      12461              RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.2::Path details for port: quadB     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : quadB
Clock Port        : clk
Clock Reference   : quad|clk:R
Setup Time        : 5082


Data Path Delay                9019
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 5082

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
quadB                                              quad                       0      0                  RISE  1       
quadB_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
quadB_ibuf_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
quadB_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
quadB_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__186/I                                           Odrv4                      0      1670               RISE  1       
I__186/O                                           Odrv4                      517    2186               RISE  1       
I__187/I                                           Span4Mux_v                 0      2186               RISE  1       
I__187/O                                           Span4Mux_v                 517    2703               RISE  1       
I__188/I                                           Span4Mux_v                 0      2703               RISE  1       
I__188/O                                           Span4Mux_v                 517    3220               RISE  1       
I__190/I                                           LocalMux                   0      3220               RISE  1       
I__190/O                                           LocalMux                   486    3706               RISE  1       
I__193/I                                           InMux                      0      3706               RISE  1       
I__193/O                                           InMux                      382    4088               RISE  1       
quadA_delayed_RNIA2E31_LC_4_23_7/in0               LogicCell40_SEQ_MODE_0000  0      4088               RISE  1       
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000  662    4750               RISE  1       
I__110/I                                           Odrv4                      0      4750               RISE  1       
I__110/O                                           Odrv4                      517    5267               RISE  1       
I__111/I                                           Span4Mux_v                 0      5267               RISE  1       
I__111/O                                           Span4Mux_v                 517    5784               RISE  1       
I__112/I                                           Span4Mux_s3_h              0      5784               RISE  1       
I__112/O                                           Span4Mux_s3_h              341    6125               RISE  1       
I__113/I                                           LocalMux                   0      6125               RISE  1       
I__113/O                                           LocalMux                   486    6611               RISE  1       
I__114/I                                           IoInMux                    0      6611               RISE  1       
I__114/O                                           IoInMux                    382    6993               RISE  1       
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      6993               RISE  1       
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    7903               RISE  32      
I__530/I                                           gio2CtrlBuf                0      7903               RISE  1       
I__530/O                                           gio2CtrlBuf                0      7903               RISE  1       
I__531/I                                           GlobalMux                  0      7903               RISE  1       
I__531/O                                           GlobalMux                  227    8130               RISE  1       
I__532/I                                           CEMux                      0      8130               RISE  1       
I__532/O                                           CEMux                      889    9019               RISE  1       
countZ0Z_0_LC_5_21_2/ce                            LogicCell40_SEQ_MODE_1000  0      9019               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__539/I                                          ClkMux                     0      3482               RISE  1       
I__539/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: count[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[0]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12565


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7832
---------------------------- ------
Clock To Out Delay            12565

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__539/I                                          ClkMux                     0      3482               RISE  1       
I__539/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_0_LC_5_21_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__165/I                           Odrv4                      0      4733               RISE  1       
I__165/O                           Odrv4                      517    5250               RISE  1       
I__168/I                           Span4Mux_h                 0      5250               RISE  1       
I__168/O                           Span4Mux_h                 444    5694               RISE  1       
I__170/I                           Span4Mux_s0_h              0      5694               RISE  1       
I__170/O                           Span4Mux_s0_h              217    5911               RISE  1       
I__171/I                           LocalMux                   0      5911               RISE  1       
I__171/O                           LocalMux                   486    6397               RISE  1       
I__172/I                           IoInMux                    0      6397               RISE  1       
I__172/O                           IoInMux                    382    6780               RISE  1       
count_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6780               RISE  1       
count_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10077              FALL  1       
count_obuf_0_iopad/DIN             IO_PAD                     0      10077              FALL  1       
count_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2488   12565              FALL  1       
count[0]                           quad                       0      12565              FALL  1       

6.2.2::Path details for port: count[10] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[10]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14260


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9527
---------------------------- ------
Clock To Out Delay            14260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_10_LC_6_23_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__214/I                            Odrv12                     0      4733               FALL  1       
I__214/O                            Odrv12                     796    5529               FALL  1       
I__217/I                            Span12Mux_v                0      5529               FALL  1       
I__217/O                            Span12Mux_v                796    6325               FALL  1       
I__218/I                            Sp12to4                    0      6325               FALL  1       
I__218/O                            Sp12to4                    662    6986               FALL  1       
I__219/I                            Span4Mux_h                 0      6986               FALL  1       
I__219/O                            Span4Mux_h                 465    7452               FALL  1       
I__220/I                            Span4Mux_s1_h              0      7452               FALL  1       
I__220/O                            Span4Mux_s1_h              248    7700               FALL  1       
I__221/I                            LocalMux                   0      7700               FALL  1       
I__221/O                            LocalMux                   455    8154               FALL  1       
I__222/I                            IoInMux                    0      8154               FALL  1       
I__222/O                            IoInMux                    320    8475               FALL  1       
count_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8475               FALL  1       
count_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11772              FALL  1       
count_obuf_10_iopad/DIN             IO_PAD                     0      11772              FALL  1       
count_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2488   14260              FALL  1       
count[10]                           quad                       0      14260              FALL  1       

6.2.3::Path details for port: count[11] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[11]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14260


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9527
---------------------------- ------
Clock To Out Delay            14260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_11_LC_6_23_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__199/I                            Odrv12                     0      4733               FALL  1       
I__199/O                            Odrv12                     796    5529               FALL  1       
I__202/I                            Span12Mux_v                0      5529               FALL  1       
I__202/O                            Span12Mux_v                796    6325               FALL  1       
I__203/I                            Sp12to4                    0      6325               FALL  1       
I__203/O                            Sp12to4                    662    6986               FALL  1       
I__204/I                            Span4Mux_h                 0      6986               FALL  1       
I__204/O                            Span4Mux_h                 465    7452               FALL  1       
I__205/I                            Span4Mux_s1_h              0      7452               FALL  1       
I__205/O                            Span4Mux_s1_h              248    7700               FALL  1       
I__206/I                            LocalMux                   0      7700               FALL  1       
I__206/O                            LocalMux                   455    8154               FALL  1       
I__207/I                            IoInMux                    0      8154               FALL  1       
I__207/O                            IoInMux                    320    8475               FALL  1       
count_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8475               FALL  1       
count_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11772              FALL  1       
count_obuf_11_iopad/DIN             IO_PAD                     0      11772              FALL  1       
count_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2488   14260              FALL  1       
count[11]                           quad                       0      14260              FALL  1       

6.2.4::Path details for port: count[12] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[12]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14260


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9527
---------------------------- ------
Clock To Out Delay            14260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_12_LC_6_23_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__423/I                            Odrv12                     0      4733               FALL  1       
I__423/O                            Odrv12                     796    5529               FALL  1       
I__426/I                            Span12Mux_v                0      5529               FALL  1       
I__426/O                            Span12Mux_v                796    6325               FALL  1       
I__427/I                            Sp12to4                    0      6325               FALL  1       
I__427/O                            Sp12to4                    662    6986               FALL  1       
I__428/I                            Span4Mux_h                 0      6986               FALL  1       
I__428/O                            Span4Mux_h                 465    7452               FALL  1       
I__429/I                            Span4Mux_s1_h              0      7452               FALL  1       
I__429/O                            Span4Mux_s1_h              248    7700               FALL  1       
I__430/I                            LocalMux                   0      7700               FALL  1       
I__430/O                            LocalMux                   455    8154               FALL  1       
I__431/I                            IoInMux                    0      8154               FALL  1       
I__431/O                            IoInMux                    320    8475               FALL  1       
count_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8475               FALL  1       
count_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11772              FALL  1       
count_obuf_12_iopad/DIN             IO_PAD                     0      11772              FALL  1       
count_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2488   14260              FALL  1       
count[12]                           quad                       0      14260              FALL  1       

6.2.5::Path details for port: count[13] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[13]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14260


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9527
---------------------------- ------
Clock To Out Delay            14260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_13_LC_6_23_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__408/I                            Odrv12                     0      4733               FALL  1       
I__408/O                            Odrv12                     796    5529               FALL  1       
I__411/I                            Span12Mux_v                0      5529               FALL  1       
I__411/O                            Span12Mux_v                796    6325               FALL  1       
I__412/I                            Sp12to4                    0      6325               FALL  1       
I__412/O                            Sp12to4                    662    6986               FALL  1       
I__413/I                            Span4Mux_h                 0      6986               FALL  1       
I__413/O                            Span4Mux_h                 465    7452               FALL  1       
I__414/I                            Span4Mux_s1_h              0      7452               FALL  1       
I__414/O                            Span4Mux_s1_h              248    7700               FALL  1       
I__415/I                            LocalMux                   0      7700               FALL  1       
I__415/O                            LocalMux                   455    8154               FALL  1       
I__416/I                            IoInMux                    0      8154               FALL  1       
I__416/O                            IoInMux                    320    8475               FALL  1       
count_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8475               FALL  1       
count_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11772              FALL  1       
count_obuf_13_iopad/DIN             IO_PAD                     0      11772              FALL  1       
count_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2488   14260              FALL  1       
count[13]                           quad                       0      14260              FALL  1       

6.2.6::Path details for port: count[14] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[14]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14436


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9703
---------------------------- ------
Clock To Out Delay            14436

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_14_LC_6_23_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__393/I                            Odrv12                     0      4733               FALL  1       
I__393/O                            Odrv12                     796    5529               FALL  1       
I__396/I                            Span12Mux_v                0      5529               FALL  1       
I__396/O                            Span12Mux_v                796    6325               FALL  1       
I__397/I                            Sp12to4                    0      6325               FALL  1       
I__397/O                            Sp12to4                    662    6986               FALL  1       
I__398/I                            Span4Mux_v                 0      6986               FALL  1       
I__398/O                            Span4Mux_v                 548    7534               FALL  1       
I__399/I                            Span4Mux_s3_h              0      7534               FALL  1       
I__399/O                            Span4Mux_s3_h              341    7875               FALL  1       
I__400/I                            LocalMux                   0      7875               FALL  1       
I__400/O                            LocalMux                   455    8330               FALL  1       
I__401/I                            IoInMux                    0      8330               FALL  1       
I__401/O                            IoInMux                    320    8651               FALL  1       
count_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8651               FALL  1       
count_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11948              FALL  1       
count_obuf_14_iopad/DIN             IO_PAD                     0      11948              FALL  1       
count_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2488   14436              FALL  1       
count[14]                           quad                       0      14436              FALL  1       

6.2.7::Path details for port: count[15] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[15]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14260


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9527
---------------------------- ------
Clock To Out Delay            14260

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_15_LC_6_23_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__378/I                            Odrv12                     0      4733               FALL  1       
I__378/O                            Odrv12                     796    5529               FALL  1       
I__381/I                            Span12Mux_v                0      5529               FALL  1       
I__381/O                            Span12Mux_v                796    6325               FALL  1       
I__382/I                            Sp12to4                    0      6325               FALL  1       
I__382/O                            Sp12to4                    662    6986               FALL  1       
I__383/I                            Span4Mux_h                 0      6986               FALL  1       
I__383/O                            Span4Mux_h                 465    7452               FALL  1       
I__384/I                            Span4Mux_s1_h              0      7452               FALL  1       
I__384/O                            Span4Mux_s1_h              248    7700               FALL  1       
I__385/I                            LocalMux                   0      7700               FALL  1       
I__385/O                            LocalMux                   455    8154               FALL  1       
I__386/I                            IoInMux                    0      8154               FALL  1       
I__386/O                            IoInMux                    320    8475               FALL  1       
count_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8475               FALL  1       
count_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11772              FALL  1       
count_obuf_15_iopad/DIN             IO_PAD                     0      11772              FALL  1       
count_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2488   14260              FALL  1       
count[15]                           quad                       0      14260              FALL  1       

6.2.8::Path details for port: count[16] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[16]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14178


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9445
---------------------------- ------
Clock To Out Delay            14178

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_16_LC_6_24_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__363/I                            Odrv12                     0      4733               FALL  1       
I__363/O                            Odrv12                     796    5529               FALL  1       
I__366/I                            Span12Mux_s8_v             0      5529               FALL  1       
I__366/O                            Span12Mux_s8_v             579    6108               FALL  1       
I__367/I                            Sp12to4                    0      6108               FALL  1       
I__367/O                            Sp12to4                    662    6769               FALL  1       
I__368/I                            Span4Mux_s2_v              0      6769               FALL  1       
I__368/O                            Span4Mux_s2_v              372    7141               FALL  1       
I__369/I                            IoSpan4Mux                 0      7141               FALL  1       
I__369/O                            IoSpan4Mux                 475    7617               FALL  1       
I__370/I                            LocalMux                   0      7617               FALL  1       
I__370/O                            LocalMux                   455    8072               FALL  1       
I__371/I                            IoInMux                    0      8072               FALL  1       
I__371/O                            IoInMux                    320    8392               FALL  1       
count_obuf_16_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8392               FALL  1       
count_obuf_16_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11690              FALL  1       
count_obuf_16_iopad/DIN             IO_PAD                     0      11690              FALL  1       
count_obuf_16_iopad/PACKAGEPIN:out  IO_PAD                     2488   14178              FALL  1       
count[16]                           quad                       0      14178              FALL  1       

6.2.9::Path details for port: count[17] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[17]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14095


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9362
---------------------------- ------
Clock To Out Delay            14095

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_17_LC_6_24_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__348/I                            Odrv12                     0      4733               FALL  1       
I__348/O                            Odrv12                     796    5529               FALL  1       
I__351/I                            Span12Mux_s8_v             0      5529               FALL  1       
I__351/O                            Span12Mux_s8_v             579    6108               FALL  1       
I__352/I                            Sp12to4                    0      6108               FALL  1       
I__352/O                            Sp12to4                    662    6769               FALL  1       
I__353/I                            Span4Mux_s1_v              0      6769               FALL  1       
I__353/O                            Span4Mux_s1_v              289    7059               FALL  1       
I__354/I                            IoSpan4Mux                 0      7059               FALL  1       
I__354/O                            IoSpan4Mux                 475    7534               FALL  1       
I__355/I                            LocalMux                   0      7534               FALL  1       
I__355/O                            LocalMux                   455    7989               FALL  1       
I__356/I                            IoInMux                    0      7989               FALL  1       
I__356/O                            IoInMux                    320    8310               FALL  1       
count_obuf_17_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8310               FALL  1       
count_obuf_17_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11607              FALL  1       
count_obuf_17_iopad/DIN             IO_PAD                     0      11607              FALL  1       
count_obuf_17_iopad/PACKAGEPIN:out  IO_PAD                     2488   14095              FALL  1       
count[17]                           quad                       0      14095              FALL  1       

6.2.10::Path details for port: count[18]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[18]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13165


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8432
---------------------------- ------
Clock To Out Delay            13165

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_18_LC_6_24_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__334/I                            Odrv4                      0      4733               RISE  1       
I__334/O                            Odrv4                      517    5250               RISE  1       
I__337/I                            Span4Mux_v                 0      5250               RISE  1       
I__337/O                            Span4Mux_v                 517    5767               RISE  1       
I__338/I                            Span4Mux_h                 0      5767               RISE  1       
I__338/O                            Span4Mux_h                 444    6211               RISE  1       
I__339/I                            Span4Mux_s1_v              0      6211               RISE  1       
I__339/O                            Span4Mux_s1_v              300    6511               RISE  1       
I__340/I                            LocalMux                   0      6511               RISE  1       
I__340/O                            LocalMux                   486    6997               RISE  1       
I__341/I                            IoInMux                    0      6997               RISE  1       
I__341/O                            IoInMux                    382    7379               RISE  1       
count_obuf_18_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7379               RISE  1       
count_obuf_18_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10677              FALL  1       
count_obuf_18_iopad/DIN             IO_PAD                     0      10677              FALL  1       
count_obuf_18_iopad/PACKAGEPIN:out  IO_PAD                     2488   13165              FALL  1       
count[18]                           quad                       0      13165              FALL  1       

6.2.11::Path details for port: count[19]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[19]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13237


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8504
---------------------------- ------
Clock To Out Delay            13237

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_19_LC_6_24_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__320/I                            Odrv4                      0      4733               RISE  1       
I__320/O                            Odrv4                      517    5250               RISE  1       
I__323/I                            Span4Mux_v                 0      5250               RISE  1       
I__323/O                            Span4Mux_v                 517    5767               RISE  1       
I__324/I                            Span4Mux_v                 0      5767               RISE  1       
I__324/O                            Span4Mux_v                 517    6283               RISE  1       
I__325/I                            Span4Mux_s0_v              0      6283               RISE  1       
I__325/O                            Span4Mux_s0_v              300    6583               RISE  1       
I__326/I                            LocalMux                   0      6583               RISE  1       
I__326/O                            LocalMux                   486    7069               RISE  1       
I__327/I                            IoInMux                    0      7069               RISE  1       
I__327/O                            IoInMux                    382    7452               RISE  1       
count_obuf_19_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7452               RISE  1       
count_obuf_19_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10749              FALL  1       
count_obuf_19_iopad/DIN             IO_PAD                     0      10749              FALL  1       
count_obuf_19_iopad/PACKAGEPIN:out  IO_PAD                     2488   13237              FALL  1       
count[19]                           quad                       0      13237              FALL  1       

6.2.12::Path details for port: count[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[1]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13837


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9104
---------------------------- ------
Clock To Out Delay            13837

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_1_LC_6_22_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__152/I                           Odrv12                     0      4733               FALL  1       
I__152/O                           Odrv12                     796    5529               FALL  1       
I__155/I                           Span12Mux_h                0      5529               FALL  1       
I__155/O                           Span12Mux_h                796    6325               FALL  1       
I__156/I                           Span12Mux_h                0      6325               FALL  1       
I__156/O                           Span12Mux_h                796    7121               FALL  1       
I__157/I                           Span12Mux_s1_v             0      7121               FALL  1       
I__157/O                           Span12Mux_s1_v             155    7276               FALL  1       
I__158/I                           LocalMux                   0      7276               FALL  1       
I__158/O                           LocalMux                   455    7731               FALL  1       
I__159/I                           IoInMux                    0      7731               FALL  1       
I__159/O                           IoInMux                    320    8051               FALL  1       
count_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8051               FALL  1       
count_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11349              FALL  1       
count_obuf_1_iopad/DIN             IO_PAD                     0      11349              FALL  1       
count_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2488   13837              FALL  1       
count[1]                           quad                       0      13837              FALL  1       

6.2.13::Path details for port: count[20]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[20]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13237


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8504
---------------------------- ------
Clock To Out Delay            13237

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_20_LC_6_24_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__518/I                            Odrv4                      0      4733               RISE  1       
I__518/O                            Odrv4                      517    5250               RISE  1       
I__521/I                            Span4Mux_v                 0      5250               RISE  1       
I__521/O                            Span4Mux_v                 517    5767               RISE  1       
I__522/I                            Span4Mux_v                 0      5767               RISE  1       
I__522/O                            Span4Mux_v                 517    6283               RISE  1       
I__523/I                            Span4Mux_s0_v              0      6283               RISE  1       
I__523/O                            Span4Mux_s0_v              300    6583               RISE  1       
I__524/I                            LocalMux                   0      6583               RISE  1       
I__524/O                            LocalMux                   486    7069               RISE  1       
I__525/I                            IoInMux                    0      7069               RISE  1       
I__525/O                            IoInMux                    382    7452               RISE  1       
count_obuf_20_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7452               RISE  1       
count_obuf_20_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10749              FALL  1       
count_obuf_20_iopad/DIN             IO_PAD                     0      10749              FALL  1       
count_obuf_20_iopad/PACKAGEPIN:out  IO_PAD                     2488   13237              FALL  1       
count[20]                           quad                       0      13237              FALL  1       

6.2.14::Path details for port: count[21]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[21]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12720


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7987
---------------------------- ------
Clock To Out Delay            12720

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_21_LC_6_24_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__505/I                            Odrv4                      0      4733               RISE  1       
I__505/O                            Odrv4                      517    5250               RISE  1       
I__508/I                            Span4Mux_v                 0      5250               RISE  1       
I__508/O                            Span4Mux_v                 517    5767               RISE  1       
I__509/I                            Span4Mux_s1_v              0      5767               RISE  1       
I__509/O                            Span4Mux_s1_v              300    6066               RISE  1       
I__510/I                            LocalMux                   0      6066               RISE  1       
I__510/O                            LocalMux                   486    6552               RISE  1       
I__511/I                            IoInMux                    0      6552               RISE  1       
I__511/O                            IoInMux                    382    6935               RISE  1       
count_obuf_21_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6935               RISE  1       
count_obuf_21_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10232              FALL  1       
count_obuf_21_iopad/DIN             IO_PAD                     0      10232              FALL  1       
count_obuf_21_iopad/PACKAGEPIN:out  IO_PAD                     2488   12720              FALL  1       
count[21]                           quad                       0      12720              FALL  1       

6.2.15::Path details for port: count[22]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[22]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12317


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7584
---------------------------- ------
Clock To Out Delay            12317

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_22_LC_6_24_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__493/I                            Odrv12                     0      4733               RISE  1       
I__493/O                            Odrv12                     724    5457               RISE  1       
I__496/I                            Span12Mux_s2_v             0      5457               RISE  1       
I__496/O                            Span12Mux_s2_v             207    5663               RISE  1       
I__497/I                            LocalMux                   0      5663               RISE  1       
I__497/O                            LocalMux                   486    6149               RISE  1       
I__498/I                            IoInMux                    0      6149               RISE  1       
I__498/O                            IoInMux                    382    6532               RISE  1       
count_obuf_22_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6532               RISE  1       
count_obuf_22_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9829               FALL  1       
count_obuf_22_iopad/DIN             IO_PAD                     0      9829               FALL  1       
count_obuf_22_iopad/PACKAGEPIN:out  IO_PAD                     2488   12317              FALL  1       
count[22]                           quad                       0      12317              FALL  1       

6.2.16::Path details for port: count[23]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[23]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13237


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8504
---------------------------- ------
Clock To Out Delay            13237

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_23_LC_6_24_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__479/I                            Odrv4                      0      4733               RISE  1       
I__479/O                            Odrv4                      517    5250               RISE  1       
I__482/I                            Span4Mux_v                 0      5250               RISE  1       
I__482/O                            Span4Mux_v                 517    5767               RISE  1       
I__483/I                            Span4Mux_v                 0      5767               RISE  1       
I__483/O                            Span4Mux_v                 517    6283               RISE  1       
I__484/I                            Span4Mux_s0_v              0      6283               RISE  1       
I__484/O                            Span4Mux_s0_v              300    6583               RISE  1       
I__485/I                            LocalMux                   0      6583               RISE  1       
I__485/O                            LocalMux                   486    7069               RISE  1       
I__486/I                            IoInMux                    0      7069               RISE  1       
I__486/O                            IoInMux                    382    7452               RISE  1       
count_obuf_23_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7452               RISE  1       
count_obuf_23_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10749              FALL  1       
count_obuf_23_iopad/DIN             IO_PAD                     0      10749              FALL  1       
count_obuf_23_iopad/PACKAGEPIN:out  IO_PAD                     2488   13237              FALL  1       
count[23]                           quad                       0      13237              FALL  1       

6.2.17::Path details for port: count[24]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[24]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12886


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8153
---------------------------- ------
Clock To Out Delay            12886

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_24_LC_6_25_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__466/I                            Odrv4                      0      4733               RISE  1       
I__466/O                            Odrv4                      517    5250               RISE  1       
I__469/I                            Span4Mux_v                 0      5250               RISE  1       
I__469/O                            Span4Mux_v                 517    5767               RISE  1       
I__470/I                            Span4Mux_s3_v              0      5767               RISE  1       
I__470/O                            Span4Mux_s3_v              465    6232               RISE  1       
I__471/I                            LocalMux                   0      6232               RISE  1       
I__471/O                            LocalMux                   486    6718               RISE  1       
I__472/I                            IoInMux                    0      6718               RISE  1       
I__472/O                            IoInMux                    382    7100               RISE  1       
count_obuf_24_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7100               RISE  1       
count_obuf_24_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10398              FALL  1       
count_obuf_24_iopad/DIN             IO_PAD                     0      10398              FALL  1       
count_obuf_24_iopad/PACKAGEPIN:out  IO_PAD                     2488   12886              FALL  1       
count[24]                           quad                       0      12886              FALL  1       

6.2.18::Path details for port: count[25]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[25]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13361


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8628
---------------------------- ------
Clock To Out Delay            13361

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_25_LC_6_25_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__452/I                            Odrv4                      0      4733               FALL  1       
I__452/O                            Odrv4                      548    5281               FALL  1       
I__455/I                            Span4Mux_v                 0      5281               FALL  1       
I__455/O                            Span4Mux_v                 548    5829               FALL  1       
I__456/I                            Span4Mux_s3_v              0      5829               FALL  1       
I__456/O                            Span4Mux_s3_v              496    6325               FALL  1       
I__457/I                            IoSpan4Mux                 0      6325               FALL  1       
I__457/O                            IoSpan4Mux                 475    6800               FALL  1       
I__458/I                            LocalMux                   0      6800               FALL  1       
I__458/O                            LocalMux                   455    7255               FALL  1       
I__459/I                            IoInMux                    0      7255               FALL  1       
I__459/O                            IoInMux                    320    7576               FALL  1       
count_obuf_25_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7576               FALL  1       
count_obuf_25_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10873              FALL  1       
count_obuf_25_iopad/DIN             IO_PAD                     0      10873              FALL  1       
count_obuf_25_iopad/PACKAGEPIN:out  IO_PAD                     2488   13361              FALL  1       
count[25]                           quad                       0      13361              FALL  1       

6.2.19::Path details for port: count[26]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[26]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13030


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8297
---------------------------- ------
Clock To Out Delay            13030

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_26_LC_6_25_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__438/I                            Odrv4                      0      4733               RISE  1       
I__438/O                            Odrv4                      517    5250               RISE  1       
I__441/I                            Span4Mux_h                 0      5250               RISE  1       
I__441/O                            Span4Mux_h                 444    5694               RISE  1       
I__442/I                            Span4Mux_s1_h              0      5694               RISE  1       
I__442/O                            Span4Mux_s1_h              258    5953               RISE  1       
I__443/I                            IoSpan4Mux                 0      5953               RISE  1       
I__443/O                            IoSpan4Mux                 424    6377               RISE  1       
I__444/I                            LocalMux                   0      6377               RISE  1       
I__444/O                            LocalMux                   486    6862               RISE  1       
I__445/I                            IoInMux                    0      6862               RISE  1       
I__445/O                            IoInMux                    382    7245               RISE  1       
count_obuf_26_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7245               RISE  1       
count_obuf_26_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10542              FALL  1       
count_obuf_26_iopad/DIN             IO_PAD                     0      10542              FALL  1       
count_obuf_26_iopad/PACKAGEPIN:out  IO_PAD                     2488   13030              FALL  1       
count[26]                           quad                       0      13030              FALL  1       

6.2.20::Path details for port: count[27]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[27]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13092


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8359
---------------------------- ------
Clock To Out Delay            13092

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_27_LC_6_25_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__689/I                            Odrv4                      0      4733               FALL  1       
I__689/O                            Odrv4                      548    5281               FALL  1       
I__692/I                            Span4Mux_s2_h              0      5281               FALL  1       
I__692/O                            Span4Mux_s2_h              300    5581               FALL  1       
I__693/I                            IoSpan4Mux                 0      5581               FALL  1       
I__693/O                            IoSpan4Mux                 475    6056               FALL  1       
I__694/I                            IoSpan4Mux                 0      6056               FALL  1       
I__694/O                            IoSpan4Mux                 475    6532               FALL  1       
I__695/I                            LocalMux                   0      6532               FALL  1       
I__695/O                            LocalMux                   455    6986               FALL  1       
I__696/I                            IoInMux                    0      6986               FALL  1       
I__696/O                            IoInMux                    320    7307               FALL  1       
count_obuf_27_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7307               FALL  1       
count_obuf_27_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10604              FALL  1       
count_obuf_27_iopad/DIN             IO_PAD                     0      10604              FALL  1       
count_obuf_27_iopad/PACKAGEPIN:out  IO_PAD                     2488   13092              FALL  1       
count[27]                           quad                       0      13092              FALL  1       

6.2.21::Path details for port: count[28]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[28]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12606


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12606

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_28_LC_6_25_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__676/I                            Odrv4                      0      4733               RISE  1       
I__676/O                            Odrv4                      517    5250               RISE  1       
I__679/I                            Span4Mux_h                 0      5250               RISE  1       
I__679/O                            Span4Mux_h                 444    5694               RISE  1       
I__680/I                            Span4Mux_s1_h              0      5694               RISE  1       
I__680/O                            Span4Mux_s1_h              258    5953               RISE  1       
I__681/I                            LocalMux                   0      5953               RISE  1       
I__681/O                            LocalMux                   486    6439               RISE  1       
I__682/I                            IoInMux                    0      6439               RISE  1       
I__682/O                            IoInMux                    382    6821               RISE  1       
count_obuf_28_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6821               RISE  1       
count_obuf_28_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10118              FALL  1       
count_obuf_28_iopad/DIN             IO_PAD                     0      10118              FALL  1       
count_obuf_28_iopad/PACKAGEPIN:out  IO_PAD                     2488   12606              FALL  1       
count[28]                           quad                       0      12606              FALL  1       

6.2.22::Path details for port: count[29]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[29]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12606


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12606

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_29_LC_6_25_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__663/I                            Odrv4                      0      4733               RISE  1       
I__663/O                            Odrv4                      517    5250               RISE  1       
I__666/I                            Span4Mux_h                 0      5250               RISE  1       
I__666/O                            Span4Mux_h                 444    5694               RISE  1       
I__667/I                            Span4Mux_s1_h              0      5694               RISE  1       
I__667/O                            Span4Mux_s1_h              258    5953               RISE  1       
I__668/I                            LocalMux                   0      5953               RISE  1       
I__668/O                            LocalMux                   486    6439               RISE  1       
I__669/I                            IoInMux                    0      6439               RISE  1       
I__669/O                            IoInMux                    382    6821               RISE  1       
count_obuf_29_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6821               RISE  1       
count_obuf_29_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10118              FALL  1       
count_obuf_29_iopad/DIN             IO_PAD                     0      10118              FALL  1       
count_obuf_29_iopad/PACKAGEPIN:out  IO_PAD                     2488   12606              FALL  1       
count[29]                           quad                       0      12606              FALL  1       

6.2.23::Path details for port: count[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[2]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 15098


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay             10365
---------------------------- ------
Clock To Out Delay            15098

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_2_LC_6_22_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__136/I                           Odrv12                     0      4733               FALL  1       
I__136/O                           Odrv12                     796    5529               FALL  1       
I__139/I                           Span12Mux_h                0      5529               FALL  1       
I__139/O                           Span12Mux_h                796    6325               FALL  1       
I__140/I                           Span12Mux_h                0      6325               FALL  1       
I__140/O                           Span12Mux_h                796    7121               FALL  1       
I__141/I                           Sp12to4                    0      7121               FALL  1       
I__141/O                           Sp12to4                    662    7782               FALL  1       
I__142/I                           Span4Mux_s0_v              0      7782               FALL  1       
I__142/O                           Span4Mux_s0_v              279    8061               FALL  1       
I__143/I                           IoSpan4Mux                 0      8061               FALL  1       
I__143/O                           IoSpan4Mux                 475    8537               FALL  1       
I__144/I                           LocalMux                   0      8537               FALL  1       
I__144/O                           LocalMux                   455    8992               FALL  1       
I__145/I                           IoInMux                    0      8992               FALL  1       
I__145/O                           IoInMux                    320    9312               FALL  1       
count_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9312               FALL  1       
count_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12610              FALL  1       
count_obuf_2_iopad/DIN             IO_PAD                     0      12610              FALL  1       
count_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2488   15098              FALL  1       
count[2]                           quad                       0      15098              FALL  1       

6.2.24::Path details for port: count[30]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[30]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12669


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7936
---------------------------- ------
Clock To Out Delay            12669

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_30_LC_6_25_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__650/I                            Odrv4                      0      4733               RISE  1       
I__650/O                            Odrv4                      517    5250               RISE  1       
I__653/I                            Span4Mux_s3_h              0      5250               RISE  1       
I__653/O                            Span4Mux_s3_h              341    5591               RISE  1       
I__654/I                            IoSpan4Mux                 0      5591               RISE  1       
I__654/O                            IoSpan4Mux                 424    6015               RISE  1       
I__655/I                            LocalMux                   0      6015               RISE  1       
I__655/O                            LocalMux                   486    6501               RISE  1       
I__656/I                            IoInMux                    0      6501               RISE  1       
I__656/O                            IoInMux                    382    6883               RISE  1       
count_obuf_30_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6883               RISE  1       
count_obuf_30_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10181              FALL  1       
count_obuf_30_iopad/DIN             IO_PAD                     0      10181              FALL  1       
count_obuf_30_iopad/PACKAGEPIN:out  IO_PAD                     2488   12669              FALL  1       
count[30]                           quad                       0      12669              FALL  1       

6.2.25::Path details for port: count[31]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[31]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12606


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12606

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_31_LC_6_25_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  2       
I__548/I                            Odrv4                      0      4733               RISE  1       
I__548/O                            Odrv4                      517    5250               RISE  1       
I__550/I                            Span4Mux_h                 0      5250               RISE  1       
I__550/O                            Span4Mux_h                 444    5694               RISE  1       
I__551/I                            Span4Mux_s1_h              0      5694               RISE  1       
I__551/O                            Span4Mux_s1_h              258    5953               RISE  1       
I__552/I                            LocalMux                   0      5953               RISE  1       
I__552/O                            LocalMux                   486    6439               RISE  1       
I__553/I                            IoInMux                    0      6439               RISE  1       
I__553/O                            IoInMux                    382    6821               RISE  1       
count_obuf_31_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6821               RISE  1       
count_obuf_31_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10118              FALL  1       
count_obuf_31_iopad/DIN             IO_PAD                     0      10118              FALL  1       
count_obuf_31_iopad/PACKAGEPIN:out  IO_PAD                     2488   12606              FALL  1       
count[31]                           quad                       0      12606              FALL  1       

6.2.26::Path details for port: count[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[3]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 15149


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay             10416
---------------------------- ------
Clock To Out Delay            15149

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_3_LC_6_22_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__120/I                           Odrv12                     0      4733               FALL  1       
I__120/O                           Odrv12                     796    5529               FALL  1       
I__123/I                           Span12Mux_h                0      5529               FALL  1       
I__123/O                           Span12Mux_h                796    6325               FALL  1       
I__124/I                           Span12Mux_s10_v            0      6325               FALL  1       
I__124/O                           Span12Mux_s10_v            641    6966               FALL  1       
I__125/I                           Sp12to4                    0      6966               FALL  1       
I__125/O                           Sp12to4                    662    7627               FALL  1       
I__126/I                           Span4Mux_h                 0      7627               FALL  1       
I__126/O                           Span4Mux_h                 465    8092               FALL  1       
I__127/I                           Span4Mux_s3_v              0      8092               FALL  1       
I__127/O                           Span4Mux_s3_v              496    8589               FALL  1       
I__128/I                           LocalMux                   0      8589               FALL  1       
I__128/O                           LocalMux                   455    9043               FALL  1       
I__129/I                           IoInMux                    0      9043               FALL  1       
I__129/O                           IoInMux                    320    9364               FALL  1       
count_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9364               FALL  1       
count_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12661              FALL  1       
count_obuf_3_iopad/DIN             IO_PAD                     0      12661              FALL  1       
count_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2488   15149              FALL  1       
count[3]                           quad                       0      15149              FALL  1       

6.2.27::Path details for port: count[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[4]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14715


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9982
---------------------------- ------
Clock To Out Delay            14715

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_4_LC_6_22_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__304/I                           Odrv12                     0      4733               FALL  1       
I__304/O                           Odrv12                     796    5529               FALL  1       
I__307/I                           Span12Mux_s10_v            0      5529               FALL  1       
I__307/O                           Span12Mux_s10_v            641    6170               FALL  1       
I__309/I                           Sp12to4                    0      6170               FALL  1       
I__309/O                           Sp12to4                    662    6831               FALL  1       
I__310/I                           Span4Mux_s2_v              0      6831               FALL  1       
I__310/O                           Span4Mux_s2_v              372    7203               FALL  1       
I__311/I                           IoSpan4Mux                 0      7203               FALL  1       
I__311/O                           IoSpan4Mux                 475    7679               FALL  1       
I__312/I                           IoSpan4Mux                 0      7679               FALL  1       
I__312/O                           IoSpan4Mux                 475    8154               FALL  1       
I__313/I                           LocalMux                   0      8154               FALL  1       
I__313/O                           LocalMux                   455    8609               FALL  1       
I__314/I                           IoInMux                    0      8609               FALL  1       
I__314/O                           IoInMux                    320    8930               FALL  1       
count_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8930               FALL  1       
count_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12227              FALL  1       
count_obuf_4_iopad/DIN             IO_PAD                     0      12227              FALL  1       
count_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   14715              FALL  1       
count[4]                           quad                       0      14715              FALL  1       

6.2.28::Path details for port: count[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[5]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14839


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay             10106
---------------------------- ------
Clock To Out Delay            14839

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_5_LC_6_22_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__288/I                           Odrv12                     0      4733               FALL  1       
I__288/O                           Odrv12                     796    5529               FALL  1       
I__291/I                           Span12Mux_s10_v            0      5529               FALL  1       
I__291/O                           Span12Mux_s10_v            641    6170               FALL  1       
I__292/I                           Sp12to4                    0      6170               FALL  1       
I__292/O                           Sp12to4                    662    6831               FALL  1       
I__293/I                           Span4Mux_s3_v              0      6831               FALL  1       
I__293/O                           Span4Mux_s3_v              496    7328               FALL  1       
I__294/I                           IoSpan4Mux                 0      7328               FALL  1       
I__294/O                           IoSpan4Mux                 475    7803               FALL  1       
I__295/I                           IoSpan4Mux                 0      7803               FALL  1       
I__295/O                           IoSpan4Mux                 475    8279               FALL  1       
I__296/I                           LocalMux                   0      8279               FALL  1       
I__296/O                           LocalMux                   455    8733               FALL  1       
I__297/I                           IoInMux                    0      8733               FALL  1       
I__297/O                           IoInMux                    320    9054               FALL  1       
count_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9054               FALL  1       
count_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12351              FALL  1       
count_obuf_5_iopad/DIN             IO_PAD                     0      12351              FALL  1       
count_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2488   14839              FALL  1       
count[5]                           quad                       0      14839              FALL  1       

6.2.29::Path details for port: count[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[6]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14715


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9982
---------------------------- ------
Clock To Out Delay            14715

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_6_LC_6_22_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__272/I                           Odrv12                     0      4733               FALL  1       
I__272/O                           Odrv12                     796    5529               FALL  1       
I__275/I                           Span12Mux_s10_v            0      5529               FALL  1       
I__275/O                           Span12Mux_s10_v            641    6170               FALL  1       
I__276/I                           Sp12to4                    0      6170               FALL  1       
I__276/O                           Sp12to4                    662    6831               FALL  1       
I__277/I                           Span4Mux_s2_v              0      6831               FALL  1       
I__277/O                           Span4Mux_s2_v              372    7203               FALL  1       
I__278/I                           IoSpan4Mux                 0      7203               FALL  1       
I__278/O                           IoSpan4Mux                 475    7679               FALL  1       
I__279/I                           IoSpan4Mux                 0      7679               FALL  1       
I__279/O                           IoSpan4Mux                 475    8154               FALL  1       
I__280/I                           LocalMux                   0      8154               FALL  1       
I__280/O                           LocalMux                   455    8609               FALL  1       
I__281/I                           IoInMux                    0      8609               FALL  1       
I__281/O                           IoInMux                    320    8930               FALL  1       
count_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8930               FALL  1       
count_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12227              FALL  1       
count_obuf_6_iopad/DIN             IO_PAD                     0      12227              FALL  1       
count_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2488   14715              FALL  1       
count[6]                           quad                       0      14715              FALL  1       

6.2.30::Path details for port: count[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[7]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14519


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9786
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_7_LC_6_22_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__257/I                           Odrv12                     0      4733               FALL  1       
I__257/O                           Odrv12                     796    5529               FALL  1       
I__260/I                           Span12Mux_h                0      5529               FALL  1       
I__260/O                           Span12Mux_h                796    6325               FALL  1       
I__261/I                           Sp12to4                    0      6325               FALL  1       
I__261/O                           Sp12to4                    662    6986               FALL  1       
I__262/I                           Span4Mux_s3_v              0      6986               FALL  1       
I__262/O                           Span4Mux_s3_v              496    7483               FALL  1       
I__263/I                           IoSpan4Mux                 0      7483               FALL  1       
I__263/O                           IoSpan4Mux                 475    7958               FALL  1       
I__264/I                           LocalMux                   0      7958               FALL  1       
I__264/O                           LocalMux                   455    8413               FALL  1       
I__265/I                           IoInMux                    0      8413               FALL  1       
I__265/O                           IoInMux                    320    8733               FALL  1       
count_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8733               FALL  1       
count_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   12031              FALL  1       
count_obuf_7_iopad/DIN             IO_PAD                     0      12031              FALL  1       
count_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2488   14519              FALL  1       
count[7]                           quad                       0      14519              FALL  1       

6.2.31::Path details for port: count[8] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[8]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13206


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8473
---------------------------- ------
Clock To Out Delay            13206

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_8_LC_6_23_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__243/I                           Odrv4                      0      4733               FALL  1       
I__243/O                           Odrv4                      548    5281               FALL  1       
I__246/I                           Span4Mux_v                 0      5281               FALL  1       
I__246/O                           Span4Mux_v                 548    5829               FALL  1       
I__247/I                           Span4Mux_s3_h              0      5829               FALL  1       
I__247/O                           Span4Mux_s3_h              341    6170               FALL  1       
I__248/I                           IoSpan4Mux                 0      6170               FALL  1       
I__248/O                           IoSpan4Mux                 475    6645               FALL  1       
I__249/I                           LocalMux                   0      6645               FALL  1       
I__249/O                           LocalMux                   455    7100               FALL  1       
I__250/I                           IoInMux                    0      7100               FALL  1       
I__250/O                           IoInMux                    320    7421               FALL  1       
count_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7421               FALL  1       
count_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10718              FALL  1       
count_obuf_8_iopad/DIN             IO_PAD                     0      10718              FALL  1       
count_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2488   13206              FALL  1       
count[8]                           quad                       0      13206              FALL  1       

6.2.32::Path details for port: count[9] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[9]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13134


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8401
---------------------------- ------
Clock To Out Delay            13134

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_9_LC_6_23_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__229/I                           Odrv4                      0      4733               FALL  1       
I__229/O                           Odrv4                      548    5281               FALL  1       
I__232/I                           Span4Mux_s3_h              0      5281               FALL  1       
I__232/O                           Span4Mux_s3_h              341    5622               FALL  1       
I__233/I                           IoSpan4Mux                 0      5622               FALL  1       
I__233/O                           IoSpan4Mux                 475    6097               FALL  1       
I__234/I                           IoSpan4Mux                 0      6097               FALL  1       
I__234/O                           IoSpan4Mux                 475    6573               FALL  1       
I__235/I                           LocalMux                   0      6573               FALL  1       
I__235/O                           LocalMux                   455    7028               FALL  1       
I__236/I                           IoInMux                    0      7028               FALL  1       
I__236/O                           IoInMux                    320    7348               FALL  1       
count_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7348               FALL  1       
count_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10646              FALL  1       
count_obuf_9_iopad/DIN             IO_PAD                     0      10646              FALL  1       
count_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2488   13134              FALL  1       
count[9]                           quad                       0      13134              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: quadA     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : quadA
Clock Port        : clk
Clock Reference   : quad|clk:R
Hold Time         : 924


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -3013
---------------------------- ------
Hold Time                       924

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
quadA                           quad                       0      0                  FALL  1       
quadA_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
quadA_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
quadA_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
quadA_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__556/I                        Odrv4                      0      1142               FALL  1       
I__556/O                        Odrv4                      548    1690               FALL  1       
I__558/I                        Span4Mux_v                 0      1690               FALL  1       
I__558/O                        Span4Mux_v                 548    2238               FALL  1       
I__560/I                        LocalMux                   0      2238               FALL  1       
I__560/O                        LocalMux                   455    2693               FALL  1       
I__567/I                        InMux                      0      2693               FALL  1       
I__567/O                        InMux                      320    3013               FALL  1       
quadA_delayed_LC_4_23_2/in3     LogicCell40_SEQ_MODE_1000  0      3013               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__540/I                                          ClkMux                     0      3482               RISE  1       
I__540/O                                          ClkMux                     455    3937               RISE  1       
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.2::Path details for port: quadB     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : quadB
Clock Port        : clk
Clock Reference   : quad|clk:R
Hold Time         : 459


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                       459

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
quadB                             quad                       0      0                  FALL  1       
quadB_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
quadB_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
quadB_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
quadB_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__186/I                          Odrv4                      0      1142               FALL  1       
I__186/O                          Odrv4                      548    1690               FALL  1       
I__187/I                          Span4Mux_v                 0      1690               FALL  1       
I__187/O                          Span4Mux_v                 548    2238               FALL  1       
I__189/I                          Span4Mux_h                 0      2238               FALL  1       
I__189/O                          Span4Mux_h                 465    2703               FALL  1       
I__192/I                          LocalMux                   0      2703               FALL  1       
I__192/O                          LocalMux                   455    3158               FALL  1       
I__195/I                          InMux                      0      3158               FALL  1       
I__195/O                          InMux                      320    3478               FALL  1       
quadB_delayed_fast_LC_6_21_6/in0  LogicCell40_SEQ_MODE_1000  0      3478               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__541/I                                          ClkMux                     0      3482               RISE  1       
I__541/O                                          ClkMux                     455    3937               RISE  1       
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: count[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[0]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 11998


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7265
---------------------------- ------
Clock To Out Delay            11998

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__539/I                                          ClkMux                     0      3482               RISE  1       
I__539/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_0_LC_5_21_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__165/I                           Odrv4                      0      4733               FALL  1       
I__165/O                           Odrv4                      548    5281               FALL  1       
I__168/I                           Span4Mux_h                 0      5281               FALL  1       
I__168/O                           Span4Mux_h                 465    5746               FALL  1       
I__170/I                           Span4Mux_s0_h              0      5746               FALL  1       
I__170/O                           Span4Mux_s0_h              207    5953               FALL  1       
I__171/I                           LocalMux                   0      5953               FALL  1       
I__171/O                           LocalMux                   455    6408               FALL  1       
I__172/I                           IoInMux                    0      6408               FALL  1       
I__172/O                           IoInMux                    320    6728               FALL  1       
count_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6728               FALL  1       
count_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9684               RISE  1       
count_obuf_0_iopad/DIN             IO_PAD                     0      9684               RISE  1       
count_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   11998              RISE  1       
count[0]                           quad                       0      11998              RISE  1       

6.5.2::Path details for port: count[10] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[10]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13652


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8919
---------------------------- ------
Clock To Out Delay            13652

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_10_LC_6_23_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__214/I                            Odrv12                     0      4733               RISE  1       
I__214/O                            Odrv12                     724    5457               RISE  1       
I__217/I                            Span12Mux_v                0      5457               RISE  1       
I__217/O                            Span12Mux_v                724    6180               RISE  1       
I__218/I                            Sp12to4                    0      6180               RISE  1       
I__218/O                            Sp12to4                    631    6811               RISE  1       
I__219/I                            Span4Mux_h                 0      6811               RISE  1       
I__219/O                            Span4Mux_h                 444    7255               RISE  1       
I__220/I                            Span4Mux_s1_h              0      7255               RISE  1       
I__220/O                            Span4Mux_s1_h              258    7514               RISE  1       
I__221/I                            LocalMux                   0      7514               RISE  1       
I__221/O                            LocalMux                   486    7999               RISE  1       
I__222/I                            IoInMux                    0      7999               RISE  1       
I__222/O                            IoInMux                    382    8382               RISE  1       
count_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8382               RISE  1       
count_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11338              RISE  1       
count_obuf_10_iopad/DIN             IO_PAD                     0      11338              RISE  1       
count_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2314   13652              RISE  1       
count[10]                           quad                       0      13652              RISE  1       

6.5.3::Path details for port: count[11] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[11]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13652


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8919
---------------------------- ------
Clock To Out Delay            13652

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_11_LC_6_23_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__199/I                            Odrv12                     0      4733               RISE  1       
I__199/O                            Odrv12                     724    5457               RISE  1       
I__202/I                            Span12Mux_v                0      5457               RISE  1       
I__202/O                            Span12Mux_v                724    6180               RISE  1       
I__203/I                            Sp12to4                    0      6180               RISE  1       
I__203/O                            Sp12to4                    631    6811               RISE  1       
I__204/I                            Span4Mux_h                 0      6811               RISE  1       
I__204/O                            Span4Mux_h                 444    7255               RISE  1       
I__205/I                            Span4Mux_s1_h              0      7255               RISE  1       
I__205/O                            Span4Mux_s1_h              258    7514               RISE  1       
I__206/I                            LocalMux                   0      7514               RISE  1       
I__206/O                            LocalMux                   486    7999               RISE  1       
I__207/I                            IoInMux                    0      7999               RISE  1       
I__207/O                            IoInMux                    382    8382               RISE  1       
count_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8382               RISE  1       
count_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11338              RISE  1       
count_obuf_11_iopad/DIN             IO_PAD                     0      11338              RISE  1       
count_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2314   13652              RISE  1       
count[11]                           quad                       0      13652              RISE  1       

6.5.4::Path details for port: count[12] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[12]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13652


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8919
---------------------------- ------
Clock To Out Delay            13652

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_12_LC_6_23_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__423/I                            Odrv12                     0      4733               RISE  1       
I__423/O                            Odrv12                     724    5457               RISE  1       
I__426/I                            Span12Mux_v                0      5457               RISE  1       
I__426/O                            Span12Mux_v                724    6180               RISE  1       
I__427/I                            Sp12to4                    0      6180               RISE  1       
I__427/O                            Sp12to4                    631    6811               RISE  1       
I__428/I                            Span4Mux_h                 0      6811               RISE  1       
I__428/O                            Span4Mux_h                 444    7255               RISE  1       
I__429/I                            Span4Mux_s1_h              0      7255               RISE  1       
I__429/O                            Span4Mux_s1_h              258    7514               RISE  1       
I__430/I                            LocalMux                   0      7514               RISE  1       
I__430/O                            LocalMux                   486    7999               RISE  1       
I__431/I                            IoInMux                    0      7999               RISE  1       
I__431/O                            IoInMux                    382    8382               RISE  1       
count_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8382               RISE  1       
count_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11338              RISE  1       
count_obuf_12_iopad/DIN             IO_PAD                     0      11338              RISE  1       
count_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2314   13652              RISE  1       
count[12]                           quad                       0      13652              RISE  1       

6.5.5::Path details for port: count[13] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[13]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13652


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8919
---------------------------- ------
Clock To Out Delay            13652

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_13_LC_6_23_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__408/I                            Odrv12                     0      4733               RISE  1       
I__408/O                            Odrv12                     724    5457               RISE  1       
I__411/I                            Span12Mux_v                0      5457               RISE  1       
I__411/O                            Span12Mux_v                724    6180               RISE  1       
I__412/I                            Sp12to4                    0      6180               RISE  1       
I__412/O                            Sp12to4                    631    6811               RISE  1       
I__413/I                            Span4Mux_h                 0      6811               RISE  1       
I__413/O                            Span4Mux_h                 444    7255               RISE  1       
I__414/I                            Span4Mux_s1_h              0      7255               RISE  1       
I__414/O                            Span4Mux_s1_h              258    7514               RISE  1       
I__415/I                            LocalMux                   0      7514               RISE  1       
I__415/O                            LocalMux                   486    7999               RISE  1       
I__416/I                            IoInMux                    0      7999               RISE  1       
I__416/O                            IoInMux                    382    8382               RISE  1       
count_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8382               RISE  1       
count_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11338              RISE  1       
count_obuf_13_iopad/DIN             IO_PAD                     0      11338              RISE  1       
count_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2314   13652              RISE  1       
count[13]                           quad                       0      13652              RISE  1       

6.5.6::Path details for port: count[14] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[14]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13807


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9074
---------------------------- ------
Clock To Out Delay            13807

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_14_LC_6_23_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__393/I                            Odrv12                     0      4733               RISE  1       
I__393/O                            Odrv12                     724    5457               RISE  1       
I__396/I                            Span12Mux_v                0      5457               RISE  1       
I__396/O                            Span12Mux_v                724    6180               RISE  1       
I__397/I                            Sp12to4                    0      6180               RISE  1       
I__397/O                            Sp12to4                    631    6811               RISE  1       
I__398/I                            Span4Mux_v                 0      6811               RISE  1       
I__398/O                            Span4Mux_v                 517    7328               RISE  1       
I__399/I                            Span4Mux_s3_h              0      7328               RISE  1       
I__399/O                            Span4Mux_s3_h              341    7669               RISE  1       
I__400/I                            LocalMux                   0      7669               RISE  1       
I__400/O                            LocalMux                   486    8154               RISE  1       
I__401/I                            IoInMux                    0      8154               RISE  1       
I__401/O                            IoInMux                    382    8537               RISE  1       
count_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8537               RISE  1       
count_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11493              RISE  1       
count_obuf_14_iopad/DIN             IO_PAD                     0      11493              RISE  1       
count_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2314   13807              RISE  1       
count[14]                           quad                       0      13807              RISE  1       

6.5.7::Path details for port: count[15] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[15]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13652


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8919
---------------------------- ------
Clock To Out Delay            13652

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_15_LC_6_23_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__378/I                            Odrv12                     0      4733               RISE  1       
I__378/O                            Odrv12                     724    5457               RISE  1       
I__381/I                            Span12Mux_v                0      5457               RISE  1       
I__381/O                            Span12Mux_v                724    6180               RISE  1       
I__382/I                            Sp12to4                    0      6180               RISE  1       
I__382/O                            Sp12to4                    631    6811               RISE  1       
I__383/I                            Span4Mux_h                 0      6811               RISE  1       
I__383/O                            Span4Mux_h                 444    7255               RISE  1       
I__384/I                            Span4Mux_s1_h              0      7255               RISE  1       
I__384/O                            Span4Mux_s1_h              258    7514               RISE  1       
I__385/I                            LocalMux                   0      7514               RISE  1       
I__385/O                            LocalMux                   486    7999               RISE  1       
I__386/I                            IoInMux                    0      7999               RISE  1       
I__386/O                            IoInMux                    382    8382               RISE  1       
count_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8382               RISE  1       
count_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11338              RISE  1       
count_obuf_15_iopad/DIN             IO_PAD                     0      11338              RISE  1       
count_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2314   13652              RISE  1       
count[15]                           quad                       0      13652              RISE  1       

6.5.8::Path details for port: count[16] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[16]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13549


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8816
---------------------------- ------
Clock To Out Delay            13549

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_16_LC_6_24_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__363/I                            Odrv12                     0      4733               RISE  1       
I__363/O                            Odrv12                     724    5457               RISE  1       
I__366/I                            Span12Mux_s8_v             0      5457               RISE  1       
I__366/O                            Span12Mux_s8_v             527    5984               RISE  1       
I__367/I                            Sp12to4                    0      5984               RISE  1       
I__367/O                            Sp12to4                    631    6614               RISE  1       
I__368/I                            Span4Mux_s2_v              0      6614               RISE  1       
I__368/O                            Span4Mux_s2_v              372    6986               RISE  1       
I__369/I                            IoSpan4Mux                 0      6986               RISE  1       
I__369/O                            IoSpan4Mux                 424    7410               RISE  1       
I__370/I                            LocalMux                   0      7410               RISE  1       
I__370/O                            LocalMux                   486    7896               RISE  1       
I__371/I                            IoInMux                    0      7896               RISE  1       
I__371/O                            IoInMux                    382    8279               RISE  1       
count_obuf_16_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8279               RISE  1       
count_obuf_16_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11235              RISE  1       
count_obuf_16_iopad/DIN             IO_PAD                     0      11235              RISE  1       
count_obuf_16_iopad/PACKAGEPIN:out  IO_PAD                     2314   13549              RISE  1       
count[16]                           quad                       0      13549              RISE  1       

6.5.9::Path details for port: count[17] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[17]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13477


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8744
---------------------------- ------
Clock To Out Delay            13477

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_17_LC_6_24_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__348/I                            Odrv12                     0      4733               RISE  1       
I__348/O                            Odrv12                     724    5457               RISE  1       
I__351/I                            Span12Mux_s8_v             0      5457               RISE  1       
I__351/O                            Span12Mux_s8_v             527    5984               RISE  1       
I__352/I                            Sp12to4                    0      5984               RISE  1       
I__352/O                            Sp12to4                    631    6614               RISE  1       
I__353/I                            Span4Mux_s1_v              0      6614               RISE  1       
I__353/O                            Span4Mux_s1_v              300    6914               RISE  1       
I__354/I                            IoSpan4Mux                 0      6914               RISE  1       
I__354/O                            IoSpan4Mux                 424    7338               RISE  1       
I__355/I                            LocalMux                   0      7338               RISE  1       
I__355/O                            LocalMux                   486    7824               RISE  1       
I__356/I                            IoInMux                    0      7824               RISE  1       
I__356/O                            IoInMux                    382    8206               RISE  1       
count_obuf_17_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8206               RISE  1       
count_obuf_17_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11163              RISE  1       
count_obuf_17_iopad/DIN             IO_PAD                     0      11163              RISE  1       
count_obuf_17_iopad/PACKAGEPIN:out  IO_PAD                     2314   13477              RISE  1       
count[17]                           quad                       0      13477              RISE  1       

6.5.10::Path details for port: count[18]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[18]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12629


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7896
---------------------------- ------
Clock To Out Delay            12629

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_18_LC_6_24_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__334/I                            Odrv4                      0      4733               FALL  1       
I__334/O                            Odrv4                      548    5281               FALL  1       
I__337/I                            Span4Mux_v                 0      5281               FALL  1       
I__337/O                            Span4Mux_v                 548    5829               FALL  1       
I__338/I                            Span4Mux_h                 0      5829               FALL  1       
I__338/O                            Span4Mux_h                 465    6294               FALL  1       
I__339/I                            Span4Mux_s1_v              0      6294               FALL  1       
I__339/O                            Span4Mux_s1_v              289    6583               FALL  1       
I__340/I                            LocalMux                   0      6583               FALL  1       
I__340/O                            LocalMux                   455    7038               FALL  1       
I__341/I                            IoInMux                    0      7038               FALL  1       
I__341/O                            IoInMux                    320    7359               FALL  1       
count_obuf_18_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7359               FALL  1       
count_obuf_18_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10315              RISE  1       
count_obuf_18_iopad/DIN             IO_PAD                     0      10315              RISE  1       
count_obuf_18_iopad/PACKAGEPIN:out  IO_PAD                     2314   12629              RISE  1       
count[18]                           quad                       0      12629              RISE  1       

6.5.11::Path details for port: count[19]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[19]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12701


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7968
---------------------------- ------
Clock To Out Delay            12701

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_19_LC_6_24_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__320/I                            Odrv4                      0      4733               FALL  1       
I__320/O                            Odrv4                      548    5281               FALL  1       
I__323/I                            Span4Mux_v                 0      5281               FALL  1       
I__323/O                            Span4Mux_v                 548    5829               FALL  1       
I__324/I                            Span4Mux_v                 0      5829               FALL  1       
I__324/O                            Span4Mux_v                 548    6377               FALL  1       
I__325/I                            Span4Mux_s0_v              0      6377               FALL  1       
I__325/O                            Span4Mux_s0_v              279    6656               FALL  1       
I__326/I                            LocalMux                   0      6656               FALL  1       
I__326/O                            LocalMux                   455    7110               FALL  1       
I__327/I                            IoInMux                    0      7110               FALL  1       
I__327/O                            IoInMux                    320    7431               FALL  1       
count_obuf_19_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7431               FALL  1       
count_obuf_19_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10387              RISE  1       
count_obuf_19_iopad/DIN             IO_PAD                     0      10387              RISE  1       
count_obuf_19_iopad/PACKAGEPIN:out  IO_PAD                     2314   12701              RISE  1       
count[19]                           quad                       0      12701              RISE  1       

6.5.12::Path details for port: count[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[1]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13197


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8464
---------------------------- ------
Clock To Out Delay            13197

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_1_LC_6_22_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__152/I                           Odrv12                     0      4733               RISE  1       
I__152/O                           Odrv12                     724    5457               RISE  1       
I__155/I                           Span12Mux_h                0      5457               RISE  1       
I__155/O                           Span12Mux_h                724    6180               RISE  1       
I__156/I                           Span12Mux_h                0      6180               RISE  1       
I__156/O                           Span12Mux_h                724    6904               RISE  1       
I__157/I                           Span12Mux_s1_v             0      6904               RISE  1       
I__157/O                           Span12Mux_s1_v             155    7059               RISE  1       
I__158/I                           LocalMux                   0      7059               RISE  1       
I__158/O                           LocalMux                   486    7545               RISE  1       
I__159/I                           IoInMux                    0      7545               RISE  1       
I__159/O                           IoInMux                    382    7927               RISE  1       
count_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7927               RISE  1       
count_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10883              RISE  1       
count_obuf_1_iopad/DIN             IO_PAD                     0      10883              RISE  1       
count_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   13197              RISE  1       
count[1]                           quad                       0      13197              RISE  1       

6.5.13::Path details for port: count[20]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[20]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12701


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7968
---------------------------- ------
Clock To Out Delay            12701

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_20_LC_6_24_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__518/I                            Odrv4                      0      4733               FALL  1       
I__518/O                            Odrv4                      548    5281               FALL  1       
I__521/I                            Span4Mux_v                 0      5281               FALL  1       
I__521/O                            Span4Mux_v                 548    5829               FALL  1       
I__522/I                            Span4Mux_v                 0      5829               FALL  1       
I__522/O                            Span4Mux_v                 548    6377               FALL  1       
I__523/I                            Span4Mux_s0_v              0      6377               FALL  1       
I__523/O                            Span4Mux_s0_v              279    6656               FALL  1       
I__524/I                            LocalMux                   0      6656               FALL  1       
I__524/O                            LocalMux                   455    7110               FALL  1       
I__525/I                            IoInMux                    0      7110               FALL  1       
I__525/O                            IoInMux                    320    7431               FALL  1       
count_obuf_20_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7431               FALL  1       
count_obuf_20_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10387              RISE  1       
count_obuf_20_iopad/DIN             IO_PAD                     0      10387              RISE  1       
count_obuf_20_iopad/PACKAGEPIN:out  IO_PAD                     2314   12701              RISE  1       
count[20]                           quad                       0      12701              RISE  1       

6.5.14::Path details for port: count[21]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[21]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12164


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7431
---------------------------- ------
Clock To Out Delay            12164

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_21_LC_6_24_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__505/I                            Odrv4                      0      4733               FALL  1       
I__505/O                            Odrv4                      548    5281               FALL  1       
I__508/I                            Span4Mux_v                 0      5281               FALL  1       
I__508/O                            Span4Mux_v                 548    5829               FALL  1       
I__509/I                            Span4Mux_s1_v              0      5829               FALL  1       
I__509/O                            Span4Mux_s1_v              289    6118               FALL  1       
I__510/I                            LocalMux                   0      6118               FALL  1       
I__510/O                            LocalMux                   455    6573               FALL  1       
I__511/I                            IoInMux                    0      6573               FALL  1       
I__511/O                            IoInMux                    320    6893               FALL  1       
count_obuf_21_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6893               FALL  1       
count_obuf_21_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9850               RISE  1       
count_obuf_21_iopad/DIN             IO_PAD                     0      9850               RISE  1       
count_obuf_21_iopad/PACKAGEPIN:out  IO_PAD                     2314   12164              RISE  1       
count[21]                           quad                       0      12164              RISE  1       

6.5.15::Path details for port: count[22]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[22]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 11802


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7069
---------------------------- ------
Clock To Out Delay            11802

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_22_LC_6_24_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__493/I                            Odrv12                     0      4733               FALL  1       
I__493/O                            Odrv12                     796    5529               FALL  1       
I__496/I                            Span12Mux_s2_v             0      5529               FALL  1       
I__496/O                            Span12Mux_s2_v             227    5756               FALL  1       
I__497/I                            LocalMux                   0      5756               FALL  1       
I__497/O                            LocalMux                   455    6211               FALL  1       
I__498/I                            IoInMux                    0      6211               FALL  1       
I__498/O                            IoInMux                    320    6532               FALL  1       
count_obuf_22_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6532               FALL  1       
count_obuf_22_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9488               RISE  1       
count_obuf_22_iopad/DIN             IO_PAD                     0      9488               RISE  1       
count_obuf_22_iopad/PACKAGEPIN:out  IO_PAD                     2314   11802              RISE  1       
count[22]                           quad                       0      11802              RISE  1       

6.5.16::Path details for port: count[23]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[23]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12701


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7968
---------------------------- ------
Clock To Out Delay            12701

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__545/I                                          ClkMux                     0      3482               RISE  1       
I__545/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_23_LC_6_24_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__479/I                            Odrv4                      0      4733               FALL  1       
I__479/O                            Odrv4                      548    5281               FALL  1       
I__482/I                            Span4Mux_v                 0      5281               FALL  1       
I__482/O                            Span4Mux_v                 548    5829               FALL  1       
I__483/I                            Span4Mux_v                 0      5829               FALL  1       
I__483/O                            Span4Mux_v                 548    6377               FALL  1       
I__484/I                            Span4Mux_s0_v              0      6377               FALL  1       
I__484/O                            Span4Mux_s0_v              279    6656               FALL  1       
I__485/I                            LocalMux                   0      6656               FALL  1       
I__485/O                            LocalMux                   455    7110               FALL  1       
I__486/I                            IoInMux                    0      7110               FALL  1       
I__486/O                            IoInMux                    320    7431               FALL  1       
count_obuf_23_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7431               FALL  1       
count_obuf_23_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10387              RISE  1       
count_obuf_23_iopad/DIN             IO_PAD                     0      10387              RISE  1       
count_obuf_23_iopad/PACKAGEPIN:out  IO_PAD                     2314   12701              RISE  1       
count[23]                           quad                       0      12701              RISE  1       

6.5.17::Path details for port: count[24]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[24]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12370


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7637
---------------------------- ------
Clock To Out Delay            12370

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_24_LC_6_25_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__466/I                            Odrv4                      0      4733               RISE  1       
I__466/O                            Odrv4                      517    5250               RISE  1       
I__469/I                            Span4Mux_v                 0      5250               RISE  1       
I__469/O                            Span4Mux_v                 517    5767               RISE  1       
I__470/I                            Span4Mux_s3_v              0      5767               RISE  1       
I__470/O                            Span4Mux_s3_v              465    6232               RISE  1       
I__471/I                            LocalMux                   0      6232               RISE  1       
I__471/O                            LocalMux                   486    6718               RISE  1       
I__472/I                            IoInMux                    0      6718               RISE  1       
I__472/O                            IoInMux                    382    7100               RISE  1       
count_obuf_24_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7100               RISE  1       
count_obuf_24_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10056              RISE  1       
count_obuf_24_iopad/DIN             IO_PAD                     0      10056              RISE  1       
count_obuf_24_iopad/PACKAGEPIN:out  IO_PAD                     2314   12370              RISE  1       
count[24]                           quad                       0      12370              RISE  1       

6.5.18::Path details for port: count[25]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[25]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12794


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8061
---------------------------- ------
Clock To Out Delay            12794

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_25_LC_6_25_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__452/I                            Odrv4                      0      4733               RISE  1       
I__452/O                            Odrv4                      517    5250               RISE  1       
I__455/I                            Span4Mux_v                 0      5250               RISE  1       
I__455/O                            Span4Mux_v                 517    5767               RISE  1       
I__456/I                            Span4Mux_s3_v              0      5767               RISE  1       
I__456/O                            Span4Mux_s3_v              465    6232               RISE  1       
I__457/I                            IoSpan4Mux                 0      6232               RISE  1       
I__457/O                            IoSpan4Mux                 424    6656               RISE  1       
I__458/I                            LocalMux                   0      6656               RISE  1       
I__458/O                            LocalMux                   486    7141               RISE  1       
I__459/I                            IoInMux                    0      7141               RISE  1       
I__459/O                            IoInMux                    382    7524               RISE  1       
count_obuf_25_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7524               RISE  1       
count_obuf_25_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10480              RISE  1       
count_obuf_25_iopad/DIN             IO_PAD                     0      10480              RISE  1       
count_obuf_25_iopad/PACKAGEPIN:out  IO_PAD                     2314   12794              RISE  1       
count[25]                           quad                       0      12794              RISE  1       

6.5.19::Path details for port: count[26]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[26]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12515


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7782
---------------------------- ------
Clock To Out Delay            12515

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_26_LC_6_25_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__438/I                            Odrv4                      0      4733               RISE  1       
I__438/O                            Odrv4                      517    5250               RISE  1       
I__441/I                            Span4Mux_h                 0      5250               RISE  1       
I__441/O                            Span4Mux_h                 444    5694               RISE  1       
I__442/I                            Span4Mux_s1_h              0      5694               RISE  1       
I__442/O                            Span4Mux_s1_h              258    5953               RISE  1       
I__443/I                            IoSpan4Mux                 0      5953               RISE  1       
I__443/O                            IoSpan4Mux                 424    6377               RISE  1       
I__444/I                            LocalMux                   0      6377               RISE  1       
I__444/O                            LocalMux                   486    6862               RISE  1       
I__445/I                            IoInMux                    0      6862               RISE  1       
I__445/O                            IoInMux                    382    7245               RISE  1       
count_obuf_26_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7245               RISE  1       
count_obuf_26_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10201              RISE  1       
count_obuf_26_iopad/DIN             IO_PAD                     0      10201              RISE  1       
count_obuf_26_iopad/PACKAGEPIN:out  IO_PAD                     2314   12515              RISE  1       
count[26]                           quad                       0      12515              RISE  1       

6.5.20::Path details for port: count[27]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[27]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12536


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7803
---------------------------- ------
Clock To Out Delay            12536

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_27_LC_6_25_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__689/I                            Odrv4                      0      4733               RISE  1       
I__689/O                            Odrv4                      517    5250               RISE  1       
I__692/I                            Span4Mux_s2_h              0      5250               RISE  1       
I__692/O                            Span4Mux_s2_h              300    5550               RISE  1       
I__693/I                            IoSpan4Mux                 0      5550               RISE  1       
I__693/O                            IoSpan4Mux                 424    5973               RISE  1       
I__694/I                            IoSpan4Mux                 0      5973               RISE  1       
I__694/O                            IoSpan4Mux                 424    6397               RISE  1       
I__695/I                            LocalMux                   0      6397               RISE  1       
I__695/O                            LocalMux                   486    6883               RISE  1       
I__696/I                            IoInMux                    0      6883               RISE  1       
I__696/O                            IoInMux                    382    7265               RISE  1       
count_obuf_27_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7265               RISE  1       
count_obuf_27_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10222              RISE  1       
count_obuf_27_iopad/DIN             IO_PAD                     0      10222              RISE  1       
count_obuf_27_iopad/PACKAGEPIN:out  IO_PAD                     2314   12536              RISE  1       
count[27]                           quad                       0      12536              RISE  1       

6.5.21::Path details for port: count[28]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[28]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12040


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7307
---------------------------- ------
Clock To Out Delay            12040

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_28_LC_6_25_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__676/I                            Odrv4                      0      4733               FALL  1       
I__676/O                            Odrv4                      548    5281               FALL  1       
I__679/I                            Span4Mux_h                 0      5281               FALL  1       
I__679/O                            Span4Mux_h                 465    5746               FALL  1       
I__680/I                            Span4Mux_s1_h              0      5746               FALL  1       
I__680/O                            Span4Mux_s1_h              248    5994               FALL  1       
I__681/I                            LocalMux                   0      5994               FALL  1       
I__681/O                            LocalMux                   455    6449               FALL  1       
I__682/I                            IoInMux                    0      6449               FALL  1       
I__682/O                            IoInMux                    320    6769               FALL  1       
count_obuf_28_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6769               FALL  1       
count_obuf_28_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9726               RISE  1       
count_obuf_28_iopad/DIN             IO_PAD                     0      9726               RISE  1       
count_obuf_28_iopad/PACKAGEPIN:out  IO_PAD                     2314   12040              RISE  1       
count[28]                           quad                       0      12040              RISE  1       

6.5.22::Path details for port: count[29]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[29]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12040


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7307
---------------------------- ------
Clock To Out Delay            12040

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_29_LC_6_25_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__663/I                            Odrv4                      0      4733               FALL  1       
I__663/O                            Odrv4                      548    5281               FALL  1       
I__666/I                            Span4Mux_h                 0      5281               FALL  1       
I__666/O                            Span4Mux_h                 465    5746               FALL  1       
I__667/I                            Span4Mux_s1_h              0      5746               FALL  1       
I__667/O                            Span4Mux_s1_h              248    5994               FALL  1       
I__668/I                            LocalMux                   0      5994               FALL  1       
I__668/O                            LocalMux                   455    6449               FALL  1       
I__669/I                            IoInMux                    0      6449               FALL  1       
I__669/O                            IoInMux                    320    6769               FALL  1       
count_obuf_29_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6769               FALL  1       
count_obuf_29_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9726               RISE  1       
count_obuf_29_iopad/DIN             IO_PAD                     0      9726               RISE  1       
count_obuf_29_iopad/PACKAGEPIN:out  IO_PAD                     2314   12040              RISE  1       
count[29]                           quad                       0      12040              RISE  1       

6.5.23::Path details for port: count[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[2]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14396


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9663
---------------------------- ------
Clock To Out Delay            14396

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_2_LC_6_22_2/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__136/I                           Odrv12                     0      4733               RISE  1       
I__136/O                           Odrv12                     724    5457               RISE  1       
I__139/I                           Span12Mux_h                0      5457               RISE  1       
I__139/O                           Span12Mux_h                724    6180               RISE  1       
I__140/I                           Span12Mux_h                0      6180               RISE  1       
I__140/O                           Span12Mux_h                724    6904               RISE  1       
I__141/I                           Sp12to4                    0      6904               RISE  1       
I__141/O                           Sp12to4                    631    7534               RISE  1       
I__142/I                           Span4Mux_s0_v              0      7534               RISE  1       
I__142/O                           Span4Mux_s0_v              300    7834               RISE  1       
I__143/I                           IoSpan4Mux                 0      7834               RISE  1       
I__143/O                           IoSpan4Mux                 424    8258               RISE  1       
I__144/I                           LocalMux                   0      8258               RISE  1       
I__144/O                           LocalMux                   486    8744               RISE  1       
I__145/I                           IoInMux                    0      8744               RISE  1       
I__145/O                           IoInMux                    382    9126               RISE  1       
count_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9126               RISE  1       
count_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   12082              RISE  1       
count_obuf_2_iopad/DIN             IO_PAD                     0      12082              RISE  1       
count_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   14396              RISE  1       
count[2]                           quad                       0      14396              RISE  1       

6.5.24::Path details for port: count[30]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[30]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12143


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7410
---------------------------- ------
Clock To Out Delay            12143

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_30_LC_6_25_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  3       
I__650/I                            Odrv4                      0      4733               FALL  1       
I__650/O                            Odrv4                      548    5281               FALL  1       
I__653/I                            Span4Mux_s3_h              0      5281               FALL  1       
I__653/O                            Span4Mux_s3_h              341    5622               FALL  1       
I__654/I                            IoSpan4Mux                 0      5622               FALL  1       
I__654/O                            IoSpan4Mux                 475    6097               FALL  1       
I__655/I                            LocalMux                   0      6097               FALL  1       
I__655/O                            LocalMux                   455    6552               FALL  1       
I__656/I                            IoInMux                    0      6552               FALL  1       
I__656/O                            IoInMux                    320    6873               FALL  1       
count_obuf_30_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6873               FALL  1       
count_obuf_30_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9829               RISE  1       
count_obuf_30_iopad/DIN             IO_PAD                     0      9829               RISE  1       
count_obuf_30_iopad/PACKAGEPIN:out  IO_PAD                     2314   12143              RISE  1       
count[30]                           quad                       0      12143              RISE  1       

6.5.25::Path details for port: count[31]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[31]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12040


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7307
---------------------------- ------
Clock To Out Delay            12040

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__546/I                                          ClkMux                     0      3482               RISE  1       
I__546/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_31_LC_6_25_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               FALL  2       
I__548/I                            Odrv4                      0      4733               FALL  1       
I__548/O                            Odrv4                      548    5281               FALL  1       
I__550/I                            Span4Mux_h                 0      5281               FALL  1       
I__550/O                            Span4Mux_h                 465    5746               FALL  1       
I__551/I                            Span4Mux_s1_h              0      5746               FALL  1       
I__551/O                            Span4Mux_s1_h              248    5994               FALL  1       
I__552/I                            LocalMux                   0      5994               FALL  1       
I__552/O                            LocalMux                   455    6449               FALL  1       
I__553/I                            IoInMux                    0      6449               FALL  1       
I__553/O                            IoInMux                    320    6769               FALL  1       
count_obuf_31_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6769               FALL  1       
count_obuf_31_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9726               RISE  1       
count_obuf_31_iopad/DIN             IO_PAD                     0      9726               RISE  1       
count_obuf_31_iopad/PACKAGEPIN:out  IO_PAD                     2314   12040              RISE  1       
count[31]                           quad                       0      12040              RISE  1       

6.5.26::Path details for port: count[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[3]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14438


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9705
---------------------------- ------
Clock To Out Delay            14438

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_3_LC_6_22_3/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__120/I                           Odrv12                     0      4733               RISE  1       
I__120/O                           Odrv12                     724    5457               RISE  1       
I__123/I                           Span12Mux_h                0      5457               RISE  1       
I__123/O                           Span12Mux_h                724    6180               RISE  1       
I__124/I                           Span12Mux_s10_v            0      6180               RISE  1       
I__124/O                           Span12Mux_s10_v            579    6759               RISE  1       
I__125/I                           Sp12to4                    0      6759               RISE  1       
I__125/O                           Sp12to4                    631    7390               RISE  1       
I__126/I                           Span4Mux_h                 0      7390               RISE  1       
I__126/O                           Span4Mux_h                 444    7834               RISE  1       
I__127/I                           Span4Mux_s3_v              0      7834               RISE  1       
I__127/O                           Span4Mux_s3_v              465    8299               RISE  1       
I__128/I                           LocalMux                   0      8299               RISE  1       
I__128/O                           LocalMux                   486    8785               RISE  1       
I__129/I                           IoInMux                    0      8785               RISE  1       
I__129/O                           IoInMux                    382    9167               RISE  1       
count_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9167               RISE  1       
count_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   12124              RISE  1       
count_obuf_3_iopad/DIN             IO_PAD                     0      12124              RISE  1       
count_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   14438              RISE  1       
count[3]                           quad                       0      14438              RISE  1       

6.5.27::Path details for port: count[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[4]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14024


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9291
---------------------------- ------
Clock To Out Delay            14024

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_4_LC_6_22_4/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__304/I                           Odrv12                     0      4733               RISE  1       
I__304/O                           Odrv12                     724    5457               RISE  1       
I__307/I                           Span12Mux_s10_v            0      5457               RISE  1       
I__307/O                           Span12Mux_s10_v            579    6035               RISE  1       
I__309/I                           Sp12to4                    0      6035               RISE  1       
I__309/O                           Sp12to4                    631    6666               RISE  1       
I__310/I                           Span4Mux_s2_v              0      6666               RISE  1       
I__310/O                           Span4Mux_s2_v              372    7038               RISE  1       
I__311/I                           IoSpan4Mux                 0      7038               RISE  1       
I__311/O                           IoSpan4Mux                 424    7462               RISE  1       
I__312/I                           IoSpan4Mux                 0      7462               RISE  1       
I__312/O                           IoSpan4Mux                 424    7886               RISE  1       
I__313/I                           LocalMux                   0      7886               RISE  1       
I__313/O                           LocalMux                   486    8372               RISE  1       
I__314/I                           IoInMux                    0      8372               RISE  1       
I__314/O                           IoInMux                    382    8754               RISE  1       
count_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8754               RISE  1       
count_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11710              RISE  1       
count_obuf_4_iopad/DIN             IO_PAD                     0      11710              RISE  1       
count_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   14024              RISE  1       
count[4]                           quad                       0      14024              RISE  1       

6.5.28::Path details for port: count[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[5]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14117


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9384
---------------------------- ------
Clock To Out Delay            14117

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_5_LC_6_22_5/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__288/I                           Odrv12                     0      4733               RISE  1       
I__288/O                           Odrv12                     724    5457               RISE  1       
I__291/I                           Span12Mux_s10_v            0      5457               RISE  1       
I__291/O                           Span12Mux_s10_v            579    6035               RISE  1       
I__292/I                           Sp12to4                    0      6035               RISE  1       
I__292/O                           Sp12to4                    631    6666               RISE  1       
I__293/I                           Span4Mux_s3_v              0      6666               RISE  1       
I__293/O                           Span4Mux_s3_v              465    7131               RISE  1       
I__294/I                           IoSpan4Mux                 0      7131               RISE  1       
I__294/O                           IoSpan4Mux                 424    7555               RISE  1       
I__295/I                           IoSpan4Mux                 0      7555               RISE  1       
I__295/O                           IoSpan4Mux                 424    7979               RISE  1       
I__296/I                           LocalMux                   0      7979               RISE  1       
I__296/O                           LocalMux                   486    8465               RISE  1       
I__297/I                           IoInMux                    0      8465               RISE  1       
I__297/O                           IoInMux                    382    8847               RISE  1       
count_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8847               RISE  1       
count_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11803              RISE  1       
count_obuf_5_iopad/DIN             IO_PAD                     0      11803              RISE  1       
count_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   14117              RISE  1       
count[5]                           quad                       0      14117              RISE  1       

6.5.29::Path details for port: count[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[6]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 14024


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9291
---------------------------- ------
Clock To Out Delay            14024

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_6_LC_6_22_6/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__272/I                           Odrv12                     0      4733               RISE  1       
I__272/O                           Odrv12                     724    5457               RISE  1       
I__275/I                           Span12Mux_s10_v            0      5457               RISE  1       
I__275/O                           Span12Mux_s10_v            579    6035               RISE  1       
I__276/I                           Sp12to4                    0      6035               RISE  1       
I__276/O                           Sp12to4                    631    6666               RISE  1       
I__277/I                           Span4Mux_s2_v              0      6666               RISE  1       
I__277/O                           Span4Mux_s2_v              372    7038               RISE  1       
I__278/I                           IoSpan4Mux                 0      7038               RISE  1       
I__278/O                           IoSpan4Mux                 424    7462               RISE  1       
I__279/I                           IoSpan4Mux                 0      7462               RISE  1       
I__279/O                           IoSpan4Mux                 424    7886               RISE  1       
I__280/I                           LocalMux                   0      7886               RISE  1       
I__280/O                           LocalMux                   486    8372               RISE  1       
I__281/I                           IoInMux                    0      8372               RISE  1       
I__281/O                           IoInMux                    382    8754               RISE  1       
count_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8754               RISE  1       
count_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11710              RISE  1       
count_obuf_6_iopad/DIN             IO_PAD                     0      11710              RISE  1       
count_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   14024              RISE  1       
count[6]                           quad                       0      14024              RISE  1       

6.5.30::Path details for port: count[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[7]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 13838


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              9105
---------------------------- ------
Clock To Out Delay            13838

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__543/I                                          ClkMux                     0      3482               RISE  1       
I__543/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_7_LC_6_22_7/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__257/I                           Odrv12                     0      4733               RISE  1       
I__257/O                           Odrv12                     724    5457               RISE  1       
I__260/I                           Span12Mux_h                0      5457               RISE  1       
I__260/O                           Span12Mux_h                724    6180               RISE  1       
I__261/I                           Sp12to4                    0      6180               RISE  1       
I__261/O                           Sp12to4                    631    6811               RISE  1       
I__262/I                           Span4Mux_s3_v              0      6811               RISE  1       
I__262/O                           Span4Mux_s3_v              465    7276               RISE  1       
I__263/I                           IoSpan4Mux                 0      7276               RISE  1       
I__263/O                           IoSpan4Mux                 424    7700               RISE  1       
I__264/I                           LocalMux                   0      7700               RISE  1       
I__264/O                           LocalMux                   486    8185               RISE  1       
I__265/I                           IoInMux                    0      8185               RISE  1       
I__265/O                           IoInMux                    382    8568               RISE  1       
count_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8568               RISE  1       
count_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11524              RISE  1       
count_obuf_7_iopad/DIN             IO_PAD                     0      11524              RISE  1       
count_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   13838              RISE  1       
count[7]                           quad                       0      13838              RISE  1       

6.5.31::Path details for port: count[8] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[8]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12670


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7937
---------------------------- ------
Clock To Out Delay            12670

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_8_LC_6_23_0/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__243/I                           Odrv4                      0      4733               RISE  1       
I__243/O                           Odrv4                      517    5250               RISE  1       
I__246/I                           Span4Mux_v                 0      5250               RISE  1       
I__246/O                           Span4Mux_v                 517    5767               RISE  1       
I__247/I                           Span4Mux_s3_h              0      5767               RISE  1       
I__247/O                           Span4Mux_s3_h              341    6108               RISE  1       
I__248/I                           IoSpan4Mux                 0      6108               RISE  1       
I__248/O                           IoSpan4Mux                 424    6532               RISE  1       
I__249/I                           LocalMux                   0      6532               RISE  1       
I__249/O                           LocalMux                   486    7017               RISE  1       
I__250/I                           IoInMux                    0      7017               RISE  1       
I__250/O                           IoInMux                    382    7400               RISE  1       
count_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7400               RISE  1       
count_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10356              RISE  1       
count_obuf_8_iopad/DIN             IO_PAD                     0      10356              RISE  1       
count_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2314   12670              RISE  1       
count[8]                           quad                       0      12670              RISE  1       

6.5.32::Path details for port: count[9] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : count[9]
Clock Port         : clk
Clock Reference    : quad|clk:R
Clock to Out Delay : 12577


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7844
---------------------------- ------
Clock To Out Delay            12577

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               quad                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__537/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__537/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__538/I                                          GlobalMux                  0      3255               RISE  1       
I__538/O                                          GlobalMux                  227    3482               RISE  1       
I__544/I                                          ClkMux                     0      3482               RISE  1       
I__544/O                                          ClkMux                     455    3937               RISE  1       
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
countZ0Z_9_LC_6_23_1/lcout         LogicCell40_SEQ_MODE_1000  796    4733               RISE  3       
I__229/I                           Odrv4                      0      4733               RISE  1       
I__229/O                           Odrv4                      517    5250               RISE  1       
I__232/I                           Span4Mux_s3_h              0      5250               RISE  1       
I__232/O                           Span4Mux_s3_h              341    5591               RISE  1       
I__233/I                           IoSpan4Mux                 0      5591               RISE  1       
I__233/O                           IoSpan4Mux                 424    6015               RISE  1       
I__234/I                           IoSpan4Mux                 0      6015               RISE  1       
I__234/O                           IoSpan4Mux                 424    6439               RISE  1       
I__235/I                           LocalMux                   0      6439               RISE  1       
I__235/O                           LocalMux                   486    6924               RISE  1       
I__236/I                           IoInMux                    0      6924               RISE  1       
I__236/O                           IoInMux                    382    7307               RISE  1       
count_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7307               RISE  1       
count_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10263              RISE  1       
count_obuf_9_iopad/DIN             IO_PAD                     0      10263              RISE  1       
count_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2314   12577              RISE  1       
count[9]                           quad                       0      12577              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_31_LC_6_25_7/in3
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 282p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9189
----------------------------------------   ----- 
End-of-path arrival time (ps)              13922
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
countZ0Z_28_LC_6_25_4/carryin       LogicCell40_SEQ_MODE_1000      0             12982    281  RISE       1
countZ0Z_28_LC_6_25_4/carryout      LogicCell40_SEQ_MODE_1000    186             13168    281  RISE       2
countZ0Z_29_LC_6_25_5/carryin       LogicCell40_SEQ_MODE_1000      0             13168    281  RISE       1
countZ0Z_29_LC_6_25_5/carryout      LogicCell40_SEQ_MODE_1000    186             13354    281  RISE       2
countZ0Z_30_LC_6_25_6/carryin       LogicCell40_SEQ_MODE_1000      0             13354    281  RISE       1
countZ0Z_30_LC_6_25_6/carryout      LogicCell40_SEQ_MODE_1000    186             13540    281  RISE       1
I__554/I                            InMux                          0             13540    281  RISE       1
I__554/O                            InMux                        382             13922    281  RISE       1
countZ0Z_31_LC_6_25_7/in3           LogicCell40_SEQ_MODE_1000      0             13922    281  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_30_LC_6_25_6/in3
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Setup Constraint : 10670p
Path slack       : 468p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9003
----------------------------------------   ----- 
End-of-path arrival time (ps)              13736
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
countZ0Z_28_LC_6_25_4/carryin       LogicCell40_SEQ_MODE_1000      0             12982    281  RISE       1
countZ0Z_28_LC_6_25_4/carryout      LogicCell40_SEQ_MODE_1000    186             13168    281  RISE       2
countZ0Z_29_LC_6_25_5/carryin       LogicCell40_SEQ_MODE_1000      0             13168    281  RISE       1
countZ0Z_29_LC_6_25_5/carryout      LogicCell40_SEQ_MODE_1000    186             13354    281  RISE       2
I__647/I                            InMux                          0             13354    467  RISE       1
I__647/O                            InMux                        382             13736    467  RISE       1
countZ0Z_30_LC_6_25_6/in3           LogicCell40_SEQ_MODE_1000      0             13736    467  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_29_LC_6_25_5/in3
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Setup Constraint : 10670p
Path slack       : 654p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8817
----------------------------------------   ----- 
End-of-path arrival time (ps)              13550
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
countZ0Z_28_LC_6_25_4/carryin       LogicCell40_SEQ_MODE_1000      0             12982    281  RISE       1
countZ0Z_28_LC_6_25_4/carryout      LogicCell40_SEQ_MODE_1000    186             13168    281  RISE       2
I__660/I                            InMux                          0             13168    654  RISE       1
I__660/O                            InMux                        382             13550    654  RISE       1
countZ0Z_29_LC_6_25_5/in3           LogicCell40_SEQ_MODE_1000      0             13550    654  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_28_LC_6_25_4/in3
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Setup Constraint : 10670p
Path slack       : 840p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8631
----------------------------------------   ----- 
End-of-path arrival time (ps)              13364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
countZ0Z_27_LC_6_25_3/carryin       LogicCell40_SEQ_MODE_1000      0             12796    281  RISE       1
countZ0Z_27_LC_6_25_3/carryout      LogicCell40_SEQ_MODE_1000    186             12982    281  RISE       2
I__673/I                            InMux                          0             12982    840  RISE       1
I__673/O                            InMux                        382             13364    840  RISE       1
countZ0Z_28_LC_6_25_4/in3           LogicCell40_SEQ_MODE_1000      0             13364    840  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_27_LC_6_25_3/in3
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Setup Constraint : 10670p
Path slack       : 1026p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8445
----------------------------------------   ----- 
End-of-path arrival time (ps)              13178
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
countZ0Z_26_LC_6_25_2/carryin       LogicCell40_SEQ_MODE_1000      0             12610    281  RISE       1
countZ0Z_26_LC_6_25_2/carryout      LogicCell40_SEQ_MODE_1000    186             12796    281  RISE       2
I__686/I                            InMux                          0             12796   1026  RISE       1
I__686/O                            InMux                        382             13178   1026  RISE       1
countZ0Z_27_LC_6_25_3/in3           LogicCell40_SEQ_MODE_1000      0             13178   1026  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_26_LC_6_25_2/in3
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Setup Constraint : 10670p
Path slack       : 1212p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8259
----------------------------------------   ----- 
End-of-path arrival time (ps)              12992
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
countZ0Z_25_LC_6_25_1/carryin       LogicCell40_SEQ_MODE_1000      0             12424    281  RISE       1
countZ0Z_25_LC_6_25_1/carryout      LogicCell40_SEQ_MODE_1000    186             12610    281  RISE       2
I__435/I                            InMux                          0             12610   1212  RISE       1
I__435/O                            InMux                        382             12992   1212  RISE       1
countZ0Z_26_LC_6_25_2/in3           LogicCell40_SEQ_MODE_1000      0             12992   1212  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_25_LC_6_25_1/in3
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Setup Constraint : 10670p
Path slack       : 1398p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8073
----------------------------------------   ----- 
End-of-path arrival time (ps)              12806
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
countZ0Z_24_LC_6_25_0/carryin       LogicCell40_SEQ_MODE_1000      0             12238    281  RISE       1
countZ0Z_24_LC_6_25_0/carryout      LogicCell40_SEQ_MODE_1000    186             12424    281  RISE       2
I__449/I                            InMux                          0             12424   1398  RISE       1
I__449/O                            InMux                        382             12806   1398  RISE       1
countZ0Z_25_LC_6_25_1/in3           LogicCell40_SEQ_MODE_1000      0             12806   1398  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_24_LC_6_25_0/in3
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Setup Constraint : 10670p
Path slack       : 1584p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7887
----------------------------------------   ----- 
End-of-path arrival time (ps)              12620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
countZ0Z_23_LC_6_24_7/carryin       LogicCell40_SEQ_MODE_1000      0             11762    281  RISE       1
countZ0Z_23_LC_6_24_7/carryout      LogicCell40_SEQ_MODE_1000    186             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11948    281  RISE       1
IN_MUX_bfv_6_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12238    281  RISE       2
I__463/I                            InMux                          0             12238   1584  RISE       1
I__463/O                            InMux                        382             12620   1584  RISE       1
countZ0Z_24_LC_6_25_0/in3           LogicCell40_SEQ_MODE_1000      0             12620   1584  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_23_LC_6_24_7/in3
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Setup Constraint : 10670p
Path slack       : 2059p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7412
----------------------------------------   ----- 
End-of-path arrival time (ps)              12145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
countZ0Z_22_LC_6_24_6/carryin       LogicCell40_SEQ_MODE_1000      0             11576    281  RISE       1
countZ0Z_22_LC_6_24_6/carryout      LogicCell40_SEQ_MODE_1000    186             11762    281  RISE       2
I__476/I                            InMux                          0             11762   2059  RISE       1
I__476/O                            InMux                        382             12145   2059  RISE       1
countZ0Z_23_LC_6_24_7/in3           LogicCell40_SEQ_MODE_1000      0             12145   2059  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_22_LC_6_24_6/in3
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Setup Constraint : 10670p
Path slack       : 2246p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7225
----------------------------------------   ----- 
End-of-path arrival time (ps)              11958
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
countZ0Z_21_LC_6_24_5/carryin       LogicCell40_SEQ_MODE_1000      0             11390    281  RISE       1
countZ0Z_21_LC_6_24_5/carryout      LogicCell40_SEQ_MODE_1000    186             11576    281  RISE       2
I__490/I                            InMux                          0             11576   2245  RISE       1
I__490/O                            InMux                        382             11958   2245  RISE       1
countZ0Z_22_LC_6_24_6/in3           LogicCell40_SEQ_MODE_1000      0             11958   2245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_21_LC_6_24_5/in3
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Setup Constraint : 10670p
Path slack       : 2432p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7039
----------------------------------------   ----- 
End-of-path arrival time (ps)              11772
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
countZ0Z_20_LC_6_24_4/carryin       LogicCell40_SEQ_MODE_1000      0             11204    281  RISE       1
countZ0Z_20_LC_6_24_4/carryout      LogicCell40_SEQ_MODE_1000    186             11390    281  RISE       2
I__502/I                            InMux                          0             11390   2431  RISE       1
I__502/O                            InMux                        382             11772   2431  RISE       1
countZ0Z_21_LC_6_24_5/in3           LogicCell40_SEQ_MODE_1000      0             11772   2431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_20_LC_6_24_4/in3
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Setup Constraint : 10670p
Path slack       : 2618p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           6853
----------------------------------------   ----- 
End-of-path arrival time (ps)              11586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
countZ0Z_19_LC_6_24_3/carryin       LogicCell40_SEQ_MODE_1000      0             11018    281  RISE       1
countZ0Z_19_LC_6_24_3/carryout      LogicCell40_SEQ_MODE_1000    186             11204    281  RISE       2
I__515/I                            InMux                          0             11204   2618  RISE       1
I__515/O                            InMux                        382             11586   2618  RISE       1
countZ0Z_20_LC_6_24_4/in3           LogicCell40_SEQ_MODE_1000      0             11586   2618  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_19_LC_6_24_3/in3
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Setup Constraint : 10670p
Path slack       : 2804p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           6667
----------------------------------------   ----- 
End-of-path arrival time (ps)              11400
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
countZ0Z_18_LC_6_24_2/carryin       LogicCell40_SEQ_MODE_1000      0             10832    281  RISE       1
countZ0Z_18_LC_6_24_2/carryout      LogicCell40_SEQ_MODE_1000    186             11018    281  RISE       2
I__529/I                            InMux                          0             11018   2804  RISE       1
I__529/O                            InMux                        382             11400   2804  RISE       1
countZ0Z_19_LC_6_24_3/in3           LogicCell40_SEQ_MODE_1000      0             11400   2804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_18_LC_6_24_2/in3
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Setup Constraint : 10670p
Path slack       : 2990p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           6481
----------------------------------------   ----- 
End-of-path arrival time (ps)              11214
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
countZ0Z_17_LC_6_24_1/carryin       LogicCell40_SEQ_MODE_1000      0             10646    281  RISE       1
countZ0Z_17_LC_6_24_1/carryout      LogicCell40_SEQ_MODE_1000    186             10832    281  RISE       2
I__331/I                            InMux                          0             10832   2990  RISE       1
I__331/O                            InMux                        382             11214   2990  RISE       1
countZ0Z_18_LC_6_24_2/in3           LogicCell40_SEQ_MODE_1000      0             11214   2990  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_17_LC_6_24_1/in3
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Setup Constraint : 10670p
Path slack       : 3176p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           6295
----------------------------------------   ----- 
End-of-path arrival time (ps)              11028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
countZ0Z_16_LC_6_24_0/carryin       LogicCell40_SEQ_MODE_1000      0             10460    281  RISE       1
countZ0Z_16_LC_6_24_0/carryout      LogicCell40_SEQ_MODE_1000    186             10646    281  RISE       2
I__345/I                            InMux                          0             10646   3176  RISE       1
I__345/O                            InMux                        382             11028   3176  RISE       1
countZ0Z_17_LC_6_24_1/in3           LogicCell40_SEQ_MODE_1000      0             11028   3176  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_16_LC_6_24_0/in3
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Setup Constraint : 10670p
Path slack       : 3362p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           6109
----------------------------------------   ----- 
End-of-path arrival time (ps)              10842
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
countZ0Z_15_LC_6_23_7/carryin       LogicCell40_SEQ_MODE_1000      0              9984    281  RISE       1
countZ0Z_15_LC_6_23_7/carryout      LogicCell40_SEQ_MODE_1000    186             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitin      ICE_CARRY_IN_MUX               0             10170    281  RISE       1
IN_MUX_bfv_6_24_0_/carryinitout     ICE_CARRY_IN_MUX             289             10460    281  RISE       2
I__360/I                            InMux                          0             10460   3362  RISE       1
I__360/O                            InMux                        382             10842   3362  RISE       1
countZ0Z_16_LC_6_24_0/in3           LogicCell40_SEQ_MODE_1000      0             10842   3362  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_15_LC_6_23_7/in3
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Setup Constraint : 10670p
Path slack       : 3837p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5634
----------------------------------------   ----- 
End-of-path arrival time (ps)              10367
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
countZ0Z_14_LC_6_23_6/carryin       LogicCell40_SEQ_MODE_1000      0              9798    281  RISE       1
countZ0Z_14_LC_6_23_6/carryout      LogicCell40_SEQ_MODE_1000    186              9984    281  RISE       2
I__375/I                            InMux                          0              9984   3837  RISE       1
I__375/O                            InMux                        382             10367   3837  RISE       1
countZ0Z_15_LC_6_23_7/in3           LogicCell40_SEQ_MODE_1000      0             10367   3837  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_14_LC_6_23_6/in3
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Setup Constraint : 10670p
Path slack       : 4023p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5448
----------------------------------------   ----- 
End-of-path arrival time (ps)              10181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
countZ0Z_13_LC_6_23_5/carryin       LogicCell40_SEQ_MODE_1000      0              9612    281  RISE       1
countZ0Z_13_LC_6_23_5/carryout      LogicCell40_SEQ_MODE_1000    186              9798    281  RISE       2
I__390/I                            InMux                          0              9798   4023  RISE       1
I__390/O                            InMux                        382             10181   4023  RISE       1
countZ0Z_14_LC_6_23_6/in3           LogicCell40_SEQ_MODE_1000      0             10181   4023  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_0_LC_5_21_2/ce
Capture Clock    : countZ0Z_0_LC_5_21_2/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__532/I                                           CEMux                          0              9540   4178  RISE       1
I__532/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_0_LC_5_21_2/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_7_LC_6_22_7/ce
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_7_LC_6_22_7/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_6_LC_6_22_6/ce
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_6_LC_6_22_6/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_5_LC_6_22_5/ce
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_5_LC_6_22_5/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_4_LC_6_22_4/ce
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_4_LC_6_22_4/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_3_LC_6_22_3/ce
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_3_LC_6_22_3/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_2_LC_6_22_2/ce
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_2_LC_6_22_2/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_1_LC_6_22_1/ce
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__533/I                                           CEMux                          0              9540   4178  RISE       1
I__533/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_1_LC_6_22_1/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_15_LC_6_23_7/ce
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_15_LC_6_23_7/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_14_LC_6_23_6/ce
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_14_LC_6_23_6/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_13_LC_6_23_5/ce
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_13_LC_6_23_5/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_12_LC_6_23_4/ce
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_12_LC_6_23_4/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_11_LC_6_23_3/ce
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_11_LC_6_23_3/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_10_LC_6_23_2/ce
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_10_LC_6_23_2/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_9_LC_6_23_1/ce
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_9_LC_6_23_1/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_8_LC_6_23_0/ce
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__534/I                                           CEMux                          0              9540   4178  RISE       1
I__534/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_8_LC_6_23_0/ce                            LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_23_LC_6_24_7/ce
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_23_LC_6_24_7/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_22_LC_6_24_6/ce
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_22_LC_6_24_6/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_21_LC_6_24_5/ce
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_21_LC_6_24_5/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_20_LC_6_24_4/ce
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_20_LC_6_24_4/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_19_LC_6_24_3/ce
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_19_LC_6_24_3/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_18_LC_6_24_2/ce
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_18_LC_6_24_2/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_17_LC_6_24_1/ce
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_17_LC_6_24_1/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_16_LC_6_24_0/ce
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__535/I                                           CEMux                          0              9540   4178  RISE       1
I__535/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_16_LC_6_24_0/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_31_LC_6_25_7/ce
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_31_LC_6_25_7/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_30_LC_6_25_6/ce
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_30_LC_6_25_6/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_29_LC_6_25_5/ce
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_29_LC_6_25_5/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_28_LC_6_25_4/ce
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_28_LC_6_25_4/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_27_LC_6_25_3/ce
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_27_LC_6_25_3/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_26_LC_6_25_2/ce
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_26_LC_6_25_2/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_25_LC_6_25_1/ce
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_25_LC_6_25_1/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_24_LC_6_25_0/ce
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Setup Constraint : 10670p
Path slack       : 4178p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)              14607

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           5696
----------------------------------------   ----- 
End-of-path arrival time (ps)              10429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__605/I                                           LocalMux                       0              4733   4178  RISE       1
I__605/O                                           LocalMux                     486              5219   4178  RISE       1
I__623/I                                           InMux                          0              5219   4178  RISE       1
I__623/O                                           InMux                        382              5601   4178  RISE       1
I__640/I                                           CascadeMux                     0              5601   4178  RISE       1
I__640/O                                           CascadeMux                     0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/in2               LogicCell40_SEQ_MODE_0000      0              5601   4178  RISE       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    558              6159   4178  RISE       1
I__110/I                                           Odrv4                          0              6159   4178  RISE       1
I__110/O                                           Odrv4                        517              6676   4178  RISE       1
I__111/I                                           Span4Mux_v                     0              6676   4178  RISE       1
I__111/O                                           Span4Mux_v                   517              7193   4178  RISE       1
I__112/I                                           Span4Mux_s3_h                  0              7193   4178  RISE       1
I__112/O                                           Span4Mux_s3_h                341              7534   4178  RISE       1
I__113/I                                           LocalMux                       0              7534   4178  RISE       1
I__113/O                                           LocalMux                     486              8020   4178  RISE       1
I__114/I                                           IoInMux                        0              8020   4178  RISE       1
I__114/O                                           IoInMux                      382              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8403   4178  RISE       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       910              9312   4178  RISE      32
I__530/I                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__530/O                                           gio2CtrlBuf                    0              9312   4178  RISE       1
I__531/I                                           GlobalMux                      0              9312   4178  RISE       1
I__531/O                                           GlobalMux                    227              9540   4178  RISE       1
I__536/I                                           CEMux                          0              9540   4178  RISE       1
I__536/O                                           CEMux                        889             10429   4178  RISE       1
countZ0Z_24_LC_6_25_0/ce                           LogicCell40_SEQ_MODE_1000      0             10429   4178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_13_LC_6_23_5/in3
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Setup Constraint : 10670p
Path slack       : 4210p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5261
----------------------------------------   ---- 
End-of-path arrival time (ps)              9994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
countZ0Z_12_LC_6_23_4/carryin       LogicCell40_SEQ_MODE_1000      0              9426    281  RISE       1
countZ0Z_12_LC_6_23_4/carryout      LogicCell40_SEQ_MODE_1000    186              9612    281  RISE       2
I__405/I                            InMux                          0              9612   4209  RISE       1
I__405/O                            InMux                        382              9994   4209  RISE       1
countZ0Z_13_LC_6_23_5/in3           LogicCell40_SEQ_MODE_1000      0              9994   4209  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_12_LC_6_23_4/in3
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Setup Constraint : 10670p
Path slack       : 4396p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5075
----------------------------------------   ---- 
End-of-path arrival time (ps)              9808
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
countZ0Z_11_LC_6_23_3/carryin       LogicCell40_SEQ_MODE_1000      0              9240    281  RISE       1
countZ0Z_11_LC_6_23_3/carryout      LogicCell40_SEQ_MODE_1000    186              9426    281  RISE       2
I__420/I                            InMux                          0              9426   4395  RISE       1
I__420/O                            InMux                        382              9808   4395  RISE       1
countZ0Z_12_LC_6_23_4/in3           LogicCell40_SEQ_MODE_1000      0              9808   4395  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_11_LC_6_23_3/in3
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Setup Constraint : 10670p
Path slack       : 4582p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          4889
----------------------------------------   ---- 
End-of-path arrival time (ps)              9622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
countZ0Z_10_LC_6_23_2/carryin       LogicCell40_SEQ_MODE_1000      0              9054    281  RISE       1
countZ0Z_10_LC_6_23_2/carryout      LogicCell40_SEQ_MODE_1000    186              9240    281  RISE       2
I__196/I                            InMux                          0              9240   4582  RISE       1
I__196/O                            InMux                        382              9622   4582  RISE       1
countZ0Z_11_LC_6_23_3/in3           LogicCell40_SEQ_MODE_1000      0              9622   4582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_10_LC_6_23_2/in3
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Setup Constraint : 10670p
Path slack       : 4768p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          4703
----------------------------------------   ---- 
End-of-path arrival time (ps)              9436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
countZ0Z_9_LC_6_23_1/carryin        LogicCell40_SEQ_MODE_1000      0              8868    281  RISE       1
countZ0Z_9_LC_6_23_1/carryout       LogicCell40_SEQ_MODE_1000    186              9054    281  RISE       2
I__211/I                            InMux                          0              9054   4768  RISE       1
I__211/O                            InMux                        382              9436   4768  RISE       1
countZ0Z_10_LC_6_23_2/in3           LogicCell40_SEQ_MODE_1000      0              9436   4768  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_9_LC_6_23_1/in3
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Setup Constraint : 10670p
Path slack       : 4954p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          4517
----------------------------------------   ---- 
End-of-path arrival time (ps)              9250
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
countZ0Z_8_LC_6_23_0/carryin        LogicCell40_SEQ_MODE_1000      0              8682    281  RISE       1
countZ0Z_8_LC_6_23_0/carryout       LogicCell40_SEQ_MODE_1000    186              8868    281  RISE       2
I__226/I                            InMux                          0              8868   4954  RISE       1
I__226/O                            InMux                        382              9250   4954  RISE       1
countZ0Z_9_LC_6_23_1/in3            LogicCell40_SEQ_MODE_1000      0              9250   4954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_8_LC_6_23_0/in3
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Setup Constraint : 10670p
Path slack       : 5140p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          4331
----------------------------------------   ---- 
End-of-path arrival time (ps)              9064
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
countZ0Z_7_LC_6_22_7/carryin        LogicCell40_SEQ_MODE_1000      0              8206    281  RISE       1
countZ0Z_7_LC_6_22_7/carryout       LogicCell40_SEQ_MODE_1000    186              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitin      ICE_CARRY_IN_MUX               0              8392    281  RISE       1
IN_MUX_bfv_6_23_0_/carryinitout     ICE_CARRY_IN_MUX             289              8682    281  RISE       2
I__240/I                            InMux                          0              8682   5140  RISE       1
I__240/O                            InMux                        382              9064   5140  RISE       1
countZ0Z_8_LC_6_23_0/in3            LogicCell40_SEQ_MODE_1000      0              9064   5140  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_7_LC_6_22_7/in3
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Setup Constraint : 10670p
Path slack       : 5615p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          3856
----------------------------------------   ---- 
End-of-path arrival time (ps)              8589
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
countZ0Z_6_LC_6_22_6/carryin        LogicCell40_SEQ_MODE_1000      0              8020    281  RISE       1
countZ0Z_6_LC_6_22_6/carryout       LogicCell40_SEQ_MODE_1000    186              8206    281  RISE       2
I__254/I                            InMux                          0              8206   5615  RISE       1
I__254/O                            InMux                        382              8589   5615  RISE       1
countZ0Z_7_LC_6_22_7/in3            LogicCell40_SEQ_MODE_1000      0              8589   5615  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_6_LC_6_22_6/in3
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Setup Constraint : 10670p
Path slack       : 5801p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          3670
----------------------------------------   ---- 
End-of-path arrival time (ps)              8403
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
countZ0Z_5_LC_6_22_5/carryin        LogicCell40_SEQ_MODE_1000      0              7834    281  RISE       1
countZ0Z_5_LC_6_22_5/carryout       LogicCell40_SEQ_MODE_1000    186              8020    281  RISE       2
I__269/I                            InMux                          0              8020   5801  RISE       1
I__269/O                            InMux                        382              8403   5801  RISE       1
countZ0Z_6_LC_6_22_6/in3            LogicCell40_SEQ_MODE_1000      0              8403   5801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_5_LC_6_22_5/in3
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Setup Constraint : 10670p
Path slack       : 5988p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          3483
----------------------------------------   ---- 
End-of-path arrival time (ps)              8216
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
countZ0Z_4_LC_6_22_4/carryin        LogicCell40_SEQ_MODE_1000      0              7648    281  RISE       1
countZ0Z_4_LC_6_22_4/carryout       LogicCell40_SEQ_MODE_1000    186              7834    281  RISE       2
I__285/I                            InMux                          0              7834   5987  RISE       1
I__285/O                            InMux                        382              8216   5987  RISE       1
countZ0Z_5_LC_6_22_5/in3            LogicCell40_SEQ_MODE_1000      0              8216   5987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_4_LC_6_22_4/in3
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Setup Constraint : 10670p
Path slack       : 6174p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          3297
----------------------------------------   ---- 
End-of-path arrival time (ps)              8030
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
countZ0Z_3_LC_6_22_3/carryin        LogicCell40_SEQ_MODE_1000      0              7462    281  RISE       1
countZ0Z_3_LC_6_22_3/carryout       LogicCell40_SEQ_MODE_1000    186              7648    281  RISE       2
I__301/I                            InMux                          0              7648   6173  RISE       1
I__301/O                            InMux                        382              8030   6173  RISE       1
countZ0Z_4_LC_6_22_4/in3            LogicCell40_SEQ_MODE_1000      0              8030   6173  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_3_LC_6_22_3/in3
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Setup Constraint : 10670p
Path slack       : 6360p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          3111
----------------------------------------   ---- 
End-of-path arrival time (ps)              7844
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
countZ0Z_2_LC_6_22_2/carryin        LogicCell40_SEQ_MODE_1000      0              7276    281  RISE       1
countZ0Z_2_LC_6_22_2/carryout       LogicCell40_SEQ_MODE_1000    186              7462    281  RISE       2
I__117/I                            InMux                          0              7462   6360  RISE       1
I__117/O                            InMux                        382              7844   6360  RISE       1
countZ0Z_3_LC_6_22_3/in3            LogicCell40_SEQ_MODE_1000      0              7844   6360  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_2_LC_6_22_2/in3
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Setup Constraint : 10670p
Path slack       : 6546p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2925
----------------------------------------   ---- 
End-of-path arrival time (ps)              7658
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    341              7276    281  RISE       2
I__133/I                            InMux                          0              7276   6546  RISE       1
I__133/O                            InMux                        382              7658   6546  RISE       1
countZ0Z_2_LC_6_22_2/in3            LogicCell40_SEQ_MODE_1000      0              7658   6546  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_4_LC_6_22_4/in2
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__178/I                            InMux                          0              5219    747  RISE       1
I__178/O                            InMux                        382              5601    747  RISE       1
I__183/I                            CascadeMux                     0              5601    747  RISE       1
I__183/O                            CascadeMux                     0              5601    747  RISE       1
count_RNINOLH_4_LC_6_21_0/in2       LogicCell40_SEQ_MODE_0000      0              5601    747  RISE       1
count_RNINOLH_4_LC_6_21_0/lcout     LogicCell40_SEQ_MODE_0000    558              6159    747  RISE       1
I__315/I                            LocalMux                       0              6159    747  RISE       1
I__315/O                            LocalMux                     486              6645    747  RISE       1
I__316/I                            InMux                          0              6645    747  RISE       1
I__316/O                            InMux                        382              7028    747  RISE       1
I__317/I                            CascadeMux                     0              7028    747  RISE       1
I__317/O                            CascadeMux                     0              7028    747  RISE       1
countZ0Z_4_LC_6_22_4/in2            LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_5_LC_6_22_5/in2
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__179/I                            InMux                          0              5219    933  RISE       1
I__179/O                            InMux                        382              5601    933  RISE       1
I__184/I                            CascadeMux                     0              5601    933  RISE       1
I__184/O                            CascadeMux                     0              5601    933  RISE       1
count_RNIOPLH_5_LC_6_21_4/in2       LogicCell40_SEQ_MODE_0000      0              5601    933  RISE       1
count_RNIOPLH_5_LC_6_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              6159    933  RISE       1
I__298/I                            LocalMux                       0              6159    933  RISE       1
I__298/O                            LocalMux                     486              6645    933  RISE       1
I__299/I                            InMux                          0              6645    933  RISE       1
I__299/O                            InMux                        382              7028    933  RISE       1
I__300/I                            CascadeMux                     0              7028    933  RISE       1
I__300/O                            CascadeMux                     0              7028    933  RISE       1
countZ0Z_5_LC_6_22_5/in2            LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_7_LC_6_22_7/in2
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__181/I                            InMux                          0              5219   1305  RISE       1
I__181/O                            InMux                        382              5601   1305  RISE       1
I__185/I                            CascadeMux                     0              5601   1305  RISE       1
I__185/O                            CascadeMux                     0              5601   1305  RISE       1
count_RNIQRLH_7_LC_6_21_2/in2       LogicCell40_SEQ_MODE_0000      0              5601   1305  RISE       1
count_RNIQRLH_7_LC_6_21_2/lcout     LogicCell40_SEQ_MODE_0000    558              6159   1305  RISE       1
I__266/I                            LocalMux                       0              6159   1305  RISE       1
I__266/O                            LocalMux                     486              6645   1305  RISE       1
I__267/I                            InMux                          0              6645   1305  RISE       1
I__267/O                            InMux                        382              7028   1305  RISE       1
I__268/I                            CascadeMux                     0              7028   1305  RISE       1
I__268/O                            CascadeMux                     0              7028   1305  RISE       1
countZ0Z_7_LC_6_22_7/in2            LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_11_LC_6_23_3/in2
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__610/I                          InMux                          0              5219   2338  RISE       1
I__610/O                          InMux                        382              5601   2338  RISE       1
I__632/I                          CascadeMux                     0              5601   2338  RISE       1
I__632/O                          CascadeMux                     0              5601   2338  RISE       1
count_RNIOL4T_11_LC_5_23_6/in2    LogicCell40_SEQ_MODE_0000      0              5601   2338  RISE       1
count_RNIOL4T_11_LC_5_23_6/lcout  LogicCell40_SEQ_MODE_0000    558              6159   2338  RISE       1
I__208/I                          LocalMux                       0              6159   2338  RISE       1
I__208/O                          LocalMux                     486              6645   2338  RISE       1
I__209/I                          InMux                          0              6645   2338  RISE       1
I__209/O                          InMux                        382              7028   2338  RISE       1
I__210/I                          CascadeMux                     0              7028   2338  RISE       1
I__210/O                          CascadeMux                     0              7028   2338  RISE       1
countZ0Z_11_LC_6_23_3/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_18_LC_6_24_2/in2
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__617/I                          InMux                          0              5219   3930  RISE       1
I__617/O                          InMux                        382              5601   3930  RISE       1
I__636/I                          CascadeMux                     0              5601   3930  RISE       1
I__636/O                          CascadeMux                     0              5601   3930  RISE       1
count_RNIVS4T_18_LC_5_24_0/in2    LogicCell40_SEQ_MODE_0000      0              5601   3930  RISE       1
count_RNIVS4T_18_LC_5_24_0/lcout  LogicCell40_SEQ_MODE_0000    558              6159   3930  RISE       1
I__342/I                          LocalMux                       0              6159   3930  RISE       1
I__342/O                          LocalMux                     486              6645   3930  RISE       1
I__343/I                          InMux                          0              6645   3930  RISE       1
I__343/O                          InMux                        382              7028   3930  RISE       1
I__344/I                          CascadeMux                     0              7028   3930  RISE       1
I__344/O                          CascadeMux                     0              7028   3930  RISE       1
countZ0Z_18_LC_6_24_2/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_25_LC_6_25_1/in2
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__625/I                          InMux                          0              5219   5522  RISE       1
I__625/O                          InMux                        382              5601   5522  RISE       1
I__641/I                          CascadeMux                     0              5601   5522  RISE       1
I__641/O                          CascadeMux                     0              5601   5522  RISE       1
count_RNITR5T_25_LC_5_25_0/in2    LogicCell40_SEQ_MODE_0000      0              5601   5522  RISE       1
count_RNITR5T_25_LC_5_25_0/lcout  LogicCell40_SEQ_MODE_0000    558              6159   5522  RISE       1
I__460/I                          LocalMux                       0              6159   5522  RISE       1
I__460/O                          LocalMux                     486              6645   5522  RISE       1
I__461/I                          InMux                          0              6645   5522  RISE       1
I__461/O                          InMux                        382              7028   5522  RISE       1
I__462/I                          CascadeMux                     0              7028   5522  RISE       1
I__462/O                          CascadeMux                     0              7028   5522  RISE       1
countZ0Z_25_LC_6_25_1/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_12_LC_6_23_4/in2
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__611/I                          InMux                          0              5219   2525  RISE       1
I__611/O                          InMux                        382              5601   2525  RISE       1
I__633/I                          CascadeMux                     0              5601   2525  RISE       1
I__633/O                          CascadeMux                     0              5601   2525  RISE       1
count_RNIPM4T_12_LC_5_23_0/in2    LogicCell40_SEQ_MODE_0000      0              5601   2525  RISE       1
count_RNIPM4T_12_LC_5_23_0/lcout  LogicCell40_SEQ_MODE_0000    558              6159   2525  RISE       1
I__432/I                          LocalMux                       0              6159   2525  RISE       1
I__432/O                          LocalMux                     486              6645   2525  RISE       1
I__433/I                          InMux                          0              6645   2525  RISE       1
I__433/O                          InMux                        382              7028   2525  RISE       1
I__434/I                          CascadeMux                     0              7028   2525  RISE       1
I__434/O                          CascadeMux                     0              7028   2525  RISE       1
countZ0Z_12_LC_6_23_4/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_13_LC_6_23_5/in2
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__612/I                          InMux                          0              5219   2711  RISE       1
I__612/O                          InMux                        382              5601   2711  RISE       1
I__634/I                          CascadeMux                     0              5601   2711  RISE       1
I__634/O                          CascadeMux                     0              5601   2711  RISE       1
count_RNIQN4T_13_LC_5_23_4/in2    LogicCell40_SEQ_MODE_0000      0              5601   2711  RISE       1
count_RNIQN4T_13_LC_5_23_4/lcout  LogicCell40_SEQ_MODE_0000    558              6159   2711  RISE       1
I__417/I                          LocalMux                       0              6159   2711  RISE       1
I__417/O                          LocalMux                     486              6645   2711  RISE       1
I__418/I                          InMux                          0              6645   2711  RISE       1
I__418/O                          InMux                        382              7028   2711  RISE       1
I__419/I                          CascadeMux                     0              7028   2711  RISE       1
I__419/O                          CascadeMux                     0              7028   2711  RISE       1
countZ0Z_13_LC_6_23_5/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_15_LC_6_23_7/in2
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__614/I                          InMux                          0              5219   3083  RISE       1
I__614/O                          InMux                        382              5601   3083  RISE       1
I__635/I                          CascadeMux                     0              5601   3083  RISE       1
I__635/O                          CascadeMux                     0              5601   3083  RISE       1
count_RNISP4T_15_LC_5_23_2/in2    LogicCell40_SEQ_MODE_0000      0              5601   3083  RISE       1
count_RNISP4T_15_LC_5_23_2/lcout  LogicCell40_SEQ_MODE_0000    558              6159   3083  RISE       1
I__387/I                          LocalMux                       0              6159   3083  RISE       1
I__387/O                          LocalMux                     486              6645   3083  RISE       1
I__388/I                          InMux                          0              6645   3083  RISE       1
I__388/O                          InMux                        382              7028   3083  RISE       1
I__389/I                          CascadeMux                     0              7028   3083  RISE       1
I__389/O                          CascadeMux                     0              7028   3083  RISE       1
countZ0Z_15_LC_6_23_7/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_20_LC_6_24_4/in2
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__619/I                          InMux                          0              5219   4302  RISE       1
I__619/O                          InMux                        382              5601   4302  RISE       1
I__637/I                          CascadeMux                     0              5601   4302  RISE       1
I__637/O                          CascadeMux                     0              5601   4302  RISE       1
count_RNIOM5T_20_LC_5_24_2/in2    LogicCell40_SEQ_MODE_0000      0              5601   4302  RISE       1
count_RNIOM5T_20_LC_5_24_2/lcout  LogicCell40_SEQ_MODE_0000    558              6159   4302  RISE       1
I__526/I                          LocalMux                       0              6159   4302  RISE       1
I__526/O                          LocalMux                     486              6645   4302  RISE       1
I__527/I                          InMux                          0              6645   4302  RISE       1
I__527/O                          InMux                        382              7028   4302  RISE       1
I__528/I                          CascadeMux                     0              7028   4302  RISE       1
I__528/O                          CascadeMux                     0              7028   4302  RISE       1
countZ0Z_20_LC_6_24_4/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_21_LC_6_24_5/in2
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__620/I                          InMux                          0              5219   4489  RISE       1
I__620/O                          InMux                        382              5601   4489  RISE       1
I__638/I                          CascadeMux                     0              5601   4489  RISE       1
I__638/O                          CascadeMux                     0              5601   4489  RISE       1
count_RNIPN5T_21_LC_5_24_6/in2    LogicCell40_SEQ_MODE_0000      0              5601   4489  RISE       1
count_RNIPN5T_21_LC_5_24_6/lcout  LogicCell40_SEQ_MODE_0000    558              6159   4489  RISE       1
I__512/I                          LocalMux                       0              6159   4489  RISE       1
I__512/O                          LocalMux                     486              6645   4489  RISE       1
I__513/I                          InMux                          0              6645   4489  RISE       1
I__513/O                          InMux                        382              7028   4489  RISE       1
I__514/I                          CascadeMux                     0              7028   4489  RISE       1
I__514/O                          CascadeMux                     0              7028   4489  RISE       1
countZ0Z_21_LC_6_24_5/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_23_LC_6_24_7/in2
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__622/I                          InMux                          0              5219   4861  RISE       1
I__622/O                          InMux                        382              5601   4861  RISE       1
I__639/I                          CascadeMux                     0              5601   4861  RISE       1
I__639/O                          CascadeMux                     0              5601   4861  RISE       1
count_RNIRP5T_23_LC_5_24_4/in2    LogicCell40_SEQ_MODE_0000      0              5601   4861  RISE       1
count_RNIRP5T_23_LC_5_24_4/lcout  LogicCell40_SEQ_MODE_0000    558              6159   4861  RISE       1
I__487/I                          LocalMux                       0              6159   4861  RISE       1
I__487/O                          LocalMux                     486              6645   4861  RISE       1
I__488/I                          InMux                          0              6645   4861  RISE       1
I__488/O                          InMux                        382              7028   4861  RISE       1
I__489/I                          CascadeMux                     0              7028   4861  RISE       1
I__489/O                          CascadeMux                     0              7028   4861  RISE       1
countZ0Z_23_LC_6_24_7/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_26_LC_6_25_2/in2
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__626/I                          InMux                          0              5219   5708  RISE       1
I__626/O                          InMux                        382              5601   5708  RISE       1
I__642/I                          CascadeMux                     0              5601   5708  RISE       1
I__642/O                          CascadeMux                     0              5601   5708  RISE       1
count_RNIUS5T_26_LC_5_25_2/in2    LogicCell40_SEQ_MODE_0000      0              5601   5708  RISE       1
count_RNIUS5T_26_LC_5_25_2/lcout  LogicCell40_SEQ_MODE_0000    558              6159   5708  RISE       1
I__446/I                          LocalMux                       0              6159   5708  RISE       1
I__446/O                          LocalMux                     486              6645   5708  RISE       1
I__447/I                          InMux                          0              6645   5708  RISE       1
I__447/O                          InMux                        382              7028   5708  RISE       1
I__448/I                          CascadeMux                     0              7028   5708  RISE       1
I__448/O                          CascadeMux                     0              7028   5708  RISE       1
countZ0Z_26_LC_6_25_2/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_29_LC_6_25_5/in2
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__629/I                          InMux                          0              5219   6266  RISE       1
I__629/O                          InMux                        382              5601   6266  RISE       1
I__643/I                          CascadeMux                     0              5601   6266  RISE       1
I__643/O                          CascadeMux                     0              5601   6266  RISE       1
count_RNI106T_29_LC_5_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5601   6266  RISE       1
count_RNI106T_29_LC_5_25_6/lcout  LogicCell40_SEQ_MODE_0000    558              6159   6266  RISE       1
I__670/I                          LocalMux                       0              6159   6266  RISE       1
I__670/O                          LocalMux                     486              6645   6266  RISE       1
I__671/I                          InMux                          0              6645   6266  RISE       1
I__671/O                          InMux                        382              7028   6266  RISE       1
I__672/I                          CascadeMux                     0              7028   6266  RISE       1
I__672/O                          CascadeMux                     0              7028   6266  RISE       1
countZ0Z_29_LC_6_25_5/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_30_LC_6_25_6/in2
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Setup Constraint : 10670p
Path slack       : 7031p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2295
----------------------------------------   ---- 
End-of-path arrival time (ps)              7028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__630/I                          InMux                          0              5219   6453  RISE       1
I__630/O                          InMux                        382              5601   6453  RISE       1
I__644/I                          CascadeMux                     0              5601   6453  RISE       1
I__644/O                          CascadeMux                     0              5601   6453  RISE       1
count_RNIPO6T_30_LC_5_25_4/in2    LogicCell40_SEQ_MODE_0000      0              5601   6453  RISE       1
count_RNIPO6T_30_LC_5_25_4/lcout  LogicCell40_SEQ_MODE_0000    558              6159   6453  RISE       1
I__657/I                          LocalMux                       0              6159   6453  RISE       1
I__657/O                          LocalMux                     486              6645   6453  RISE       1
I__658/I                          InMux                          0              6645   6453  RISE       1
I__658/O                          InMux                        382              7028   6453  RISE       1
I__659/I                          CascadeMux                     0              7028   6453  RISE       1
I__659/O                          CascadeMux                     0              7028   6453  RISE       1
countZ0Z_30_LC_6_25_6/in2         LogicCell40_SEQ_MODE_1000      0              7028   7031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_1_LC_6_22_1/in2
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__175/I                            InMux                          0              5219    281  RISE       1
I__175/O                            InMux                        382              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5601    281  RISE       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465              6066    281  RISE       1
I__160/I                            LocalMux                       0              6066    281  RISE       1
I__160/O                            LocalMux                     486              6552    281  RISE       1
I__161/I                            InMux                          0              6552    281  RISE       1
I__161/O                            InMux                        382              6935    281  RISE       1
I__162/I                            CascadeMux                     0              6935    281  RISE       1
I__162/O                            CascadeMux                     0              6935    281  RISE       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_8_LC_6_23_0/in2
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__174/I                            LocalMux                       0              4733   1873  RISE       1
I__174/O                            LocalMux                     486              5219   1873  RISE       1
I__182/I                            InMux                          0              5219   1873  RISE       1
I__182/O                            InMux                        382              5601   1873  RISE       1
count_RNIRSLH_8_LC_5_22_1/in3       LogicCell40_SEQ_MODE_0000      0              5601   1873  RISE       1
count_RNIRSLH_8_LC_5_22_1/lcout     LogicCell40_SEQ_MODE_0000    465              6066   1873  RISE       1
I__251/I                            LocalMux                       0              6066   1873  RISE       1
I__251/O                            LocalMux                     486              6552   1873  RISE       1
I__252/I                            InMux                          0              6552   1873  RISE       1
I__252/O                            InMux                        382              6935   1873  RISE       1
I__253/I                            CascadeMux                     0              6935   1873  RISE       1
I__253/O                            CascadeMux                     0              6935   1873  RISE       1
countZ0Z_8_LC_6_23_0/in2            LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_2_LC_6_22_2/in2
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__176/I                            InMux                          0              5219    467  RISE       1
I__176/O                            InMux                        382              5601    467  RISE       1
count_RNILMLH_2_LC_6_21_1/in3       LogicCell40_SEQ_MODE_0000      0              5601    467  RISE       1
count_RNILMLH_2_LC_6_21_1/lcout     LogicCell40_SEQ_MODE_0000    465              6066    467  RISE       1
I__146/I                            LocalMux                       0              6066    467  RISE       1
I__146/O                            LocalMux                     486              6552    467  RISE       1
I__147/I                            InMux                          0              6552    467  RISE       1
I__147/O                            InMux                        382              6935    467  RISE       1
I__148/I                            CascadeMux                     0              6935    467  RISE       1
I__148/O                            CascadeMux                     0              6935    467  RISE       1
countZ0Z_2_LC_6_22_2/in2            LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_3_LC_6_22_3/in2
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__177/I                            InMux                          0              5219    654  RISE       1
I__177/O                            InMux                        382              5601    654  RISE       1
count_RNIMNLH_3_LC_6_21_7/in3       LogicCell40_SEQ_MODE_0000      0              5601    654  RISE       1
count_RNIMNLH_3_LC_6_21_7/lcout     LogicCell40_SEQ_MODE_0000    465              6066    654  RISE       1
I__130/I                            LocalMux                       0              6066    654  RISE       1
I__130/O                            LocalMux                     486              6552    654  RISE       1
I__131/I                            InMux                          0              6552    654  RISE       1
I__131/O                            InMux                        382              6935    654  RISE       1
I__132/I                            CascadeMux                     0              6935    654  RISE       1
I__132/O                            CascadeMux                     0              6935    654  RISE       1
countZ0Z_3_LC_6_22_3/in2            LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_6_LC_6_22_6/in2
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    281  RISE       8
I__173/I                            LocalMux                       0              4733    281  RISE       1
I__173/O                            LocalMux                     486              5219    281  RISE       1
I__180/I                            InMux                          0              5219   1212  RISE       1
I__180/O                            InMux                        382              5601   1212  RISE       1
count_RNIPQLH_6_LC_6_21_5/in3       LogicCell40_SEQ_MODE_0000      0              5601   1212  RISE       1
count_RNIPQLH_6_LC_6_21_5/lcout     LogicCell40_SEQ_MODE_0000    465              6066   1212  RISE       1
I__282/I                            LocalMux                       0              6066   1212  RISE       1
I__282/O                            LocalMux                     486              6552   1212  RISE       1
I__283/I                            InMux                          0              6552   1212  RISE       1
I__283/O                            InMux                        382              6935   1212  RISE       1
I__284/I                            CascadeMux                     0              6935   1212  RISE       1
I__284/O                            CascadeMux                     0              6935   1212  RISE       1
countZ0Z_6_LC_6_22_6/in2            LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_9_LC_6_23_1/in2
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout    LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                         LocalMux                       0              4733   2059  RISE       1
I__603/O                         LocalMux                     486              5219   2059  RISE       1
I__608/I                         InMux                          0              5219   2059  RISE       1
I__608/O                         InMux                        382              5601   2059  RISE       1
count_RNIFMQI_9_LC_5_23_7/in3    LogicCell40_SEQ_MODE_0000      0              5601   2059  RISE       1
count_RNIFMQI_9_LC_5_23_7/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2059  RISE       1
I__237/I                         LocalMux                       0              6066   2059  RISE       1
I__237/O                         LocalMux                     486              6552   2059  RISE       1
I__238/I                         InMux                          0              6552   2059  RISE       1
I__238/O                         InMux                        382              6935   2059  RISE       1
I__239/I                         CascadeMux                     0              6935   2059  RISE       1
I__239/O                         CascadeMux                     0              6935   2059  RISE       1
countZ0Z_9_LC_6_23_1/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_10_LC_6_23_2/in2
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__609/I                          InMux                          0              5219   2245  RISE       1
I__609/O                          InMux                        382              5601   2245  RISE       1
count_RNINK4T_10_LC_5_23_3/in3    LogicCell40_SEQ_MODE_0000      0              5601   2245  RISE       1
count_RNINK4T_10_LC_5_23_3/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2245  RISE       1
I__223/I                          LocalMux                       0              6066   2245  RISE       1
I__223/O                          LocalMux                     486              6552   2245  RISE       1
I__224/I                          InMux                          0              6552   2245  RISE       1
I__224/O                          InMux                        382              6935   2245  RISE       1
I__225/I                          CascadeMux                     0              6935   2245  RISE       1
I__225/O                          CascadeMux                     0              6935   2245  RISE       1
countZ0Z_10_LC_6_23_2/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_14_LC_6_23_6/in2
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__603/I                          LocalMux                       0              4733   2059  RISE       1
I__603/O                          LocalMux                     486              5219   2059  RISE       1
I__613/I                          InMux                          0              5219   2990  RISE       1
I__613/O                          InMux                        382              5601   2990  RISE       1
count_RNIRO4T_14_LC_5_23_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   2990  RISE       1
count_RNIRO4T_14_LC_5_23_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   2990  RISE       1
I__402/I                          LocalMux                       0              6066   2990  RISE       1
I__402/O                          LocalMux                     486              6552   2990  RISE       1
I__403/I                          InMux                          0              6552   2990  RISE       1
I__403/O                          InMux                        382              6935   2990  RISE       1
I__404/I                          CascadeMux                     0              6935   2990  RISE       1
I__404/O                          CascadeMux                     0              6935   2990  RISE       1
countZ0Z_14_LC_6_23_6/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_16_LC_6_24_0/in2
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__615/I                          InMux                          0              5219   3651  RISE       1
I__615/O                          InMux                        382              5601   3651  RISE       1
count_RNITQ4T_16_LC_5_24_7/in3    LogicCell40_SEQ_MODE_0000      0              5601   3651  RISE       1
count_RNITQ4T_16_LC_5_24_7/lcout  LogicCell40_SEQ_MODE_0000    465              6066   3651  RISE       1
I__372/I                          LocalMux                       0              6066   3651  RISE       1
I__372/O                          LocalMux                     486              6552   3651  RISE       1
I__373/I                          InMux                          0              6552   3651  RISE       1
I__373/O                          InMux                        382              6935   3651  RISE       1
I__374/I                          CascadeMux                     0              6935   3651  RISE       1
I__374/O                          CascadeMux                     0              6935   3651  RISE       1
countZ0Z_16_LC_6_24_0/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_17_LC_6_24_1/in2
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__616/I                          InMux                          0              5219   3837  RISE       1
I__616/O                          InMux                        382              5601   3837  RISE       1
count_RNIUR4T_17_LC_5_24_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   3837  RISE       1
count_RNIUR4T_17_LC_5_24_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   3837  RISE       1
I__357/I                          LocalMux                       0              6066   3837  RISE       1
I__357/O                          LocalMux                     486              6552   3837  RISE       1
I__358/I                          InMux                          0              6552   3837  RISE       1
I__358/O                          InMux                        382              6935   3837  RISE       1
I__359/I                          CascadeMux                     0              6935   3837  RISE       1
I__359/O                          CascadeMux                     0              6935   3837  RISE       1
countZ0Z_17_LC_6_24_1/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_19_LC_6_24_3/in2
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__618/I                          InMux                          0              5219   4209  RISE       1
I__618/O                          InMux                        382              5601   4209  RISE       1
count_RNI0U4T_19_LC_5_24_3/in3    LogicCell40_SEQ_MODE_0000      0              5601   4209  RISE       1
count_RNI0U4T_19_LC_5_24_3/lcout  LogicCell40_SEQ_MODE_0000    465              6066   4209  RISE       1
I__328/I                          LocalMux                       0              6066   4209  RISE       1
I__328/O                          LocalMux                     486              6552   4209  RISE       1
I__329/I                          InMux                          0              6552   4209  RISE       1
I__329/O                          InMux                        382              6935   4209  RISE       1
I__330/I                          CascadeMux                     0              6935   4209  RISE       1
I__330/O                          CascadeMux                     0              6935   4209  RISE       1
countZ0Z_19_LC_6_24_3/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_22_LC_6_24_6/in2
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__604/I                          LocalMux                       0              4733   3651  RISE       1
I__604/O                          LocalMux                     486              5219   3651  RISE       1
I__621/I                          InMux                          0              5219   4768  RISE       1
I__621/O                          InMux                        382              5601   4768  RISE       1
count_RNIQO5T_22_LC_5_24_1/in3    LogicCell40_SEQ_MODE_0000      0              5601   4768  RISE       1
count_RNIQO5T_22_LC_5_24_1/lcout  LogicCell40_SEQ_MODE_0000    465              6066   4768  RISE       1
I__499/I                          LocalMux                       0              6066   4768  RISE       1
I__499/O                          LocalMux                     486              6552   4768  RISE       1
I__500/I                          InMux                          0              6552   4768  RISE       1
I__500/O                          InMux                        382              6935   4768  RISE       1
I__501/I                          CascadeMux                     0              6935   4768  RISE       1
I__501/O                          CascadeMux                     0              6935   4768  RISE       1
countZ0Z_22_LC_6_24_6/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_24_LC_6_25_0/in2
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__624/I                          InMux                          0              5219   5429  RISE       1
I__624/O                          InMux                        382              5601   5429  RISE       1
count_RNISQ5T_24_LC_5_25_3/in3    LogicCell40_SEQ_MODE_0000      0              5601   5429  RISE       1
count_RNISQ5T_24_LC_5_25_3/lcout  LogicCell40_SEQ_MODE_0000    465              6066   5429  RISE       1
I__473/I                          LocalMux                       0              6066   5429  RISE       1
I__473/O                          LocalMux                     486              6552   5429  RISE       1
I__474/I                          InMux                          0              6552   5429  RISE       1
I__474/O                          InMux                        382              6935   5429  RISE       1
I__475/I                          CascadeMux                     0              6935   5429  RISE       1
I__475/O                          CascadeMux                     0              6935   5429  RISE       1
countZ0Z_24_LC_6_25_0/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_27_LC_6_25_3/in2
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__627/I                          InMux                          0              5219   5987  RISE       1
I__627/O                          InMux                        382              5601   5987  RISE       1
count_RNIVT5T_27_LC_5_25_5/in3    LogicCell40_SEQ_MODE_0000      0              5601   5987  RISE       1
count_RNIVT5T_27_LC_5_25_5/lcout  LogicCell40_SEQ_MODE_0000    465              6066   5987  RISE       1
I__697/I                          LocalMux                       0              6066   5987  RISE       1
I__697/O                          LocalMux                     486              6552   5987  RISE       1
I__698/I                          InMux                          0              6552   5987  RISE       1
I__698/O                          InMux                        382              6935   5987  RISE       1
I__699/I                          CascadeMux                     0              6935   5987  RISE       1
I__699/O                          CascadeMux                     0              6935   5987  RISE       1
countZ0Z_27_LC_6_25_3/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_28_LC_6_25_4/in2
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Setup Constraint : 10670p
Path slack       : 7124p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              14059

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2202
----------------------------------------   ---- 
End-of-path arrival time (ps)              6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__606/I                          LocalMux                       0              4733   5429  RISE       1
I__606/O                          LocalMux                     486              5219   5429  RISE       1
I__628/I                          InMux                          0              5219   6173  RISE       1
I__628/O                          InMux                        382              5601   6173  RISE       1
count_RNI0V5T_28_LC_5_25_1/in3    LogicCell40_SEQ_MODE_0000      0              5601   6173  RISE       1
count_RNI0V5T_28_LC_5_25_1/lcout  LogicCell40_SEQ_MODE_0000    465              6066   6173  RISE       1
I__683/I                          LocalMux                       0              6066   6173  RISE       1
I__683/O                          LocalMux                     486              6552   6173  RISE       1
I__684/I                          InMux                          0              6552   6173  RISE       1
I__684/O                          InMux                        382              6935   6173  RISE       1
I__685/I                          CascadeMux                     0              6935   6173  RISE       1
I__685/O                          CascadeMux                     0              6935   6173  RISE       1
countZ0Z_28_LC_6_25_4/in2         LogicCell40_SEQ_MODE_1000      0              6935   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_31_LC_6_25_7/in1
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 7455p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1830
----------------------------------------   ---- 
End-of-path arrival time (ps)              6563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2059  RISE      24
I__607/I                       Odrv4                          0              4733   7455  RISE       1
I__607/O                       Odrv4                        517              5250   7455  RISE       1
I__631/I                       Span4Mux_h                     0              5250   7455  RISE       1
I__631/O                       Span4Mux_h                   444              5694   7455  RISE       1
I__645/I                       LocalMux                       0              5694   7455  RISE       1
I__645/O                       LocalMux                     486              6180   7455  RISE       1
I__646/I                       InMux                          0              6180   7455  RISE       1
I__646/O                       InMux                        382              6563   7455  RISE       1
countZ0Z_31_LC_6_25_7/in1      LogicCell40_SEQ_MODE_1000      0              6563   7455  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : countZ0Z_1_LC_6_22_1/in3
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Setup Constraint : 10670p
Path slack       : 7879p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1592
----------------------------------------   ---- 
End-of-path arrival time (ps)              6325
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733   1429  RISE       3
I__163/I                            LocalMux                       0              4733   1429  RISE       1
I__163/O                            LocalMux                     486              5219   1429  RISE       1
I__166/I                            InMux                          0              5219   1429  RISE       1
I__166/O                            InMux                        382              5601   1429  RISE       1
I__169/I                            CascadeMux                     0              5601   1429  RISE       1
I__169/O                            CascadeMux                     0              5601   1429  RISE       1
count_4_cry_0_c_LC_6_22_0/in2       LogicCell40_SEQ_MODE_0000      0              5601   1429  RISE       1
count_4_cry_0_c_LC_6_22_0/carryout  LogicCell40_SEQ_MODE_0000    341              5942   1429  RISE       2
I__149/I                            InMux                          0              5942   7879  RISE       1
I__149/O                            InMux                        382              6325   7879  RISE       1
countZ0Z_1_LC_6_22_1/in3            LogicCell40_SEQ_MODE_1000      0              6325   7879  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_4_LC_6_22_4/lcout
Path End         : countZ0Z_4_LC_6_22_4/in1
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Setup Constraint : 10670p
Path slack       : 7900p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1385
----------------------------------------   ---- 
End-of-path arrival time (ps)              6118
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_4_LC_6_22_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1615  RISE       3
I__302/I                    Odrv4                          0              4733   1615  RISE       1
I__302/O                    Odrv4                        517              5250   1615  RISE       1
I__305/I                    LocalMux                       0              5250   1615  RISE       1
I__305/O                    LocalMux                     486              5736   1615  RISE       1
I__308/I                    InMux                          0              5736   1615  RISE       1
I__308/O                    InMux                        382              6118   1615  RISE       1
countZ0Z_4_LC_6_22_4/in1    LogicCell40_SEQ_MODE_1000      0              6118   7900  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_31_LC_6_25_7/lcout
Path End         : countZ0Z_31_LC_6_25_7/in0
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : 10670p
Path slack       : 8313p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -693
-----------------------------------------   ----- 
End-of-path required time (ps)              13914

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_31_LC_6_25_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   8313  RISE       2
I__547/I                     LocalMux                       0              4733   8313  RISE       1
I__547/O                     LocalMux                     486              5219   8313  RISE       1
I__549/I                     InMux                          0              5219   8313  RISE       1
I__549/O                     InMux                        382              5601   8313  RISE       1
countZ0Z_31_LC_6_25_7/in0    LogicCell40_SEQ_MODE_1000      0              5601   8313  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_30_LC_6_25_6/lcout
Path End         : countZ0Z_30_LC_6_25_6/in1
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_30_LC_6_25_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   7838  RISE       3
I__648/I                     LocalMux                       0              4733   7838  RISE       1
I__648/O                     LocalMux                     486              5219   7838  RISE       1
I__651/I                     InMux                          0              5219   7838  RISE       1
I__651/O                     InMux                        382              5601   7838  RISE       1
countZ0Z_30_LC_6_25_6/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_29_LC_6_25_5/lcout
Path End         : countZ0Z_29_LC_6_25_5/in1
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_29_LC_6_25_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   7652  RISE       3
I__661/I                     LocalMux                       0              4733   7652  RISE       1
I__661/O                     LocalMux                     486              5219   7652  RISE       1
I__664/I                     InMux                          0              5219   7652  RISE       1
I__664/O                     InMux                        382              5601   7652  RISE       1
countZ0Z_29_LC_6_25_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_28_LC_6_25_4/lcout
Path End         : countZ0Z_28_LC_6_25_4/in1
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_28_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   7466  RISE       3
I__674/I                     LocalMux                       0              4733   7466  RISE       1
I__674/O                     LocalMux                     486              5219   7466  RISE       1
I__677/I                     InMux                          0              5219   7466  RISE       1
I__677/O                     InMux                        382              5601   7466  RISE       1
countZ0Z_28_LC_6_25_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_27_LC_6_25_3/lcout
Path End         : countZ0Z_27_LC_6_25_3/in1
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_27_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   7279  RISE       3
I__687/I                     LocalMux                       0              4733   7279  RISE       1
I__687/O                     LocalMux                     486              5219   7279  RISE       1
I__690/I                     InMux                          0              5219   7279  RISE       1
I__690/O                     InMux                        382              5601   7279  RISE       1
countZ0Z_27_LC_6_25_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_26_LC_6_25_2/lcout
Path End         : countZ0Z_26_LC_6_25_2/in1
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_26_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   7093  RISE       3
I__436/I                     LocalMux                       0              4733   7093  RISE       1
I__436/O                     LocalMux                     486              5219   7093  RISE       1
I__439/I                     InMux                          0              5219   7093  RISE       1
I__439/O                     InMux                        382              5601   7093  RISE       1
countZ0Z_26_LC_6_25_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_25_LC_6_25_1/lcout
Path End         : countZ0Z_25_LC_6_25_1/in1
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_25_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6907  RISE       3
I__450/I                     LocalMux                       0              4733   6907  RISE       1
I__450/O                     LocalMux                     486              5219   6907  RISE       1
I__453/I                     InMux                          0              5219   6907  RISE       1
I__453/O                     InMux                        382              5601   6907  RISE       1
countZ0Z_25_LC_6_25_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_24_LC_6_25_0/lcout
Path End         : countZ0Z_24_LC_6_25_0/in1
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_24_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6721  RISE       3
I__464/I                     LocalMux                       0              4733   6721  RISE       1
I__464/O                     LocalMux                     486              5219   6721  RISE       1
I__467/I                     InMux                          0              5219   6721  RISE       1
I__467/O                     InMux                        382              5601   6721  RISE       1
countZ0Z_24_LC_6_25_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_23_LC_6_24_7/lcout
Path End         : countZ0Z_23_LC_6_24_7/in1
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_23_LC_6_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6246  RISE       3
I__477/I                     LocalMux                       0              4733   6246  RISE       1
I__477/O                     LocalMux                     486              5219   6246  RISE       1
I__480/I                     InMux                          0              5219   6246  RISE       1
I__480/O                     InMux                        382              5601   6246  RISE       1
countZ0Z_23_LC_6_24_7/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_22_LC_6_24_6/lcout
Path End         : countZ0Z_22_LC_6_24_6/in1
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_22_LC_6_24_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6060  RISE       3
I__491/I                     LocalMux                       0              4733   6060  RISE       1
I__491/O                     LocalMux                     486              5219   6060  RISE       1
I__494/I                     InMux                          0              5219   6060  RISE       1
I__494/O                     InMux                        382              5601   6060  RISE       1
countZ0Z_22_LC_6_24_6/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_21_LC_6_24_5/lcout
Path End         : countZ0Z_21_LC_6_24_5/in1
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_21_LC_6_24_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5874  RISE       3
I__503/I                     LocalMux                       0              4733   5874  RISE       1
I__503/O                     LocalMux                     486              5219   5874  RISE       1
I__506/I                     InMux                          0              5219   5874  RISE       1
I__506/O                     InMux                        382              5601   5874  RISE       1
countZ0Z_21_LC_6_24_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_20_LC_6_24_4/lcout
Path End         : countZ0Z_20_LC_6_24_4/in1
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_20_LC_6_24_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5688  RISE       3
I__516/I                     LocalMux                       0              4733   5688  RISE       1
I__516/O                     LocalMux                     486              5219   5688  RISE       1
I__519/I                     InMux                          0              5219   5688  RISE       1
I__519/O                     InMux                        382              5601   5688  RISE       1
countZ0Z_20_LC_6_24_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_19_LC_6_24_3/lcout
Path End         : countZ0Z_19_LC_6_24_3/in1
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_19_LC_6_24_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5502  RISE       3
I__318/I                     LocalMux                       0              4733   5502  RISE       1
I__318/O                     LocalMux                     486              5219   5502  RISE       1
I__321/I                     InMux                          0              5219   5502  RISE       1
I__321/O                     InMux                        382              5601   5502  RISE       1
countZ0Z_19_LC_6_24_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_18_LC_6_24_2/lcout
Path End         : countZ0Z_18_LC_6_24_2/in1
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_18_LC_6_24_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5315  RISE       3
I__332/I                     LocalMux                       0              4733   5315  RISE       1
I__332/O                     LocalMux                     486              5219   5315  RISE       1
I__335/I                     InMux                          0              5219   5315  RISE       1
I__335/O                     InMux                        382              5601   5315  RISE       1
countZ0Z_18_LC_6_24_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_17_LC_6_24_1/lcout
Path End         : countZ0Z_17_LC_6_24_1/in1
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_17_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5129  RISE       3
I__346/I                     LocalMux                       0              4733   5129  RISE       1
I__346/O                     LocalMux                     486              5219   5129  RISE       1
I__349/I                     InMux                          0              5219   5129  RISE       1
I__349/O                     InMux                        382              5601   5129  RISE       1
countZ0Z_17_LC_6_24_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_16_LC_6_24_0/lcout
Path End         : countZ0Z_16_LC_6_24_0/in1
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_16_LC_6_24_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4943  RISE       3
I__361/I                     LocalMux                       0              4733   4943  RISE       1
I__361/O                     LocalMux                     486              5219   4943  RISE       1
I__364/I                     InMux                          0              5219   4943  RISE       1
I__364/O                     InMux                        382              5601   4943  RISE       1
countZ0Z_16_LC_6_24_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_15_LC_6_23_7/lcout
Path End         : countZ0Z_15_LC_6_23_7/in1
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_15_LC_6_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4468  RISE       3
I__376/I                     LocalMux                       0              4733   4468  RISE       1
I__376/O                     LocalMux                     486              5219   4468  RISE       1
I__379/I                     InMux                          0              5219   4468  RISE       1
I__379/O                     InMux                        382              5601   4468  RISE       1
countZ0Z_15_LC_6_23_7/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_14_LC_6_23_6/lcout
Path End         : countZ0Z_14_LC_6_23_6/in1
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_14_LC_6_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4282  RISE       3
I__391/I                     LocalMux                       0              4733   4282  RISE       1
I__391/O                     LocalMux                     486              5219   4282  RISE       1
I__394/I                     InMux                          0              5219   4282  RISE       1
I__394/O                     InMux                        382              5601   4282  RISE       1
countZ0Z_14_LC_6_23_6/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_13_LC_6_23_5/lcout
Path End         : countZ0Z_13_LC_6_23_5/in1
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_13_LC_6_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4096  RISE       3
I__406/I                     LocalMux                       0              4733   4096  RISE       1
I__406/O                     LocalMux                     486              5219   4096  RISE       1
I__409/I                     InMux                          0              5219   4096  RISE       1
I__409/O                     InMux                        382              5601   4096  RISE       1
countZ0Z_13_LC_6_23_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_12_LC_6_23_4/lcout
Path End         : countZ0Z_12_LC_6_23_4/in1
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_12_LC_6_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3910  RISE       3
I__421/I                     LocalMux                       0              4733   3910  RISE       1
I__421/O                     LocalMux                     486              5219   3910  RISE       1
I__424/I                     InMux                          0              5219   3910  RISE       1
I__424/O                     InMux                        382              5601   3910  RISE       1
countZ0Z_12_LC_6_23_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_11_LC_6_23_3/lcout
Path End         : countZ0Z_11_LC_6_23_3/in1
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_11_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3724  RISE       3
I__197/I                     LocalMux                       0              4733   3724  RISE       1
I__197/O                     LocalMux                     486              5219   3724  RISE       1
I__200/I                     InMux                          0              5219   3724  RISE       1
I__200/O                     InMux                        382              5601   3724  RISE       1
countZ0Z_11_LC_6_23_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_10_LC_6_23_2/lcout
Path End         : countZ0Z_10_LC_6_23_2/in1
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_10_LC_6_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3538  RISE       3
I__212/I                     LocalMux                       0              4733   3538  RISE       1
I__212/O                     LocalMux                     486              5219   3538  RISE       1
I__215/I                     InMux                          0              5219   3538  RISE       1
I__215/O                     InMux                        382              5601   3538  RISE       1
countZ0Z_10_LC_6_23_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_9_LC_6_23_1/lcout
Path End         : countZ0Z_9_LC_6_23_1/in1
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_9_LC_6_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3351  RISE       3
I__227/I                    LocalMux                       0              4733   3351  RISE       1
I__227/O                    LocalMux                     486              5219   3351  RISE       1
I__230/I                    InMux                          0              5219   3351  RISE       1
I__230/O                    InMux                        382              5601   3351  RISE       1
countZ0Z_9_LC_6_23_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_8_LC_6_23_0/lcout
Path End         : countZ0Z_8_LC_6_23_0/in1
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_8_LC_6_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3165  RISE       3
I__241/I                    LocalMux                       0              4733   3165  RISE       1
I__241/O                    LocalMux                     486              5219   3165  RISE       1
I__244/I                    InMux                          0              5219   3165  RISE       1
I__244/O                    InMux                        382              5601   3165  RISE       1
countZ0Z_8_LC_6_23_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_7_LC_6_22_7/lcout
Path End         : countZ0Z_7_LC_6_22_7/in1
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_7_LC_6_22_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2690  RISE       3
I__255/I                    LocalMux                       0              4733   2690  RISE       1
I__255/O                    LocalMux                     486              5219   2690  RISE       1
I__258/I                    InMux                          0              5219   2690  RISE       1
I__258/O                    InMux                        382              5601   2690  RISE       1
countZ0Z_7_LC_6_22_7/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_6_LC_6_22_6/lcout
Path End         : countZ0Z_6_LC_6_22_6/in1
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_6_LC_6_22_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2504  RISE       3
I__270/I                    LocalMux                       0              4733   2504  RISE       1
I__270/O                    LocalMux                     486              5219   2504  RISE       1
I__273/I                    InMux                          0              5219   2504  RISE       1
I__273/O                    InMux                        382              5601   2504  RISE       1
countZ0Z_6_LC_6_22_6/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_5_LC_6_22_5/lcout
Path End         : countZ0Z_5_LC_6_22_5/in1
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_5_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2318  RISE       3
I__286/I                    LocalMux                       0              4733   2318  RISE       1
I__286/O                    LocalMux                     486              5219   2318  RISE       1
I__289/I                    InMux                          0              5219   2318  RISE       1
I__289/O                    InMux                        382              5601   2318  RISE       1
countZ0Z_5_LC_6_22_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : countZ0Z_3_LC_6_22_3/in1
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1946  RISE       3
I__118/I                    LocalMux                       0              4733   1946  RISE       1
I__118/O                    LocalMux                     486              5219   1946  RISE       1
I__121/I                    InMux                          0              5219   1946  RISE       1
I__121/O                    InMux                        382              5601   1946  RISE       1
countZ0Z_3_LC_6_22_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_2_LC_6_22_2/lcout
Path End         : countZ0Z_2_LC_6_22_2/in1
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_2_LC_6_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1760  RISE       3
I__134/I                    LocalMux                       0              4733   1760  RISE       1
I__134/O                    LocalMux                     486              5219   1760  RISE       1
I__137/I                    InMux                          0              5219   1760  RISE       1
I__137/O                    InMux                        382              5601   1760  RISE       1
countZ0Z_2_LC_6_22_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_1_LC_6_22_1/lcout
Path End         : countZ0Z_1_LC_6_22_1/in1
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Setup Constraint : 10670p
Path slack       : 8417p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              14018

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_1_LC_6_22_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1574  RISE       3
I__150/I                    LocalMux                       0              4733   1574  RISE       1
I__150/O                    LocalMux                     486              5219   1574  RISE       1
I__153/I                    InMux                          0              5219   1574  RISE       1
I__153/O                    InMux                        382              5601   1574  RISE       1
countZ0Z_1_LC_6_22_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   8417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : countZ0Z_0_LC_5_21_2/in3
Capture Clock    : countZ0Z_0_LC_5_21_2/clk
Setup Constraint : 10670p
Path slack       : 8603p

Capture Clock Arrival Time (quad|clk:R#2)   10670
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              14204

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1429  RISE       3
I__164/I                    LocalMux                       0              4733   8603  RISE       1
I__164/O                    LocalMux                     486              5219   8603  RISE       1
I__167/I                    InMux                          0              5219   8603  RISE       1
I__167/O                    InMux                        382              5601   8603  RISE       1
countZ0Z_0_LC_5_21_2/in3    LogicCell40_SEQ_MODE_1000      0              5601   8603  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA
Path End         : countZ0Z_31_LC_6_25_7/in2
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    +INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -475
-----------------------------------------   ----- 
End-of-path required time (ps)               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4326
---------------------------------------   ---- 
End-of-path arrival time (ps)             4326
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA                           quad                           0                 0   +INF  RISE       1
quadA_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
quadA_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
quadA_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
quadA_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__555/I                        Odrv4                          0              1442   +INF  FALL       1
I__555/O                        Odrv4                        548              1990   +INF  FALL       1
I__557/I                        Span4Mux_h                     0              1990   +INF  FALL       1
I__557/O                        Span4Mux_h                   465              2455   +INF  FALL       1
I__559/I                        Span4Mux_v                     0              2455   +INF  FALL       1
I__559/O                        Span4Mux_v                   548              3003   +INF  FALL       1
I__566/I                        Span4Mux_v                     0              3003   +INF  FALL       1
I__566/O                        Span4Mux_v                   548              3551   +INF  FALL       1
I__593/I                        LocalMux                       0              3551   +INF  FALL       1
I__593/O                        LocalMux                     455              4006   +INF  FALL       1
I__601/I                        InMux                          0              4006   +INF  FALL       1
I__601/O                        InMux                        320              4326   +INF  FALL       1
I__602/I                        CascadeMux                     0              4326   +INF  FALL       1
I__602/O                        CascadeMux                     0              4326   +INF  FALL       1
countZ0Z_31_LC_6_25_7/in2       LogicCell40_SEQ_MODE_1000      0              4326   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA
Path End         : quadA_delayed_LC_4_23_2/in3
Capture Clock    : quadA_delayed_LC_4_23_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    +INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -320
-----------------------------------------   ----- 
End-of-path required time (ps)               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3263
---------------------------------------   ---- 
End-of-path arrival time (ps)             3263
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA                           quad                           0                 0   +INF  FALL       1
quadA_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
quadA_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
quadA_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
quadA_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__556/I                        Odrv4                          0              1392   +INF  FALL       1
I__556/O                        Odrv4                        548              1940   +INF  FALL       1
I__558/I                        Span4Mux_v                     0              1940   +INF  FALL       1
I__558/O                        Span4Mux_v                   548              2488   +INF  FALL       1
I__560/I                        LocalMux                       0              2488   +INF  FALL       1
I__560/O                        LocalMux                     455              2943   +INF  FALL       1
I__567/I                        InMux                          0              2943   +INF  FALL       1
I__567/O                        InMux                        320              3263   +INF  FALL       1
quadA_delayed_LC_4_23_2/in3     LogicCell40_SEQ_MODE_1000      0              3263   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB
Path End         : quadB_delayed_LC_4_24_7/in0
Capture Clock    : quadB_delayed_LC_4_24_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    +INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3861
---------------------------------------   ---- 
End-of-path arrival time (ps)             3861
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB                           quad                           0                 0   +INF  RISE       1
quadB_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
quadB_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
quadB_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
quadB_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__186/I                        Odrv4                          0              1442   +INF  FALL       1
I__186/O                        Odrv4                        548              1990   +INF  FALL       1
I__187/I                        Span4Mux_v                     0              1990   +INF  FALL       1
I__187/O                        Span4Mux_v                   548              2538   +INF  FALL       1
I__188/I                        Span4Mux_v                     0              2538   +INF  FALL       1
I__188/O                        Span4Mux_v                   548              3086   +INF  FALL       1
I__191/I                        LocalMux                       0              3086   +INF  FALL       1
I__191/O                        LocalMux                     455              3541   +INF  FALL       1
I__194/I                        InMux                          0              3541   +INF  FALL       1
I__194/O                        InMux                        320              3861   +INF  FALL       1
quadB_delayed_LC_4_24_7/in0     LogicCell40_SEQ_MODE_1000      0              3861   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB
Path End         : quadB_delayed_fast_LC_6_21_6/in0
Capture Clock    : quadB_delayed_fast_LC_6_21_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    +INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3728
---------------------------------------   ---- 
End-of-path arrival time (ps)             3728
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB                             quad                           0                 0   +INF  FALL       1
quadB_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
quadB_ibuf_iopad/DOUT             IO_PAD                       710               710   +INF  FALL       1
quadB_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
quadB_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__186/I                          Odrv4                          0              1392   +INF  FALL       1
I__186/O                          Odrv4                        548              1940   +INF  FALL       1
I__187/I                          Span4Mux_v                     0              1940   +INF  FALL       1
I__187/O                          Span4Mux_v                   548              2488   +INF  FALL       1
I__189/I                          Span4Mux_h                     0              2488   +INF  FALL       1
I__189/O                          Span4Mux_h                   465              2953   +INF  FALL       1
I__192/I                          LocalMux                       0              2953   +INF  FALL       1
I__192/O                          LocalMux                     455              3408   +INF  FALL       1
I__195/I                          InMux                          0              3408   +INF  FALL       1
I__195/O                          InMux                        320              3728   +INF  FALL       1
quadB_delayed_fast_LC_6_21_6/in0  LogicCell40_SEQ_MODE_1000      0              3728   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_31_LC_6_25_7/lcout
Path End         : count[31]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_31_LC_6_25_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__548/I                            Odrv4                          0              4733   +INF  RISE       1
I__548/O                            Odrv4                        517              5250   +INF  RISE       1
I__550/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__550/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__551/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__551/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__552/I                            LocalMux                       0              5953   +INF  RISE       1
I__552/O                            LocalMux                     486              6439   +INF  RISE       1
I__553/I                            IoInMux                        0              6439   +INF  RISE       1
I__553/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_31_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_31_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_31_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_31_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[31]                           quad                           0             12606   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_30_LC_6_25_6/lcout
Path End         : count[30]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7936
----------------------------------------   ----- 
End-of-path arrival time (ps)              12669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_30_LC_6_25_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__650/I                            Odrv4                          0              4733   +INF  RISE       1
I__650/O                            Odrv4                        517              5250   +INF  RISE       1
I__653/I                            Span4Mux_s3_h                  0              5250   +INF  RISE       1
I__653/O                            Span4Mux_s3_h                341              5591   +INF  RISE       1
I__654/I                            IoSpan4Mux                     0              5591   +INF  RISE       1
I__654/O                            IoSpan4Mux                   424              6015   +INF  RISE       1
I__655/I                            LocalMux                       0              6015   +INF  RISE       1
I__655/O                            LocalMux                     486              6501   +INF  RISE       1
I__656/I                            IoInMux                        0              6501   +INF  RISE       1
I__656/O                            IoInMux                      382              6883   +INF  RISE       1
count_obuf_30_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6883   +INF  RISE       1
count_obuf_30_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10181   +INF  FALL       1
count_obuf_30_iopad/DIN             IO_PAD                         0             10181   +INF  FALL       1
count_obuf_30_iopad/PACKAGEPIN:out  IO_PAD                      2488             12669   +INF  FALL       1
count[30]                           quad                           0             12669   +INF  FALL       1


++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_29_LC_6_25_5/lcout
Path End         : count[29]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_29_LC_6_25_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__663/I                            Odrv4                          0              4733   +INF  RISE       1
I__663/O                            Odrv4                        517              5250   +INF  RISE       1
I__666/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__666/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__667/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__667/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__668/I                            LocalMux                       0              5953   +INF  RISE       1
I__668/O                            LocalMux                     486              6439   +INF  RISE       1
I__669/I                            IoInMux                        0              6439   +INF  RISE       1
I__669/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_29_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_29_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_29_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_29_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[29]                           quad                           0             12606   +INF  FALL       1


++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_28_LC_6_25_4/lcout
Path End         : count[28]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_28_LC_6_25_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__676/I                            Odrv4                          0              4733   +INF  RISE       1
I__676/O                            Odrv4                        517              5250   +INF  RISE       1
I__679/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__679/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__680/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__680/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__681/I                            LocalMux                       0              5953   +INF  RISE       1
I__681/O                            LocalMux                     486              6439   +INF  RISE       1
I__682/I                            IoInMux                        0              6439   +INF  RISE       1
I__682/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_28_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_28_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_28_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_28_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[28]                           quad                           0             12606   +INF  FALL       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_27_LC_6_25_3/lcout
Path End         : count[27]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8318
----------------------------------------   ----- 
End-of-path arrival time (ps)              13051
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_27_LC_6_25_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__689/I                            Odrv4                          0              4733   +INF  RISE       1
I__689/O                            Odrv4                        517              5250   +INF  RISE       1
I__692/I                            Span4Mux_s2_h                  0              5250   +INF  RISE       1
I__692/O                            Span4Mux_s2_h                300              5550   +INF  RISE       1
I__693/I                            IoSpan4Mux                     0              5550   +INF  RISE       1
I__693/O                            IoSpan4Mux                   424              5973   +INF  RISE       1
I__694/I                            IoSpan4Mux                     0              5973   +INF  RISE       1
I__694/O                            IoSpan4Mux                   424              6397   +INF  RISE       1
I__695/I                            LocalMux                       0              6397   +INF  RISE       1
I__695/O                            LocalMux                     486              6883   +INF  RISE       1
I__696/I                            IoInMux                        0              6883   +INF  RISE       1
I__696/O                            IoInMux                      382              7265   +INF  RISE       1
count_obuf_27_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7265   +INF  RISE       1
count_obuf_27_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10563   +INF  FALL       1
count_obuf_27_iopad/DIN             IO_PAD                         0             10563   +INF  FALL       1
count_obuf_27_iopad/PACKAGEPIN:out  IO_PAD                      2488             13051   +INF  FALL       1
count[27]                           quad                           0             13051   +INF  FALL       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_26_LC_6_25_2/lcout
Path End         : count[26]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8297
----------------------------------------   ----- 
End-of-path arrival time (ps)              13030
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_26_LC_6_25_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__438/I                            Odrv4                          0              4733   +INF  RISE       1
I__438/O                            Odrv4                        517              5250   +INF  RISE       1
I__441/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__441/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__442/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__442/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__443/I                            IoSpan4Mux                     0              5953   +INF  RISE       1
I__443/O                            IoSpan4Mux                   424              6377   +INF  RISE       1
I__444/I                            LocalMux                       0              6377   +INF  RISE       1
I__444/O                            LocalMux                     486              6862   +INF  RISE       1
I__445/I                            IoInMux                        0              6862   +INF  RISE       1
I__445/O                            IoInMux                      382              7245   +INF  RISE       1
count_obuf_26_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7245   +INF  RISE       1
count_obuf_26_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10542   +INF  FALL       1
count_obuf_26_iopad/DIN             IO_PAD                         0             10542   +INF  FALL       1
count_obuf_26_iopad/PACKAGEPIN:out  IO_PAD                      2488             13030   +INF  FALL       1
count[26]                           quad                           0             13030   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_25_LC_6_25_1/lcout
Path End         : count[25]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8576
----------------------------------------   ----- 
End-of-path arrival time (ps)              13309
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_25_LC_6_25_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__452/I                            Odrv4                          0              4733   +INF  RISE       1
I__452/O                            Odrv4                        517              5250   +INF  RISE       1
I__455/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__455/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__456/I                            Span4Mux_s3_v                  0              5767   +INF  RISE       1
I__456/O                            Span4Mux_s3_v                465              6232   +INF  RISE       1
I__457/I                            IoSpan4Mux                     0              6232   +INF  RISE       1
I__457/O                            IoSpan4Mux                   424              6656   +INF  RISE       1
I__458/I                            LocalMux                       0              6656   +INF  RISE       1
I__458/O                            LocalMux                     486              7141   +INF  RISE       1
I__459/I                            IoInMux                        0              7141   +INF  RISE       1
I__459/O                            IoInMux                      382              7524   +INF  RISE       1
count_obuf_25_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7524   +INF  RISE       1
count_obuf_25_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10821   +INF  FALL       1
count_obuf_25_iopad/DIN             IO_PAD                         0             10821   +INF  FALL       1
count_obuf_25_iopad/PACKAGEPIN:out  IO_PAD                      2488             13309   +INF  FALL       1
count[25]                           quad                           0             13309   +INF  FALL       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_24_LC_6_25_0/lcout
Path End         : count[24]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8153
----------------------------------------   ----- 
End-of-path arrival time (ps)              12886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_24_LC_6_25_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__466/I                            Odrv4                          0              4733   +INF  RISE       1
I__466/O                            Odrv4                        517              5250   +INF  RISE       1
I__469/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__469/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__470/I                            Span4Mux_s3_v                  0              5767   +INF  RISE       1
I__470/O                            Span4Mux_s3_v                465              6232   +INF  RISE       1
I__471/I                            LocalMux                       0              6232   +INF  RISE       1
I__471/O                            LocalMux                     486              6718   +INF  RISE       1
I__472/I                            IoInMux                        0              6718   +INF  RISE       1
I__472/O                            IoInMux                      382              7100   +INF  RISE       1
count_obuf_24_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7100   +INF  RISE       1
count_obuf_24_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10398   +INF  FALL       1
count_obuf_24_iopad/DIN             IO_PAD                         0             10398   +INF  FALL       1
count_obuf_24_iopad/PACKAGEPIN:out  IO_PAD                      2488             12886   +INF  FALL       1
count[24]                           quad                           0             12886   +INF  FALL       1


++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_23_LC_6_24_7/lcout
Path End         : count[23]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_23_LC_6_24_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__479/I                            Odrv4                          0              4733   +INF  RISE       1
I__479/O                            Odrv4                        517              5250   +INF  RISE       1
I__482/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__482/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__483/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__483/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__484/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__484/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__485/I                            LocalMux                       0              6583   +INF  RISE       1
I__485/O                            LocalMux                     486              7069   +INF  RISE       1
I__486/I                            IoInMux                        0              7069   +INF  RISE       1
I__486/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_23_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_23_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_23_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_23_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[23]                           quad                           0             13237   +INF  FALL       1


++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_22_LC_6_24_6/lcout
Path End         : count[22]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7584
----------------------------------------   ----- 
End-of-path arrival time (ps)              12317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_22_LC_6_24_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__493/I                            Odrv12                         0              4733   +INF  RISE       1
I__493/O                            Odrv12                       724              5457   +INF  RISE       1
I__496/I                            Span12Mux_s2_v                 0              5457   +INF  RISE       1
I__496/O                            Span12Mux_s2_v               207              5663   +INF  RISE       1
I__497/I                            LocalMux                       0              5663   +INF  RISE       1
I__497/O                            LocalMux                     486              6149   +INF  RISE       1
I__498/I                            IoInMux                        0              6149   +INF  RISE       1
I__498/O                            IoInMux                      382              6532   +INF  RISE       1
count_obuf_22_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6532   +INF  RISE       1
count_obuf_22_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9829   +INF  FALL       1
count_obuf_22_iopad/DIN             IO_PAD                         0              9829   +INF  FALL       1
count_obuf_22_iopad/PACKAGEPIN:out  IO_PAD                      2488             12317   +INF  FALL       1
count[22]                           quad                           0             12317   +INF  FALL       1


++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_21_LC_6_24_5/lcout
Path End         : count[21]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7987
----------------------------------------   ----- 
End-of-path arrival time (ps)              12720
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_21_LC_6_24_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__505/I                            Odrv4                          0              4733   +INF  RISE       1
I__505/O                            Odrv4                        517              5250   +INF  RISE       1
I__508/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__508/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__509/I                            Span4Mux_s1_v                  0              5767   +INF  RISE       1
I__509/O                            Span4Mux_s1_v                300              6066   +INF  RISE       1
I__510/I                            LocalMux                       0              6066   +INF  RISE       1
I__510/O                            LocalMux                     486              6552   +INF  RISE       1
I__511/I                            IoInMux                        0              6552   +INF  RISE       1
I__511/O                            IoInMux                      382              6935   +INF  RISE       1
count_obuf_21_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6935   +INF  RISE       1
count_obuf_21_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10232   +INF  FALL       1
count_obuf_21_iopad/DIN             IO_PAD                         0             10232   +INF  FALL       1
count_obuf_21_iopad/PACKAGEPIN:out  IO_PAD                      2488             12720   +INF  FALL       1
count[21]                           quad                           0             12720   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_20_LC_6_24_4/lcout
Path End         : count[20]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_20_LC_6_24_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__518/I                            Odrv4                          0              4733   +INF  RISE       1
I__518/O                            Odrv4                        517              5250   +INF  RISE       1
I__521/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__521/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__522/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__522/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__523/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__523/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__524/I                            LocalMux                       0              6583   +INF  RISE       1
I__524/O                            LocalMux                     486              7069   +INF  RISE       1
I__525/I                            IoInMux                        0              7069   +INF  RISE       1
I__525/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_20_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_20_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_20_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_20_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[20]                           quad                           0             13237   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_19_LC_6_24_3/lcout
Path End         : count[19]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_19_LC_6_24_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__320/I                            Odrv4                          0              4733   +INF  RISE       1
I__320/O                            Odrv4                        517              5250   +INF  RISE       1
I__323/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__323/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__324/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__324/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__325/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__325/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__326/I                            LocalMux                       0              6583   +INF  RISE       1
I__326/O                            LocalMux                     486              7069   +INF  RISE       1
I__327/I                            IoInMux                        0              7069   +INF  RISE       1
I__327/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_19_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_19_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_19_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_19_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[19]                           quad                           0             13237   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_18_LC_6_24_2/lcout
Path End         : count[18]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8432
----------------------------------------   ----- 
End-of-path arrival time (ps)              13165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_18_LC_6_24_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__334/I                            Odrv4                          0              4733   +INF  RISE       1
I__334/O                            Odrv4                        517              5250   +INF  RISE       1
I__337/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__337/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__338/I                            Span4Mux_h                     0              5767   +INF  RISE       1
I__338/O                            Span4Mux_h                   444              6211   +INF  RISE       1
I__339/I                            Span4Mux_s1_v                  0              6211   +INF  RISE       1
I__339/O                            Span4Mux_s1_v                300              6511   +INF  RISE       1
I__340/I                            LocalMux                       0              6511   +INF  RISE       1
I__340/O                            LocalMux                     486              6997   +INF  RISE       1
I__341/I                            IoInMux                        0              6997   +INF  RISE       1
I__341/O                            IoInMux                      382              7379   +INF  RISE       1
count_obuf_18_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7379   +INF  RISE       1
count_obuf_18_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10677   +INF  FALL       1
count_obuf_18_iopad/DIN             IO_PAD                         0             10677   +INF  FALL       1
count_obuf_18_iopad/PACKAGEPIN:out  IO_PAD                      2488             13165   +INF  FALL       1
count[18]                           quad                           0             13165   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_17_LC_6_24_1/lcout
Path End         : count[17]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9259
----------------------------------------   ----- 
End-of-path arrival time (ps)              13992
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_17_LC_6_24_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__348/I                            Odrv12                         0              4733   +INF  RISE       1
I__348/O                            Odrv12                       724              5457   +INF  RISE       1
I__351/I                            Span12Mux_s8_v                 0              5457   +INF  RISE       1
I__351/O                            Span12Mux_s8_v               527              5984   +INF  RISE       1
I__352/I                            Sp12to4                        0              5984   +INF  RISE       1
I__352/O                            Sp12to4                      631              6614   +INF  RISE       1
I__353/I                            Span4Mux_s1_v                  0              6614   +INF  RISE       1
I__353/O                            Span4Mux_s1_v                300              6914   +INF  RISE       1
I__354/I                            IoSpan4Mux                     0              6914   +INF  RISE       1
I__354/O                            IoSpan4Mux                   424              7338   +INF  RISE       1
I__355/I                            LocalMux                       0              7338   +INF  RISE       1
I__355/O                            LocalMux                     486              7824   +INF  RISE       1
I__356/I                            IoInMux                        0              7824   +INF  RISE       1
I__356/O                            IoInMux                      382              8206   +INF  RISE       1
count_obuf_17_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8206   +INF  RISE       1
count_obuf_17_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11504   +INF  FALL       1
count_obuf_17_iopad/DIN             IO_PAD                         0             11504   +INF  FALL       1
count_obuf_17_iopad/PACKAGEPIN:out  IO_PAD                      2488             13992   +INF  FALL       1
count[17]                           quad                           0             13992   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_16_LC_6_24_0/lcout
Path End         : count[16]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9331
----------------------------------------   ----- 
End-of-path arrival time (ps)              14064
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_16_LC_6_24_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__363/I                            Odrv12                         0              4733   +INF  RISE       1
I__363/O                            Odrv12                       724              5457   +INF  RISE       1
I__366/I                            Span12Mux_s8_v                 0              5457   +INF  RISE       1
I__366/O                            Span12Mux_s8_v               527              5984   +INF  RISE       1
I__367/I                            Sp12to4                        0              5984   +INF  RISE       1
I__367/O                            Sp12to4                      631              6614   +INF  RISE       1
I__368/I                            Span4Mux_s2_v                  0              6614   +INF  RISE       1
I__368/O                            Span4Mux_s2_v                372              6986   +INF  RISE       1
I__369/I                            IoSpan4Mux                     0              6986   +INF  RISE       1
I__369/O                            IoSpan4Mux                   424              7410   +INF  RISE       1
I__370/I                            LocalMux                       0              7410   +INF  RISE       1
I__370/O                            LocalMux                     486              7896   +INF  RISE       1
I__371/I                            IoInMux                        0              7896   +INF  RISE       1
I__371/O                            IoInMux                      382              8279   +INF  RISE       1
count_obuf_16_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8279   +INF  RISE       1
count_obuf_16_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11576   +INF  FALL       1
count_obuf_16_iopad/DIN             IO_PAD                         0             11576   +INF  FALL       1
count_obuf_16_iopad/PACKAGEPIN:out  IO_PAD                      2488             14064   +INF  FALL       1
count[16]                           quad                           0             14064   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_15_LC_6_23_7/lcout
Path End         : count[15]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_15_LC_6_23_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__378/I                            Odrv12                         0              4733   +INF  RISE       1
I__378/O                            Odrv12                       724              5457   +INF  RISE       1
I__381/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__381/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__382/I                            Sp12to4                        0              6180   +INF  RISE       1
I__382/O                            Sp12to4                      631              6811   +INF  RISE       1
I__383/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__383/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__384/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__384/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__385/I                            LocalMux                       0              7514   +INF  RISE       1
I__385/O                            LocalMux                     486              7999   +INF  RISE       1
I__386/I                            IoInMux                        0              7999   +INF  RISE       1
I__386/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_15_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[15]                           quad                           0             14167   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_14_LC_6_23_6/lcout
Path End         : count[14]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9589
----------------------------------------   ----- 
End-of-path arrival time (ps)              14322
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_14_LC_6_23_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__393/I                            Odrv12                         0              4733   +INF  RISE       1
I__393/O                            Odrv12                       724              5457   +INF  RISE       1
I__396/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__396/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__397/I                            Sp12to4                        0              6180   +INF  RISE       1
I__397/O                            Sp12to4                      631              6811   +INF  RISE       1
I__398/I                            Span4Mux_v                     0              6811   +INF  RISE       1
I__398/O                            Span4Mux_v                   517              7328   +INF  RISE       1
I__399/I                            Span4Mux_s3_h                  0              7328   +INF  RISE       1
I__399/O                            Span4Mux_s3_h                341              7669   +INF  RISE       1
I__400/I                            LocalMux                       0              7669   +INF  RISE       1
I__400/O                            LocalMux                     486              8154   +INF  RISE       1
I__401/I                            IoInMux                        0              8154   +INF  RISE       1
I__401/O                            IoInMux                      382              8537   +INF  RISE       1
count_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8537   +INF  RISE       1
count_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11834   +INF  FALL       1
count_obuf_14_iopad/DIN             IO_PAD                         0             11834   +INF  FALL       1
count_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                      2488             14322   +INF  FALL       1
count[14]                           quad                           0             14322   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_13_LC_6_23_5/lcout
Path End         : count[13]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_13_LC_6_23_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__408/I                            Odrv12                         0              4733   +INF  RISE       1
I__408/O                            Odrv12                       724              5457   +INF  RISE       1
I__411/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__411/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__412/I                            Sp12to4                        0              6180   +INF  RISE       1
I__412/O                            Sp12to4                      631              6811   +INF  RISE       1
I__413/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__413/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__414/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__414/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__415/I                            LocalMux                       0              7514   +INF  RISE       1
I__415/O                            LocalMux                     486              7999   +INF  RISE       1
I__416/I                            IoInMux                        0              7999   +INF  RISE       1
I__416/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_13_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[13]                           quad                           0             14167   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_12_LC_6_23_4/lcout
Path End         : count[12]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_12_LC_6_23_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__423/I                            Odrv12                         0              4733   +INF  RISE       1
I__423/O                            Odrv12                       724              5457   +INF  RISE       1
I__426/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__426/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__427/I                            Sp12to4                        0              6180   +INF  RISE       1
I__427/O                            Sp12to4                      631              6811   +INF  RISE       1
I__428/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__428/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__429/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__429/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__430/I                            LocalMux                       0              7514   +INF  RISE       1
I__430/O                            LocalMux                     486              7999   +INF  RISE       1
I__431/I                            IoInMux                        0              7999   +INF  RISE       1
I__431/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_12_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[12]                           quad                           0             14167   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_11_LC_6_23_3/lcout
Path End         : count[11]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_11_LC_6_23_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__199/I                            Odrv12                         0              4733   +INF  RISE       1
I__199/O                            Odrv12                       724              5457   +INF  RISE       1
I__202/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__202/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__203/I                            Sp12to4                        0              6180   +INF  RISE       1
I__203/O                            Sp12to4                      631              6811   +INF  RISE       1
I__204/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__204/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__205/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__205/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__206/I                            LocalMux                       0              7514   +INF  RISE       1
I__206/O                            LocalMux                     486              7999   +INF  RISE       1
I__207/I                            IoInMux                        0              7999   +INF  RISE       1
I__207/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_11_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[11]                           quad                           0             14167   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_10_LC_6_23_2/lcout
Path End         : count[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_10_LC_6_23_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__214/I                            Odrv12                         0              4733   +INF  RISE       1
I__214/O                            Odrv12                       724              5457   +INF  RISE       1
I__217/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__217/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__218/I                            Sp12to4                        0              6180   +INF  RISE       1
I__218/O                            Sp12to4                      631              6811   +INF  RISE       1
I__219/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__219/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__220/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__220/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__221/I                            LocalMux                       0              7514   +INF  RISE       1
I__221/O                            LocalMux                     486              7999   +INF  RISE       1
I__222/I                            IoInMux                        0              7999   +INF  RISE       1
I__222/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_10_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[10]                           quad                           0             14167   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_9_LC_6_23_1/lcout
Path End         : count[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8359
----------------------------------------   ----- 
End-of-path arrival time (ps)              13092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_9_LC_6_23_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__229/I                           Odrv4                          0              4733   +INF  RISE       1
I__229/O                           Odrv4                        517              5250   +INF  RISE       1
I__232/I                           Span4Mux_s3_h                  0              5250   +INF  RISE       1
I__232/O                           Span4Mux_s3_h                341              5591   +INF  RISE       1
I__233/I                           IoSpan4Mux                     0              5591   +INF  RISE       1
I__233/O                           IoSpan4Mux                   424              6015   +INF  RISE       1
I__234/I                           IoSpan4Mux                     0              6015   +INF  RISE       1
I__234/O                           IoSpan4Mux                   424              6439   +INF  RISE       1
I__235/I                           LocalMux                       0              6439   +INF  RISE       1
I__235/O                           LocalMux                     486              6924   +INF  RISE       1
I__236/I                           IoInMux                        0              6924   +INF  RISE       1
I__236/O                           IoInMux                      382              7307   +INF  RISE       1
count_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7307   +INF  RISE       1
count_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10604   +INF  FALL       1
count_obuf_9_iopad/DIN             IO_PAD                         0             10604   +INF  FALL       1
count_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             13092   +INF  FALL       1
count[9]                           quad                           0             13092   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_8_LC_6_23_0/lcout
Path End         : count[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8452
----------------------------------------   ----- 
End-of-path arrival time (ps)              13185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_8_LC_6_23_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__243/I                           Odrv4                          0              4733   +INF  RISE       1
I__243/O                           Odrv4                        517              5250   +INF  RISE       1
I__246/I                           Span4Mux_v                     0              5250   +INF  RISE       1
I__246/O                           Span4Mux_v                   517              5767   +INF  RISE       1
I__247/I                           Span4Mux_s3_h                  0              5767   +INF  RISE       1
I__247/O                           Span4Mux_s3_h                341              6108   +INF  RISE       1
I__248/I                           IoSpan4Mux                     0              6108   +INF  RISE       1
I__248/O                           IoSpan4Mux                   424              6532   +INF  RISE       1
I__249/I                           LocalMux                       0              6532   +INF  RISE       1
I__249/O                           LocalMux                     486              7017   +INF  RISE       1
I__250/I                           IoInMux                        0              7017   +INF  RISE       1
I__250/O                           IoInMux                      382              7400   +INF  RISE       1
count_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7400   +INF  RISE       1
count_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10697   +INF  FALL       1
count_obuf_8_iopad/DIN             IO_PAD                         0             10697   +INF  FALL       1
count_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             13185   +INF  FALL       1
count[8]                           quad                           0             13185   +INF  FALL       1


++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_7_LC_6_22_7/lcout
Path End         : count[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9620
----------------------------------------   ----- 
End-of-path arrival time (ps)              14353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_7_LC_6_22_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__257/I                           Odrv12                         0              4733   +INF  RISE       1
I__257/O                           Odrv12                       724              5457   +INF  RISE       1
I__260/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__260/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__261/I                           Sp12to4                        0              6180   +INF  RISE       1
I__261/O                           Sp12to4                      631              6811   +INF  RISE       1
I__262/I                           Span4Mux_s3_v                  0              6811   +INF  RISE       1
I__262/O                           Span4Mux_s3_v                465              7276   +INF  RISE       1
I__263/I                           IoSpan4Mux                     0              7276   +INF  RISE       1
I__263/O                           IoSpan4Mux                   424              7700   +INF  RISE       1
I__264/I                           LocalMux                       0              7700   +INF  RISE       1
I__264/O                           LocalMux                     486              8185   +INF  RISE       1
I__265/I                           IoInMux                        0              8185   +INF  RISE       1
I__265/O                           IoInMux                      382              8568   +INF  RISE       1
count_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8568   +INF  RISE       1
count_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11865   +INF  FALL       1
count_obuf_7_iopad/DIN             IO_PAD                         0             11865   +INF  FALL       1
count_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             14353   +INF  FALL       1
count[7]                           quad                           0             14353   +INF  FALL       1


++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_6_LC_6_22_6/lcout
Path End         : count[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9806
----------------------------------------   ----- 
End-of-path arrival time (ps)              14539
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_6_LC_6_22_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__272/I                           Odrv12                         0              4733   +INF  RISE       1
I__272/O                           Odrv12                       724              5457   +INF  RISE       1
I__275/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__275/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__276/I                           Sp12to4                        0              6035   +INF  RISE       1
I__276/O                           Sp12to4                      631              6666   +INF  RISE       1
I__277/I                           Span4Mux_s2_v                  0              6666   +INF  RISE       1
I__277/O                           Span4Mux_s2_v                372              7038   +INF  RISE       1
I__278/I                           IoSpan4Mux                     0              7038   +INF  RISE       1
I__278/O                           IoSpan4Mux                   424              7462   +INF  RISE       1
I__279/I                           IoSpan4Mux                     0              7462   +INF  RISE       1
I__279/O                           IoSpan4Mux                   424              7886   +INF  RISE       1
I__280/I                           LocalMux                       0              7886   +INF  RISE       1
I__280/O                           LocalMux                     486              8372   +INF  RISE       1
I__281/I                           IoInMux                        0              8372   +INF  RISE       1
I__281/O                           IoInMux                      382              8754   +INF  RISE       1
count_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8754   +INF  RISE       1
count_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12051   +INF  FALL       1
count_obuf_6_iopad/DIN             IO_PAD                         0             12051   +INF  FALL       1
count_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             14539   +INF  FALL       1
count[6]                           quad                           0             14539   +INF  FALL       1


++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_5_LC_6_22_5/lcout
Path End         : count[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9900
----------------------------------------   ----- 
End-of-path arrival time (ps)              14633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_5_LC_6_22_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__288/I                           Odrv12                         0              4733   +INF  RISE       1
I__288/O                           Odrv12                       724              5457   +INF  RISE       1
I__291/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__291/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__292/I                           Sp12to4                        0              6035   +INF  RISE       1
I__292/O                           Sp12to4                      631              6666   +INF  RISE       1
I__293/I                           Span4Mux_s3_v                  0              6666   +INF  RISE       1
I__293/O                           Span4Mux_s3_v                465              7131   +INF  RISE       1
I__294/I                           IoSpan4Mux                     0              7131   +INF  RISE       1
I__294/O                           IoSpan4Mux                   424              7555   +INF  RISE       1
I__295/I                           IoSpan4Mux                     0              7555   +INF  RISE       1
I__295/O                           IoSpan4Mux                   424              7979   +INF  RISE       1
I__296/I                           LocalMux                       0              7979   +INF  RISE       1
I__296/O                           LocalMux                     486              8465   +INF  RISE       1
I__297/I                           IoInMux                        0              8465   +INF  RISE       1
I__297/O                           IoInMux                      382              8847   +INF  RISE       1
count_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8847   +INF  RISE       1
count_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12145   +INF  FALL       1
count_obuf_5_iopad/DIN             IO_PAD                         0             12145   +INF  FALL       1
count_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             14633   +INF  FALL       1
count[5]                           quad                           0             14633   +INF  FALL       1


++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_4_LC_6_22_4/lcout
Path End         : count[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9806
----------------------------------------   ----- 
End-of-path arrival time (ps)              14539
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_4_LC_6_22_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__304/I                           Odrv12                         0              4733   +INF  RISE       1
I__304/O                           Odrv12                       724              5457   +INF  RISE       1
I__307/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__307/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__309/I                           Sp12to4                        0              6035   +INF  RISE       1
I__309/O                           Sp12to4                      631              6666   +INF  RISE       1
I__310/I                           Span4Mux_s2_v                  0              6666   +INF  RISE       1
I__310/O                           Span4Mux_s2_v                372              7038   +INF  RISE       1
I__311/I                           IoSpan4Mux                     0              7038   +INF  RISE       1
I__311/O                           IoSpan4Mux                   424              7462   +INF  RISE       1
I__312/I                           IoSpan4Mux                     0              7462   +INF  RISE       1
I__312/O                           IoSpan4Mux                   424              7886   +INF  RISE       1
I__313/I                           LocalMux                       0              7886   +INF  RISE       1
I__313/O                           LocalMux                     486              8372   +INF  RISE       1
I__314/I                           IoInMux                        0              8372   +INF  RISE       1
I__314/O                           IoInMux                      382              8754   +INF  RISE       1
count_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8754   +INF  RISE       1
count_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12051   +INF  FALL       1
count_obuf_4_iopad/DIN             IO_PAD                         0             12051   +INF  FALL       1
count_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             14539   +INF  FALL       1
count[4]                           quad                           0             14539   +INF  FALL       1


++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : count[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                          10220
----------------------------------------   ----- 
End-of-path arrival time (ps)              14953
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__120/I                           Odrv12                         0              4733   +INF  RISE       1
I__120/O                           Odrv12                       724              5457   +INF  RISE       1
I__123/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__123/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__124/I                           Span12Mux_s10_v                0              6180   +INF  RISE       1
I__124/O                           Span12Mux_s10_v              579              6759   +INF  RISE       1
I__125/I                           Sp12to4                        0              6759   +INF  RISE       1
I__125/O                           Sp12to4                      631              7390   +INF  RISE       1
I__126/I                           Span4Mux_h                     0              7390   +INF  RISE       1
I__126/O                           Span4Mux_h                   444              7834   +INF  RISE       1
I__127/I                           Span4Mux_s3_v                  0              7834   +INF  RISE       1
I__127/O                           Span4Mux_s3_v                465              8299   +INF  RISE       1
I__128/I                           LocalMux                       0              8299   +INF  RISE       1
I__128/O                           LocalMux                     486              8785   +INF  RISE       1
I__129/I                           IoInMux                        0              8785   +INF  RISE       1
I__129/O                           IoInMux                      382              9167   +INF  RISE       1
count_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9167   +INF  RISE       1
count_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12465   +INF  FALL       1
count_obuf_3_iopad/DIN             IO_PAD                         0             12465   +INF  FALL       1
count_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2488             14953   +INF  FALL       1
count[3]                           quad                           0             14953   +INF  FALL       1


++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_2_LC_6_22_2/lcout
Path End         : count[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                          10179
----------------------------------------   ----- 
End-of-path arrival time (ps)              14912
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_2_LC_6_22_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__136/I                           Odrv12                         0              4733   +INF  RISE       1
I__136/O                           Odrv12                       724              5457   +INF  RISE       1
I__139/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__139/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__140/I                           Span12Mux_h                    0              6180   +INF  RISE       1
I__140/O                           Span12Mux_h                  724              6904   +INF  RISE       1
I__141/I                           Sp12to4                        0              6904   +INF  RISE       1
I__141/O                           Sp12to4                      631              7534   +INF  RISE       1
I__142/I                           Span4Mux_s0_v                  0              7534   +INF  RISE       1
I__142/O                           Span4Mux_s0_v                300              7834   +INF  RISE       1
I__143/I                           IoSpan4Mux                     0              7834   +INF  RISE       1
I__143/O                           IoSpan4Mux                   424              8258   +INF  RISE       1
I__144/I                           LocalMux                       0              8258   +INF  RISE       1
I__144/O                           LocalMux                     486              8744   +INF  RISE       1
I__145/I                           IoInMux                        0              8744   +INF  RISE       1
I__145/O                           IoInMux                      382              9126   +INF  RISE       1
count_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9126   +INF  RISE       1
count_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12424   +INF  FALL       1
count_obuf_2_iopad/DIN             IO_PAD                         0             12424   +INF  FALL       1
count_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2488             14912   +INF  FALL       1
count[2]                           quad                           0             14912   +INF  FALL       1


++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_1_LC_6_22_1/lcout
Path End         : count[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8980
----------------------------------------   ----- 
End-of-path arrival time (ps)              13713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_1_LC_6_22_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__152/I                           Odrv12                         0              4733   +INF  RISE       1
I__152/O                           Odrv12                       724              5457   +INF  RISE       1
I__155/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__155/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__156/I                           Span12Mux_h                    0              6180   +INF  RISE       1
I__156/O                           Span12Mux_h                  724              6904   +INF  RISE       1
I__157/I                           Span12Mux_s1_v                 0              6904   +INF  RISE       1
I__157/O                           Span12Mux_s1_v               155              7059   +INF  RISE       1
I__158/I                           LocalMux                       0              7059   +INF  RISE       1
I__158/O                           LocalMux                     486              7545   +INF  RISE       1
I__159/I                           IoInMux                        0              7545   +INF  RISE       1
I__159/O                           IoInMux                      382              7927   +INF  RISE       1
count_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7927   +INF  RISE       1
count_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11225   +INF  FALL       1
count_obuf_1_iopad/DIN             IO_PAD                         0             11225   +INF  FALL       1
count_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2488             13713   +INF  FALL       1
count[1]                           quad                           0             13713   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : count[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7832
----------------------------------------   ----- 
End-of-path arrival time (ps)              12565
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__165/I                           Odrv4                          0              4733   +INF  RISE       1
I__165/O                           Odrv4                        517              5250   +INF  RISE       1
I__168/I                           Span4Mux_h                     0              5250   +INF  RISE       1
I__168/O                           Span4Mux_h                   444              5694   +INF  RISE       1
I__170/I                           Span4Mux_s0_h                  0              5694   +INF  RISE       1
I__170/O                           Span4Mux_s0_h                217              5911   +INF  RISE       1
I__171/I                           LocalMux                       0              5911   +INF  RISE       1
I__171/O                           LocalMux                     486              6397   +INF  RISE       1
I__172/I                           IoInMux                        0              6397   +INF  RISE       1
I__172/O                           IoInMux                      382              6780   +INF  RISE       1
count_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6780   +INF  RISE       1
count_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10077   +INF  FALL       1
count_obuf_0_iopad/DIN             IO_PAD                         0             10077   +INF  FALL       1
count_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             12565   +INF  FALL       1
count[0]                           quad                           0             12565   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_31_LC_6_25_7/lcout
Path End         : countZ0Z_31_LC_6_25_7/in0
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_31_LC_6_25_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__547/I                     LocalMux                       0              4733   1571  FALL       1
I__547/O                     LocalMux                     455              5188   1571  FALL       1
I__549/I                     InMux                          0              5188   1571  FALL       1
I__549/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_31_LC_6_25_7/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_30_LC_6_25_6/lcout
Path End         : countZ0Z_30_LC_6_25_6/in1
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_30_LC_6_25_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__648/I                     LocalMux                       0              4733   1571  FALL       1
I__648/O                     LocalMux                     455              5188   1571  FALL       1
I__651/I                     InMux                          0              5188   1571  FALL       1
I__651/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_30_LC_6_25_6/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_29_LC_6_25_5/lcout
Path End         : countZ0Z_29_LC_6_25_5/in1
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_29_LC_6_25_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__661/I                     LocalMux                       0              4733   1571  FALL       1
I__661/O                     LocalMux                     455              5188   1571  FALL       1
I__664/I                     InMux                          0              5188   1571  FALL       1
I__664/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_29_LC_6_25_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_28_LC_6_25_4/lcout
Path End         : countZ0Z_28_LC_6_25_4/in1
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_28_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__674/I                     LocalMux                       0              4733   1571  FALL       1
I__674/O                     LocalMux                     455              5188   1571  FALL       1
I__677/I                     InMux                          0              5188   1571  FALL       1
I__677/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_28_LC_6_25_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_27_LC_6_25_3/lcout
Path End         : countZ0Z_27_LC_6_25_3/in1
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_27_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__687/I                     LocalMux                       0              4733   1571  FALL       1
I__687/O                     LocalMux                     455              5188   1571  FALL       1
I__690/I                     InMux                          0              5188   1571  FALL       1
I__690/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_27_LC_6_25_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_26_LC_6_25_2/lcout
Path End         : countZ0Z_26_LC_6_25_2/in1
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_26_LC_6_25_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__436/I                     LocalMux                       0              4733   1571  FALL       1
I__436/O                     LocalMux                     455              5188   1571  FALL       1
I__439/I                     InMux                          0              5188   1571  FALL       1
I__439/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_26_LC_6_25_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_25_LC_6_25_1/lcout
Path End         : countZ0Z_25_LC_6_25_1/in1
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_25_LC_6_25_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__450/I                     LocalMux                       0              4733   1571  FALL       1
I__450/O                     LocalMux                     455              5188   1571  FALL       1
I__453/I                     InMux                          0              5188   1571  FALL       1
I__453/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_25_LC_6_25_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_24_LC_6_25_0/lcout
Path End         : countZ0Z_24_LC_6_25_0/in1
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_24_LC_6_25_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__464/I                     LocalMux                       0              4733   1571  FALL       1
I__464/O                     LocalMux                     455              5188   1571  FALL       1
I__467/I                     InMux                          0              5188   1571  FALL       1
I__467/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_24_LC_6_25_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_23_LC_6_24_7/lcout
Path End         : countZ0Z_23_LC_6_24_7/in1
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_23_LC_6_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__477/I                     LocalMux                       0              4733   1571  FALL       1
I__477/O                     LocalMux                     455              5188   1571  FALL       1
I__480/I                     InMux                          0              5188   1571  FALL       1
I__480/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_23_LC_6_24_7/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_22_LC_6_24_6/lcout
Path End         : countZ0Z_22_LC_6_24_6/in1
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_22_LC_6_24_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__491/I                     LocalMux                       0              4733   1571  FALL       1
I__491/O                     LocalMux                     455              5188   1571  FALL       1
I__494/I                     InMux                          0              5188   1571  FALL       1
I__494/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_22_LC_6_24_6/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_21_LC_6_24_5/lcout
Path End         : countZ0Z_21_LC_6_24_5/in1
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_21_LC_6_24_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__503/I                     LocalMux                       0              4733   1571  FALL       1
I__503/O                     LocalMux                     455              5188   1571  FALL       1
I__506/I                     InMux                          0              5188   1571  FALL       1
I__506/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_21_LC_6_24_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_20_LC_6_24_4/lcout
Path End         : countZ0Z_20_LC_6_24_4/in1
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_20_LC_6_24_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__516/I                     LocalMux                       0              4733   1571  FALL       1
I__516/O                     LocalMux                     455              5188   1571  FALL       1
I__519/I                     InMux                          0              5188   1571  FALL       1
I__519/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_20_LC_6_24_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_19_LC_6_24_3/lcout
Path End         : countZ0Z_19_LC_6_24_3/in1
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_19_LC_6_24_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__318/I                     LocalMux                       0              4733   1571  FALL       1
I__318/O                     LocalMux                     455              5188   1571  FALL       1
I__321/I                     InMux                          0              5188   1571  FALL       1
I__321/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_19_LC_6_24_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_18_LC_6_24_2/lcout
Path End         : countZ0Z_18_LC_6_24_2/in1
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_18_LC_6_24_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__332/I                     LocalMux                       0              4733   1571  FALL       1
I__332/O                     LocalMux                     455              5188   1571  FALL       1
I__335/I                     InMux                          0              5188   1571  FALL       1
I__335/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_18_LC_6_24_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_17_LC_6_24_1/lcout
Path End         : countZ0Z_17_LC_6_24_1/in1
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_17_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__346/I                     LocalMux                       0              4733   1571  FALL       1
I__346/O                     LocalMux                     455              5188   1571  FALL       1
I__349/I                     InMux                          0              5188   1571  FALL       1
I__349/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_17_LC_6_24_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_16_LC_6_24_0/lcout
Path End         : countZ0Z_16_LC_6_24_0/in1
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_16_LC_6_24_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__361/I                     LocalMux                       0              4733   1571  FALL       1
I__361/O                     LocalMux                     455              5188   1571  FALL       1
I__364/I                     InMux                          0              5188   1571  FALL       1
I__364/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_16_LC_6_24_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_15_LC_6_23_7/lcout
Path End         : countZ0Z_15_LC_6_23_7/in1
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_15_LC_6_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__376/I                     LocalMux                       0              4733   1571  FALL       1
I__376/O                     LocalMux                     455              5188   1571  FALL       1
I__379/I                     InMux                          0              5188   1571  FALL       1
I__379/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_15_LC_6_23_7/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_14_LC_6_23_6/lcout
Path End         : countZ0Z_14_LC_6_23_6/in1
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_14_LC_6_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__391/I                     LocalMux                       0              4733   1571  FALL       1
I__391/O                     LocalMux                     455              5188   1571  FALL       1
I__394/I                     InMux                          0              5188   1571  FALL       1
I__394/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_14_LC_6_23_6/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_13_LC_6_23_5/lcout
Path End         : countZ0Z_13_LC_6_23_5/in1
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_13_LC_6_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__406/I                     LocalMux                       0              4733   1571  FALL       1
I__406/O                     LocalMux                     455              5188   1571  FALL       1
I__409/I                     InMux                          0              5188   1571  FALL       1
I__409/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_13_LC_6_23_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_12_LC_6_23_4/lcout
Path End         : countZ0Z_12_LC_6_23_4/in1
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_12_LC_6_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__421/I                     LocalMux                       0              4733   1571  FALL       1
I__421/O                     LocalMux                     455              5188   1571  FALL       1
I__424/I                     InMux                          0              5188   1571  FALL       1
I__424/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_12_LC_6_23_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_11_LC_6_23_3/lcout
Path End         : countZ0Z_11_LC_6_23_3/in1
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_11_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__197/I                     LocalMux                       0              4733   1571  FALL       1
I__197/O                     LocalMux                     455              5188   1571  FALL       1
I__200/I                     InMux                          0              5188   1571  FALL       1
I__200/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_11_LC_6_23_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_10_LC_6_23_2/lcout
Path End         : countZ0Z_10_LC_6_23_2/in1
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_10_LC_6_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__212/I                     LocalMux                       0              4733   1571  FALL       1
I__212/O                     LocalMux                     455              5188   1571  FALL       1
I__215/I                     InMux                          0              5188   1571  FALL       1
I__215/O                     InMux                        320              5508   1571  FALL       1
countZ0Z_10_LC_6_23_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_9_LC_6_23_1/lcout
Path End         : countZ0Z_9_LC_6_23_1/in1
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_9_LC_6_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__227/I                    LocalMux                       0              4733   1571  FALL       1
I__227/O                    LocalMux                     455              5188   1571  FALL       1
I__230/I                    InMux                          0              5188   1571  FALL       1
I__230/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_9_LC_6_23_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_8_LC_6_23_0/lcout
Path End         : countZ0Z_8_LC_6_23_0/in1
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_8_LC_6_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__241/I                    LocalMux                       0              4733   1571  FALL       1
I__241/O                    LocalMux                     455              5188   1571  FALL       1
I__244/I                    InMux                          0              5188   1571  FALL       1
I__244/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_8_LC_6_23_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_7_LC_6_22_7/lcout
Path End         : countZ0Z_7_LC_6_22_7/in1
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_7_LC_6_22_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__255/I                    LocalMux                       0              4733   1571  FALL       1
I__255/O                    LocalMux                     455              5188   1571  FALL       1
I__258/I                    InMux                          0              5188   1571  FALL       1
I__258/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_7_LC_6_22_7/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_6_LC_6_22_6/lcout
Path End         : countZ0Z_6_LC_6_22_6/in1
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_6_LC_6_22_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__270/I                    LocalMux                       0              4733   1571  FALL       1
I__270/O                    LocalMux                     455              5188   1571  FALL       1
I__273/I                    InMux                          0              5188   1571  FALL       1
I__273/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_6_LC_6_22_6/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_5_LC_6_22_5/lcout
Path End         : countZ0Z_5_LC_6_22_5/in1
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_5_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__286/I                    LocalMux                       0              4733   1571  FALL       1
I__286/O                    LocalMux                     455              5188   1571  FALL       1
I__289/I                    InMux                          0              5188   1571  FALL       1
I__289/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_5_LC_6_22_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : countZ0Z_3_LC_6_22_3/in1
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__118/I                    LocalMux                       0              4733   1571  FALL       1
I__118/O                    LocalMux                     455              5188   1571  FALL       1
I__121/I                    InMux                          0              5188   1571  FALL       1
I__121/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_3_LC_6_22_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_2_LC_6_22_2/lcout
Path End         : countZ0Z_2_LC_6_22_2/in1
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_2_LC_6_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__134/I                    LocalMux                       0              4733   1571  FALL       1
I__134/O                    LocalMux                     455              5188   1571  FALL       1
I__137/I                    InMux                          0              5188   1571  FALL       1
I__137/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_2_LC_6_22_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_1_LC_6_22_1/lcout
Path End         : countZ0Z_1_LC_6_22_1/in1
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_1_LC_6_22_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__150/I                    LocalMux                       0              4733   1571  FALL       1
I__150/O                    LocalMux                     455              5188   1571  FALL       1
I__153/I                    InMux                          0              5188   1571  FALL       1
I__153/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_1_LC_6_22_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : countZ0Z_0_LC_5_21_2/in3
Capture Clock    : countZ0Z_0_LC_5_21_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__164/I                    LocalMux                       0              4733   1571  FALL       1
I__164/O                    LocalMux                     455              5188   1571  FALL       1
I__167/I                    InMux                          0              5188   1571  FALL       1
I__167/O                    InMux                        320              5508   1571  FALL       1
countZ0Z_0_LC_5_21_2/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : countZ0Z_1_LC_6_22_1/in3
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              6025
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__163/I                            LocalMux                       0              4733   2088  FALL       1
I__163/O                            LocalMux                     455              5188   2088  FALL       1
I__166/I                            InMux                          0              5188   2088  FALL       1
I__166/O                            InMux                        320              5508   2088  FALL       1
I__169/I                            CascadeMux                     0              5508   2088  FALL       1
I__169/O                            CascadeMux                     0              5508   2088  FALL       1
count_4_cry_0_c_LC_6_22_0/in2       LogicCell40_SEQ_MODE_0000      0              5508   2088  FALL       1
count_4_cry_0_c_LC_6_22_0/carryout  LogicCell40_SEQ_MODE_0000    196              5705   2088  FALL       2
I__149/I                            InMux                          0              5705   2088  FALL       1
I__149/O                            InMux                        320              6025   2088  FALL       1
countZ0Z_1_LC_6_22_1/in3            LogicCell40_SEQ_MODE_1000      0              6025   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_4_LC_6_22_4/lcout
Path End         : countZ0Z_4_LC_6_22_4/in1
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1323
----------------------------------------   ---- 
End-of-path arrival time (ps)              6056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_4_LC_6_22_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2119  FALL       3
I__302/I                    Odrv4                          0              4733   2119  FALL       1
I__302/O                    Odrv4                        548              5281   2119  FALL       1
I__305/I                    LocalMux                       0              5281   2119  FALL       1
I__305/O                    LocalMux                     455              5736   2119  FALL       1
I__308/I                    InMux                          0              5736   2119  FALL       1
I__308/O                    InMux                        320              6056   2119  FALL       1
countZ0Z_4_LC_6_22_4/in1    LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : countZ0Z_2_LC_6_22_2/in3
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1447
----------------------------------------   ---- 
End-of-path arrival time (ps)              6180
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__163/I                            LocalMux                       0              4733   2088  FALL       1
I__163/O                            LocalMux                     455              5188   2088  FALL       1
I__166/I                            InMux                          0              5188   2088  FALL       1
I__166/O                            InMux                        320              5508   2088  FALL       1
I__169/I                            CascadeMux                     0              5508   2088  FALL       1
I__169/O                            CascadeMux                     0              5508   2088  FALL       1
count_4_cry_0_c_LC_6_22_0/in2       LogicCell40_SEQ_MODE_0000      0              5508   2088  FALL       1
count_4_cry_0_c_LC_6_22_0/carryout  LogicCell40_SEQ_MODE_0000    196              5705   2088  FALL       2
countZ0Z_1_LC_6_22_1/carryin        LogicCell40_SEQ_MODE_1000      0              5705   2243  FALL       1
countZ0Z_1_LC_6_22_1/carryout       LogicCell40_SEQ_MODE_1000    155              5860   2243  FALL       2
I__133/I                            InMux                          0              5860   2243  FALL       1
I__133/O                            InMux                        320              6180   2243  FALL       1
countZ0Z_2_LC_6_22_2/in3            LogicCell40_SEQ_MODE_1000      0              6180   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_30_LC_6_25_6/lcout
Path End         : countZ0Z_31_LC_6_25_7/in3
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_30_LC_6_25_6/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__648/I                        LocalMux                       0              4733   1571  FALL       1
I__648/O                        LocalMux                     455              5188   1571  FALL       1
I__651/I                        InMux                          0              5188   1571  FALL       1
I__651/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_30_LC_6_25_6/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_30_LC_6_25_6/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       1
I__554/I                        InMux                          0              5870   2253  FALL       1
I__554/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_31_LC_6_25_7/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_29_LC_6_25_5/lcout
Path End         : countZ0Z_30_LC_6_25_6/in3
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_29_LC_6_25_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__661/I                        LocalMux                       0              4733   1571  FALL       1
I__661/O                        LocalMux                     455              5188   1571  FALL       1
I__664/I                        InMux                          0              5188   1571  FALL       1
I__664/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_29_LC_6_25_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_29_LC_6_25_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__647/I                        InMux                          0              5870   2253  FALL       1
I__647/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_30_LC_6_25_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_28_LC_6_25_4/lcout
Path End         : countZ0Z_29_LC_6_25_5/in3
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_28_LC_6_25_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__674/I                        LocalMux                       0              4733   1571  FALL       1
I__674/O                        LocalMux                     455              5188   1571  FALL       1
I__677/I                        InMux                          0              5188   1571  FALL       1
I__677/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_28_LC_6_25_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_28_LC_6_25_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__660/I                        InMux                          0              5870   2253  FALL       1
I__660/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_29_LC_6_25_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_27_LC_6_25_3/lcout
Path End         : countZ0Z_28_LC_6_25_4/in3
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_27_LC_6_25_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__687/I                        LocalMux                       0              4733   1571  FALL       1
I__687/O                        LocalMux                     455              5188   1571  FALL       1
I__690/I                        InMux                          0              5188   1571  FALL       1
I__690/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_27_LC_6_25_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_27_LC_6_25_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__673/I                        InMux                          0              5870   2253  FALL       1
I__673/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_28_LC_6_25_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_26_LC_6_25_2/lcout
Path End         : countZ0Z_27_LC_6_25_3/in3
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_26_LC_6_25_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__436/I                        LocalMux                       0              4733   1571  FALL       1
I__436/O                        LocalMux                     455              5188   1571  FALL       1
I__439/I                        InMux                          0              5188   1571  FALL       1
I__439/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_26_LC_6_25_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_26_LC_6_25_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__686/I                        InMux                          0              5870   2253  FALL       1
I__686/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_27_LC_6_25_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_25_LC_6_25_1/lcout
Path End         : countZ0Z_26_LC_6_25_2/in3
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_25_LC_6_25_1/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__450/I                        LocalMux                       0              4733   1571  FALL       1
I__450/O                        LocalMux                     455              5188   1571  FALL       1
I__453/I                        InMux                          0              5188   1571  FALL       1
I__453/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_25_LC_6_25_1/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_25_LC_6_25_1/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__435/I                        InMux                          0              5870   2253  FALL       1
I__435/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_26_LC_6_25_2/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_24_LC_6_25_0/lcout
Path End         : countZ0Z_25_LC_6_25_1/in3
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_24_LC_6_25_0/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__464/I                        LocalMux                       0              4733   1571  FALL       1
I__464/O                        LocalMux                     455              5188   1571  FALL       1
I__467/I                        InMux                          0              5188   1571  FALL       1
I__467/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_24_LC_6_25_0/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_24_LC_6_25_0/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__449/I                        InMux                          0              5870   2253  FALL       1
I__449/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_25_LC_6_25_1/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_22_LC_6_24_6/lcout
Path End         : countZ0Z_23_LC_6_24_7/in3
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_22_LC_6_24_6/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__491/I                        LocalMux                       0              4733   1571  FALL       1
I__491/O                        LocalMux                     455              5188   1571  FALL       1
I__494/I                        InMux                          0              5188   1571  FALL       1
I__494/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_22_LC_6_24_6/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_22_LC_6_24_6/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__476/I                        InMux                          0              5870   2253  FALL       1
I__476/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_23_LC_6_24_7/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_21_LC_6_24_5/lcout
Path End         : countZ0Z_22_LC_6_24_6/in3
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_21_LC_6_24_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__503/I                        LocalMux                       0              4733   1571  FALL       1
I__503/O                        LocalMux                     455              5188   1571  FALL       1
I__506/I                        InMux                          0              5188   1571  FALL       1
I__506/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_21_LC_6_24_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_21_LC_6_24_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__490/I                        InMux                          0              5870   2253  FALL       1
I__490/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_22_LC_6_24_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_20_LC_6_24_4/lcout
Path End         : countZ0Z_21_LC_6_24_5/in3
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_20_LC_6_24_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__516/I                        LocalMux                       0              4733   1571  FALL       1
I__516/O                        LocalMux                     455              5188   1571  FALL       1
I__519/I                        InMux                          0              5188   1571  FALL       1
I__519/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_20_LC_6_24_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_20_LC_6_24_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__502/I                        InMux                          0              5870   2253  FALL       1
I__502/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_21_LC_6_24_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_19_LC_6_24_3/lcout
Path End         : countZ0Z_20_LC_6_24_4/in3
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_19_LC_6_24_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__318/I                        LocalMux                       0              4733   1571  FALL       1
I__318/O                        LocalMux                     455              5188   1571  FALL       1
I__321/I                        InMux                          0              5188   1571  FALL       1
I__321/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_19_LC_6_24_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_19_LC_6_24_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__515/I                        InMux                          0              5870   2253  FALL       1
I__515/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_20_LC_6_24_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_18_LC_6_24_2/lcout
Path End         : countZ0Z_19_LC_6_24_3/in3
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_18_LC_6_24_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__332/I                        LocalMux                       0              4733   1571  FALL       1
I__332/O                        LocalMux                     455              5188   1571  FALL       1
I__335/I                        InMux                          0              5188   1571  FALL       1
I__335/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_18_LC_6_24_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_18_LC_6_24_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__529/I                        InMux                          0              5870   2253  FALL       1
I__529/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_19_LC_6_24_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_17_LC_6_24_1/lcout
Path End         : countZ0Z_18_LC_6_24_2/in3
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_17_LC_6_24_1/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__346/I                        LocalMux                       0              4733   1571  FALL       1
I__346/O                        LocalMux                     455              5188   1571  FALL       1
I__349/I                        InMux                          0              5188   1571  FALL       1
I__349/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_17_LC_6_24_1/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_17_LC_6_24_1/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__331/I                        InMux                          0              5870   2253  FALL       1
I__331/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_18_LC_6_24_2/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_16_LC_6_24_0/lcout
Path End         : countZ0Z_17_LC_6_24_1/in3
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_16_LC_6_24_0/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__361/I                        LocalMux                       0              4733   1571  FALL       1
I__361/O                        LocalMux                     455              5188   1571  FALL       1
I__364/I                        InMux                          0              5188   1571  FALL       1
I__364/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_16_LC_6_24_0/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_16_LC_6_24_0/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__345/I                        InMux                          0              5870   2253  FALL       1
I__345/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_17_LC_6_24_1/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_14_LC_6_23_6/lcout
Path End         : countZ0Z_15_LC_6_23_7/in3
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_14_LC_6_23_6/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__391/I                        LocalMux                       0              4733   1571  FALL       1
I__391/O                        LocalMux                     455              5188   1571  FALL       1
I__394/I                        InMux                          0              5188   1571  FALL       1
I__394/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_14_LC_6_23_6/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_14_LC_6_23_6/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__375/I                        InMux                          0              5870   2253  FALL       1
I__375/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_15_LC_6_23_7/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_13_LC_6_23_5/lcout
Path End         : countZ0Z_14_LC_6_23_6/in3
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_13_LC_6_23_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__406/I                        LocalMux                       0              4733   1571  FALL       1
I__406/O                        LocalMux                     455              5188   1571  FALL       1
I__409/I                        InMux                          0              5188   1571  FALL       1
I__409/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_13_LC_6_23_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_13_LC_6_23_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__390/I                        InMux                          0              5870   2253  FALL       1
I__390/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_14_LC_6_23_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_12_LC_6_23_4/lcout
Path End         : countZ0Z_13_LC_6_23_5/in3
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_12_LC_6_23_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__421/I                        LocalMux                       0              4733   1571  FALL       1
I__421/O                        LocalMux                     455              5188   1571  FALL       1
I__424/I                        InMux                          0              5188   1571  FALL       1
I__424/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_12_LC_6_23_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_12_LC_6_23_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__405/I                        InMux                          0              5870   2253  FALL       1
I__405/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_13_LC_6_23_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_11_LC_6_23_3/lcout
Path End         : countZ0Z_12_LC_6_23_4/in3
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_11_LC_6_23_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__197/I                        LocalMux                       0              4733   1571  FALL       1
I__197/O                        LocalMux                     455              5188   1571  FALL       1
I__200/I                        InMux                          0              5188   1571  FALL       1
I__200/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_11_LC_6_23_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_11_LC_6_23_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__420/I                        InMux                          0              5870   2253  FALL       1
I__420/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_12_LC_6_23_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_10_LC_6_23_2/lcout
Path End         : countZ0Z_11_LC_6_23_3/in3
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_10_LC_6_23_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__212/I                        LocalMux                       0              4733   1571  FALL       1
I__212/O                        LocalMux                     455              5188   1571  FALL       1
I__215/I                        InMux                          0              5188   1571  FALL       1
I__215/O                        InMux                        320              5508   1571  FALL       1
countZ0Z_10_LC_6_23_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_10_LC_6_23_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__196/I                        InMux                          0              5870   2253  FALL       1
I__196/O                        InMux                        320              6190   2253  FALL       1
countZ0Z_11_LC_6_23_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_9_LC_6_23_1/lcout
Path End         : countZ0Z_10_LC_6_23_2/in3
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_9_LC_6_23_1/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__227/I                       LocalMux                       0              4733   1571  FALL       1
I__227/O                       LocalMux                     455              5188   1571  FALL       1
I__230/I                       InMux                          0              5188   1571  FALL       1
I__230/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_9_LC_6_23_1/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_9_LC_6_23_1/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__211/I                       InMux                          0              5870   2253  FALL       1
I__211/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_10_LC_6_23_2/in3      LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_8_LC_6_23_0/lcout
Path End         : countZ0Z_9_LC_6_23_1/in3
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_8_LC_6_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__241/I                       LocalMux                       0              4733   1571  FALL       1
I__241/O                       LocalMux                     455              5188   1571  FALL       1
I__244/I                       InMux                          0              5188   1571  FALL       1
I__244/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_8_LC_6_23_0/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_8_LC_6_23_0/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__226/I                       InMux                          0              5870   2253  FALL       1
I__226/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_9_LC_6_23_1/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_6_LC_6_22_6/lcout
Path End         : countZ0Z_7_LC_6_22_7/in3
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_6_LC_6_22_6/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__270/I                       LocalMux                       0              4733   1571  FALL       1
I__270/O                       LocalMux                     455              5188   1571  FALL       1
I__273/I                       InMux                          0              5188   1571  FALL       1
I__273/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_6_LC_6_22_6/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_6_LC_6_22_6/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__254/I                       InMux                          0              5870   2253  FALL       1
I__254/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_7_LC_6_22_7/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_5_LC_6_22_5/lcout
Path End         : countZ0Z_6_LC_6_22_6/in3
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_5_LC_6_22_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__286/I                       LocalMux                       0              4733   1571  FALL       1
I__286/O                       LocalMux                     455              5188   1571  FALL       1
I__289/I                       InMux                          0              5188   1571  FALL       1
I__289/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_5_LC_6_22_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_5_LC_6_22_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__269/I                       InMux                          0              5870   2253  FALL       1
I__269/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_6_LC_6_22_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : countZ0Z_4_LC_6_22_4/in3
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__118/I                       LocalMux                       0              4733   1571  FALL       1
I__118/O                       LocalMux                     455              5188   1571  FALL       1
I__121/I                       InMux                          0              5188   1571  FALL       1
I__121/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_3_LC_6_22_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_3_LC_6_22_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__301/I                       InMux                          0              5870   2253  FALL       1
I__301/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_4_LC_6_22_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_2_LC_6_22_2/lcout
Path End         : countZ0Z_3_LC_6_22_3/in3
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_2_LC_6_22_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__134/I                       LocalMux                       0              4733   1571  FALL       1
I__134/O                       LocalMux                     455              5188   1571  FALL       1
I__137/I                       InMux                          0              5188   1571  FALL       1
I__137/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_2_LC_6_22_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_2_LC_6_22_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__117/I                       InMux                          0              5870   2253  FALL       1
I__117/O                       InMux                        320              6190   2253  FALL       1
countZ0Z_3_LC_6_22_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : countZ0Z_5_LC_6_22_5/in3
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Hold Constraint  : 0p
Path slack       : 2409p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1613
----------------------------------------   ---- 
End-of-path arrival time (ps)              6346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__118/I                       LocalMux                       0              4733   1571  FALL       1
I__118/O                       LocalMux                     455              5188   1571  FALL       1
I__121/I                       InMux                          0              5188   1571  FALL       1
I__121/O                       InMux                        320              5508   1571  FALL       1
countZ0Z_3_LC_6_22_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
countZ0Z_3_LC_6_22_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
countZ0Z_4_LC_6_22_4/carryin   LogicCell40_SEQ_MODE_1000      0              5870   2409  FALL       1
countZ0Z_4_LC_6_22_4/carryout  LogicCell40_SEQ_MODE_1000    155              6025   2409  FALL       2
I__285/I                       InMux                          0              6025   2409  FALL       1
I__285/O                       InMux                        320              6346   2409  FALL       1
countZ0Z_5_LC_6_22_5/in3       LogicCell40_SEQ_MODE_1000      0              6346   2409  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_23_LC_6_24_7/lcout
Path End         : countZ0Z_24_LC_6_25_0/in3
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1716
----------------------------------------   ---- 
End-of-path arrival time (ps)              6449
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_23_LC_6_24_7/lcout      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__477/I                         LocalMux                       0              4733   1571  FALL       1
I__477/O                         LocalMux                     455              5188   1571  FALL       1
I__480/I                         InMux                          0              5188   1571  FALL       1
I__480/O                         InMux                        320              5508   1571  FALL       1
countZ0Z_23_LC_6_24_7/in1        LogicCell40_SEQ_MODE_1000      0              5508   2512  FALL       1
countZ0Z_23_LC_6_24_7/carryout   LogicCell40_SEQ_MODE_1000    362              5870   2512  FALL       1
IN_MUX_bfv_6_25_0_/carryinitin   ICE_CARRY_IN_MUX               0              5870   2512  FALL       1
IN_MUX_bfv_6_25_0_/carryinitout  ICE_CARRY_IN_MUX             258              6128   2512  FALL       2
I__463/I                         InMux                          0              6128   2512  FALL       1
I__463/O                         InMux                        320              6449   2512  FALL       1
countZ0Z_24_LC_6_25_0/in3        LogicCell40_SEQ_MODE_1000      0              6449   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_15_LC_6_23_7/lcout
Path End         : countZ0Z_16_LC_6_24_0/in3
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1716
----------------------------------------   ---- 
End-of-path arrival time (ps)              6449
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_15_LC_6_23_7/lcout      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__376/I                         LocalMux                       0              4733   1571  FALL       1
I__376/O                         LocalMux                     455              5188   1571  FALL       1
I__379/I                         InMux                          0              5188   1571  FALL       1
I__379/O                         InMux                        320              5508   1571  FALL       1
countZ0Z_15_LC_6_23_7/in1        LogicCell40_SEQ_MODE_1000      0              5508   2512  FALL       1
countZ0Z_15_LC_6_23_7/carryout   LogicCell40_SEQ_MODE_1000    362              5870   2512  FALL       1
IN_MUX_bfv_6_24_0_/carryinitin   ICE_CARRY_IN_MUX               0              5870   2512  FALL       1
IN_MUX_bfv_6_24_0_/carryinitout  ICE_CARRY_IN_MUX             258              6128   2512  FALL       2
I__360/I                         InMux                          0              6128   2512  FALL       1
I__360/O                         InMux                        320              6449   2512  FALL       1
countZ0Z_16_LC_6_24_0/in3        LogicCell40_SEQ_MODE_1000      0              6449   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_7_LC_6_22_7/lcout
Path End         : countZ0Z_8_LC_6_23_0/in3
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1716
----------------------------------------   ---- 
End-of-path arrival time (ps)              6449
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_7_LC_6_22_7/lcout       LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__255/I                         LocalMux                       0              4733   1571  FALL       1
I__255/O                         LocalMux                     455              5188   1571  FALL       1
I__258/I                         InMux                          0              5188   1571  FALL       1
I__258/O                         InMux                        320              5508   1571  FALL       1
countZ0Z_7_LC_6_22_7/in1         LogicCell40_SEQ_MODE_1000      0              5508   2512  FALL       1
countZ0Z_7_LC_6_22_7/carryout    LogicCell40_SEQ_MODE_1000    362              5870   2512  FALL       1
IN_MUX_bfv_6_23_0_/carryinitin   ICE_CARRY_IN_MUX               0              5870   2512  FALL       1
IN_MUX_bfv_6_23_0_/carryinitout  ICE_CARRY_IN_MUX             258              6128   2512  FALL       2
I__240/I                         InMux                          0              6128   2512  FALL       1
I__240/O                         InMux                        320              6449   2512  FALL       1
countZ0Z_8_LC_6_23_0/in3         LogicCell40_SEQ_MODE_1000      0              6449   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_31_LC_6_25_7/in1
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 2584p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1788
----------------------------------------   ---- 
End-of-path arrival time (ps)              6521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__607/I                       Odrv4                          0              4733   2584  FALL       1
I__607/O                       Odrv4                        548              5281   2584  FALL       1
I__631/I                       Span4Mux_h                     0              5281   2584  FALL       1
I__631/O                       Span4Mux_h                   465              5746   2584  FALL       1
I__645/I                       LocalMux                       0              5746   2584  FALL       1
I__645/O                       LocalMux                     455              6201   2584  FALL       1
I__646/I                       InMux                          0              6201   2584  FALL       1
I__646/O                       InMux                        320              6521   2584  FALL       1
countZ0Z_31_LC_6_25_7/in1      LogicCell40_SEQ_MODE_1000      0              6521   2584  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_1_LC_6_22_1/in2
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__175/I                            InMux                          0              5188   2770  FALL       1
I__175/O                            InMux                        320              5508   2770  FALL       1
count_RNIKLLH_1_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIKLLH_1_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__160/I                            LocalMux                       0              5932   2770  FALL       1
I__160/O                            LocalMux                     455              6387   2770  FALL       1
I__161/I                            InMux                          0              6387   2770  FALL       1
I__161/O                            InMux                        320              6707   2770  FALL       1
I__162/I                            CascadeMux                     0              6707   2770  FALL       1
I__162/O                            CascadeMux                     0              6707   2770  FALL       1
countZ0Z_1_LC_6_22_1/in2            LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_8_LC_6_23_0/in2
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__174/I                            LocalMux                       0              4733   2770  FALL       1
I__174/O                            LocalMux                     455              5188   2770  FALL       1
I__182/I                            InMux                          0              5188   2770  FALL       1
I__182/O                            InMux                        320              5508   2770  FALL       1
count_RNIRSLH_8_LC_5_22_1/in3       LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIRSLH_8_LC_5_22_1/lcout     LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__251/I                            LocalMux                       0              5932   2770  FALL       1
I__251/O                            LocalMux                     455              6387   2770  FALL       1
I__252/I                            InMux                          0              6387   2770  FALL       1
I__252/O                            InMux                        320              6707   2770  FALL       1
I__253/I                            CascadeMux                     0              6707   2770  FALL       1
I__253/O                            CascadeMux                     0              6707   2770  FALL       1
countZ0Z_8_LC_6_23_0/in2            LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_2_LC_6_22_2/in2
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__176/I                            InMux                          0              5188   2770  FALL       1
I__176/O                            InMux                        320              5508   2770  FALL       1
count_RNILMLH_2_LC_6_21_1/in3       LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNILMLH_2_LC_6_21_1/lcout     LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__146/I                            LocalMux                       0              5932   2770  FALL       1
I__146/O                            LocalMux                     455              6387   2770  FALL       1
I__147/I                            InMux                          0              6387   2770  FALL       1
I__147/O                            InMux                        320              6707   2770  FALL       1
I__148/I                            CascadeMux                     0              6707   2770  FALL       1
I__148/O                            CascadeMux                     0              6707   2770  FALL       1
countZ0Z_2_LC_6_22_2/in2            LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_3_LC_6_22_3/in2
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__177/I                            InMux                          0              5188   2770  FALL       1
I__177/O                            InMux                        320              5508   2770  FALL       1
count_RNIMNLH_3_LC_6_21_7/in3       LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIMNLH_3_LC_6_21_7/lcout     LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__130/I                            LocalMux                       0              5932   2770  FALL       1
I__130/O                            LocalMux                     455              6387   2770  FALL       1
I__131/I                            InMux                          0              6387   2770  FALL       1
I__131/O                            InMux                        320              6707   2770  FALL       1
I__132/I                            CascadeMux                     0              6707   2770  FALL       1
I__132/O                            CascadeMux                     0              6707   2770  FALL       1
countZ0Z_3_LC_6_22_3/in2            LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_6_LC_6_22_6/in2
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__180/I                            InMux                          0              5188   2770  FALL       1
I__180/O                            InMux                        320              5508   2770  FALL       1
count_RNIPQLH_6_LC_6_21_5/in3       LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIPQLH_6_LC_6_21_5/lcout     LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__282/I                            LocalMux                       0              5932   2770  FALL       1
I__282/O                            LocalMux                     455              6387   2770  FALL       1
I__283/I                            InMux                          0              6387   2770  FALL       1
I__283/O                            InMux                        320              6707   2770  FALL       1
I__284/I                            CascadeMux                     0              6707   2770  FALL       1
I__284/O                            CascadeMux                     0              6707   2770  FALL       1
countZ0Z_6_LC_6_22_6/in2            LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_9_LC_6_23_1/in2
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout    LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                         LocalMux                       0              4733   2770  FALL       1
I__603/O                         LocalMux                     455              5188   2770  FALL       1
I__608/I                         InMux                          0              5188   2770  FALL       1
I__608/O                         InMux                        320              5508   2770  FALL       1
count_RNIFMQI_9_LC_5_23_7/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIFMQI_9_LC_5_23_7/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__237/I                         LocalMux                       0              5932   2770  FALL       1
I__237/O                         LocalMux                     455              6387   2770  FALL       1
I__238/I                         InMux                          0              6387   2770  FALL       1
I__238/O                         InMux                        320              6707   2770  FALL       1
I__239/I                         CascadeMux                     0              6707   2770  FALL       1
I__239/O                         CascadeMux                     0              6707   2770  FALL       1
countZ0Z_9_LC_6_23_1/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_16_LC_6_24_0/in2
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__615/I                          InMux                          0              5188   2770  FALL       1
I__615/O                          InMux                        320              5508   2770  FALL       1
count_RNITQ4T_16_LC_5_24_7/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNITQ4T_16_LC_5_24_7/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__372/I                          LocalMux                       0              5932   2770  FALL       1
I__372/O                          LocalMux                     455              6387   2770  FALL       1
I__373/I                          InMux                          0              6387   2770  FALL       1
I__373/O                          InMux                        320              6707   2770  FALL       1
I__374/I                          CascadeMux                     0              6707   2770  FALL       1
I__374/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_16_LC_6_24_0/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_24_LC_6_25_0/in2
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__624/I                          InMux                          0              5188   2770  FALL       1
I__624/O                          InMux                        320              5508   2770  FALL       1
count_RNISQ5T_24_LC_5_25_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNISQ5T_24_LC_5_25_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__473/I                          LocalMux                       0              5932   2770  FALL       1
I__473/O                          LocalMux                     455              6387   2770  FALL       1
I__474/I                          InMux                          0              6387   2770  FALL       1
I__474/O                          InMux                        320              6707   2770  FALL       1
I__475/I                          CascadeMux                     0              6707   2770  FALL       1
I__475/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_24_LC_6_25_0/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_10_LC_6_23_2/in2
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__609/I                          InMux                          0              5188   2770  FALL       1
I__609/O                          InMux                        320              5508   2770  FALL       1
count_RNINK4T_10_LC_5_23_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNINK4T_10_LC_5_23_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__223/I                          LocalMux                       0              5932   2770  FALL       1
I__223/O                          LocalMux                     455              6387   2770  FALL       1
I__224/I                          InMux                          0              6387   2770  FALL       1
I__224/O                          InMux                        320              6707   2770  FALL       1
I__225/I                          CascadeMux                     0              6707   2770  FALL       1
I__225/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_10_LC_6_23_2/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_14_LC_6_23_6/in2
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__613/I                          InMux                          0              5188   2770  FALL       1
I__613/O                          InMux                        320              5508   2770  FALL       1
count_RNIRO4T_14_LC_5_23_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIRO4T_14_LC_5_23_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__402/I                          LocalMux                       0              5932   2770  FALL       1
I__402/O                          LocalMux                     455              6387   2770  FALL       1
I__403/I                          InMux                          0              6387   2770  FALL       1
I__403/O                          InMux                        320              6707   2770  FALL       1
I__404/I                          CascadeMux                     0              6707   2770  FALL       1
I__404/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_14_LC_6_23_6/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_17_LC_6_24_1/in2
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__616/I                          InMux                          0              5188   2770  FALL       1
I__616/O                          InMux                        320              5508   2770  FALL       1
count_RNIUR4T_17_LC_5_24_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIUR4T_17_LC_5_24_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__357/I                          LocalMux                       0              5932   2770  FALL       1
I__357/O                          LocalMux                     455              6387   2770  FALL       1
I__358/I                          InMux                          0              6387   2770  FALL       1
I__358/O                          InMux                        320              6707   2770  FALL       1
I__359/I                          CascadeMux                     0              6707   2770  FALL       1
I__359/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_17_LC_6_24_1/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_19_LC_6_24_3/in2
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__618/I                          InMux                          0              5188   2770  FALL       1
I__618/O                          InMux                        320              5508   2770  FALL       1
count_RNI0U4T_19_LC_5_24_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNI0U4T_19_LC_5_24_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__328/I                          LocalMux                       0              5932   2770  FALL       1
I__328/O                          LocalMux                     455              6387   2770  FALL       1
I__329/I                          InMux                          0              6387   2770  FALL       1
I__329/O                          InMux                        320              6707   2770  FALL       1
I__330/I                          CascadeMux                     0              6707   2770  FALL       1
I__330/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_19_LC_6_24_3/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_22_LC_6_24_6/in2
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__621/I                          InMux                          0              5188   2770  FALL       1
I__621/O                          InMux                        320              5508   2770  FALL       1
count_RNIQO5T_22_LC_5_24_1/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIQO5T_22_LC_5_24_1/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__499/I                          LocalMux                       0              5932   2770  FALL       1
I__499/O                          LocalMux                     455              6387   2770  FALL       1
I__500/I                          InMux                          0              6387   2770  FALL       1
I__500/O                          InMux                        320              6707   2770  FALL       1
I__501/I                          CascadeMux                     0              6707   2770  FALL       1
I__501/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_22_LC_6_24_6/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_27_LC_6_25_3/in2
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__627/I                          InMux                          0              5188   2770  FALL       1
I__627/O                          InMux                        320              5508   2770  FALL       1
count_RNIVT5T_27_LC_5_25_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNIVT5T_27_LC_5_25_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__697/I                          LocalMux                       0              5932   2770  FALL       1
I__697/O                          LocalMux                     455              6387   2770  FALL       1
I__698/I                          InMux                          0              6387   2770  FALL       1
I__698/O                          InMux                        320              6707   2770  FALL       1
I__699/I                          CascadeMux                     0              6707   2770  FALL       1
I__699/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_27_LC_6_25_3/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_28_LC_6_25_4/in2
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__628/I                          InMux                          0              5188   2770  FALL       1
I__628/O                          InMux                        320              5508   2770  FALL       1
count_RNI0V5T_28_LC_5_25_1/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
count_RNI0V5T_28_LC_5_25_1/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__683/I                          LocalMux                       0              5932   2770  FALL       1
I__683/O                          LocalMux                     455              6387   2770  FALL       1
I__684/I                          InMux                          0              6387   2770  FALL       1
I__684/O                          InMux                        320              6707   2770  FALL       1
I__685/I                          CascadeMux                     0              6707   2770  FALL       1
I__685/O                          CascadeMux                     0              6707   2770  FALL       1
countZ0Z_28_LC_6_25_4/in2         LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_4_LC_6_22_4/in2
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__178/I                            InMux                          0              5188   2863  FALL       1
I__178/O                            InMux                        320              5508   2863  FALL       1
I__183/I                            CascadeMux                     0              5508   2863  FALL       1
I__183/O                            CascadeMux                     0              5508   2863  FALL       1
count_RNINOLH_4_LC_6_21_0/in2       LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNINOLH_4_LC_6_21_0/lcout     LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__315/I                            LocalMux                       0              6025   2863  FALL       1
I__315/O                            LocalMux                     455              6480   2863  FALL       1
I__316/I                            InMux                          0              6480   2863  FALL       1
I__316/O                            InMux                        320              6800   2863  FALL       1
I__317/I                            CascadeMux                     0              6800   2863  FALL       1
I__317/O                            CascadeMux                     0              6800   2863  FALL       1
countZ0Z_4_LC_6_22_4/in2            LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_5_LC_6_22_5/in2
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__179/I                            InMux                          0              5188   2863  FALL       1
I__179/O                            InMux                        320              5508   2863  FALL       1
I__184/I                            CascadeMux                     0              5508   2863  FALL       1
I__184/O                            CascadeMux                     0              5508   2863  FALL       1
count_RNIOPLH_5_LC_6_21_4/in2       LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIOPLH_5_LC_6_21_4/lcout     LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__298/I                            LocalMux                       0              6025   2863  FALL       1
I__298/O                            LocalMux                     455              6480   2863  FALL       1
I__299/I                            InMux                          0              6480   2863  FALL       1
I__299/O                            InMux                        320              6800   2863  FALL       1
I__300/I                            CascadeMux                     0              6800   2863  FALL       1
I__300/O                            CascadeMux                     0              6800   2863  FALL       1
countZ0Z_5_LC_6_22_5/in2            LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_fast_LC_6_21_6/lcout
Path End         : countZ0Z_7_LC_6_22_7/in2
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_fast_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2770  FALL       8
I__173/I                            LocalMux                       0              4733   2770  FALL       1
I__173/O                            LocalMux                     455              5188   2770  FALL       1
I__181/I                            InMux                          0              5188   2863  FALL       1
I__181/O                            InMux                        320              5508   2863  FALL       1
I__185/I                            CascadeMux                     0              5508   2863  FALL       1
I__185/O                            CascadeMux                     0              5508   2863  FALL       1
count_RNIQRLH_7_LC_6_21_2/in2       LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIQRLH_7_LC_6_21_2/lcout     LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__266/I                            LocalMux                       0              6025   2863  FALL       1
I__266/O                            LocalMux                     455              6480   2863  FALL       1
I__267/I                            InMux                          0              6480   2863  FALL       1
I__267/O                            InMux                        320              6800   2863  FALL       1
I__268/I                            CascadeMux                     0              6800   2863  FALL       1
I__268/O                            CascadeMux                     0              6800   2863  FALL       1
countZ0Z_7_LC_6_22_7/in2            LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_11_LC_6_23_3/in2
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__610/I                          InMux                          0              5188   2863  FALL       1
I__610/O                          InMux                        320              5508   2863  FALL       1
I__632/I                          CascadeMux                     0              5508   2863  FALL       1
I__632/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIOL4T_11_LC_5_23_6/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIOL4T_11_LC_5_23_6/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__208/I                          LocalMux                       0              6025   2863  FALL       1
I__208/O                          LocalMux                     455              6480   2863  FALL       1
I__209/I                          InMux                          0              6480   2863  FALL       1
I__209/O                          InMux                        320              6800   2863  FALL       1
I__210/I                          CascadeMux                     0              6800   2863  FALL       1
I__210/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_11_LC_6_23_3/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_12_LC_6_23_4/in2
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__611/I                          InMux                          0              5188   2863  FALL       1
I__611/O                          InMux                        320              5508   2863  FALL       1
I__633/I                          CascadeMux                     0              5508   2863  FALL       1
I__633/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIPM4T_12_LC_5_23_0/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIPM4T_12_LC_5_23_0/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__432/I                          LocalMux                       0              6025   2863  FALL       1
I__432/O                          LocalMux                     455              6480   2863  FALL       1
I__433/I                          InMux                          0              6480   2863  FALL       1
I__433/O                          InMux                        320              6800   2863  FALL       1
I__434/I                          CascadeMux                     0              6800   2863  FALL       1
I__434/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_12_LC_6_23_4/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_13_LC_6_23_5/in2
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__612/I                          InMux                          0              5188   2863  FALL       1
I__612/O                          InMux                        320              5508   2863  FALL       1
I__634/I                          CascadeMux                     0              5508   2863  FALL       1
I__634/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIQN4T_13_LC_5_23_4/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIQN4T_13_LC_5_23_4/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__417/I                          LocalMux                       0              6025   2863  FALL       1
I__417/O                          LocalMux                     455              6480   2863  FALL       1
I__418/I                          InMux                          0              6480   2863  FALL       1
I__418/O                          InMux                        320              6800   2863  FALL       1
I__419/I                          CascadeMux                     0              6800   2863  FALL       1
I__419/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_13_LC_6_23_5/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_15_LC_6_23_7/in2
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__603/I                          LocalMux                       0              4733   2770  FALL       1
I__603/O                          LocalMux                     455              5188   2770  FALL       1
I__614/I                          InMux                          0              5188   2863  FALL       1
I__614/O                          InMux                        320              5508   2863  FALL       1
I__635/I                          CascadeMux                     0              5508   2863  FALL       1
I__635/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNISP4T_15_LC_5_23_2/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNISP4T_15_LC_5_23_2/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__387/I                          LocalMux                       0              6025   2863  FALL       1
I__387/O                          LocalMux                     455              6480   2863  FALL       1
I__388/I                          InMux                          0              6480   2863  FALL       1
I__388/O                          InMux                        320              6800   2863  FALL       1
I__389/I                          CascadeMux                     0              6800   2863  FALL       1
I__389/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_15_LC_6_23_7/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_18_LC_6_24_2/in2
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__617/I                          InMux                          0              5188   2863  FALL       1
I__617/O                          InMux                        320              5508   2863  FALL       1
I__636/I                          CascadeMux                     0              5508   2863  FALL       1
I__636/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIVS4T_18_LC_5_24_0/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIVS4T_18_LC_5_24_0/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__342/I                          LocalMux                       0              6025   2863  FALL       1
I__342/O                          LocalMux                     455              6480   2863  FALL       1
I__343/I                          InMux                          0              6480   2863  FALL       1
I__343/O                          InMux                        320              6800   2863  FALL       1
I__344/I                          CascadeMux                     0              6800   2863  FALL       1
I__344/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_18_LC_6_24_2/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_20_LC_6_24_4/in2
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__619/I                          InMux                          0              5188   2863  FALL       1
I__619/O                          InMux                        320              5508   2863  FALL       1
I__637/I                          CascadeMux                     0              5508   2863  FALL       1
I__637/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIOM5T_20_LC_5_24_2/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIOM5T_20_LC_5_24_2/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__526/I                          LocalMux                       0              6025   2863  FALL       1
I__526/O                          LocalMux                     455              6480   2863  FALL       1
I__527/I                          InMux                          0              6480   2863  FALL       1
I__527/O                          InMux                        320              6800   2863  FALL       1
I__528/I                          CascadeMux                     0              6800   2863  FALL       1
I__528/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_20_LC_6_24_4/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_21_LC_6_24_5/in2
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__620/I                          InMux                          0              5188   2863  FALL       1
I__620/O                          InMux                        320              5508   2863  FALL       1
I__638/I                          CascadeMux                     0              5508   2863  FALL       1
I__638/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIPN5T_21_LC_5_24_6/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIPN5T_21_LC_5_24_6/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__512/I                          LocalMux                       0              6025   2863  FALL       1
I__512/O                          LocalMux                     455              6480   2863  FALL       1
I__513/I                          InMux                          0              6480   2863  FALL       1
I__513/O                          InMux                        320              6800   2863  FALL       1
I__514/I                          CascadeMux                     0              6800   2863  FALL       1
I__514/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_21_LC_6_24_5/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_23_LC_6_24_7/in2
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__604/I                          LocalMux                       0              4733   2770  FALL       1
I__604/O                          LocalMux                     455              5188   2770  FALL       1
I__622/I                          InMux                          0              5188   2863  FALL       1
I__622/O                          InMux                        320              5508   2863  FALL       1
I__639/I                          CascadeMux                     0              5508   2863  FALL       1
I__639/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIRP5T_23_LC_5_24_4/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIRP5T_23_LC_5_24_4/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__487/I                          LocalMux                       0              6025   2863  FALL       1
I__487/O                          LocalMux                     455              6480   2863  FALL       1
I__488/I                          InMux                          0              6480   2863  FALL       1
I__488/O                          InMux                        320              6800   2863  FALL       1
I__489/I                          CascadeMux                     0              6800   2863  FALL       1
I__489/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_23_LC_6_24_7/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_25_LC_6_25_1/in2
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__625/I                          InMux                          0              5188   2863  FALL       1
I__625/O                          InMux                        320              5508   2863  FALL       1
I__641/I                          CascadeMux                     0              5508   2863  FALL       1
I__641/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNITR5T_25_LC_5_25_0/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNITR5T_25_LC_5_25_0/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__460/I                          LocalMux                       0              6025   2863  FALL       1
I__460/O                          LocalMux                     455              6480   2863  FALL       1
I__461/I                          InMux                          0              6480   2863  FALL       1
I__461/O                          InMux                        320              6800   2863  FALL       1
I__462/I                          CascadeMux                     0              6800   2863  FALL       1
I__462/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_25_LC_6_25_1/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_26_LC_6_25_2/in2
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__626/I                          InMux                          0              5188   2863  FALL       1
I__626/O                          InMux                        320              5508   2863  FALL       1
I__642/I                          CascadeMux                     0              5508   2863  FALL       1
I__642/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIUS5T_26_LC_5_25_2/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIUS5T_26_LC_5_25_2/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__446/I                          LocalMux                       0              6025   2863  FALL       1
I__446/O                          LocalMux                     455              6480   2863  FALL       1
I__447/I                          InMux                          0              6480   2863  FALL       1
I__447/O                          InMux                        320              6800   2863  FALL       1
I__448/I                          CascadeMux                     0              6800   2863  FALL       1
I__448/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_26_LC_6_25_2/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_29_LC_6_25_5/in2
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__629/I                          InMux                          0              5188   2863  FALL       1
I__629/O                          InMux                        320              5508   2863  FALL       1
I__643/I                          CascadeMux                     0              5508   2863  FALL       1
I__643/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNI106T_29_LC_5_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNI106T_29_LC_5_25_6/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__670/I                          LocalMux                       0              6025   2863  FALL       1
I__670/O                          LocalMux                     455              6480   2863  FALL       1
I__671/I                          InMux                          0              6480   2863  FALL       1
I__671/O                          InMux                        320              6800   2863  FALL       1
I__672/I                          CascadeMux                     0              6800   2863  FALL       1
I__672/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_29_LC_6_25_5/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB_delayed_LC_4_24_7/lcout
Path End         : countZ0Z_30_LC_6_25_6/in2
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          2067
----------------------------------------   ---- 
End-of-path arrival time (ps)              6800
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB_delayed_LC_4_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              4733   2584  FALL      24
I__606/I                          LocalMux                       0              4733   2770  FALL       1
I__606/O                          LocalMux                     455              5188   2770  FALL       1
I__630/I                          InMux                          0              5188   2863  FALL       1
I__630/O                          InMux                        320              5508   2863  FALL       1
I__644/I                          CascadeMux                     0              5508   2863  FALL       1
I__644/O                          CascadeMux                     0              5508   2863  FALL       1
count_RNIPO6T_30_LC_5_25_4/in2    LogicCell40_SEQ_MODE_0000      0              5508   2863  FALL       1
count_RNIPO6T_30_LC_5_25_4/lcout  LogicCell40_SEQ_MODE_0000    517              6025   2863  FALL       1
I__657/I                          LocalMux                       0              6025   2863  FALL       1
I__657/O                          LocalMux                     455              6480   2863  FALL       1
I__658/I                          InMux                          0              6480   2863  FALL       1
I__658/O                          InMux                        320              6800   2863  FALL       1
I__659/I                          CascadeMux                     0              6800   2863  FALL       1
I__659/O                          CascadeMux                     0              6800   2863  FALL       1
countZ0Z_30_LC_6_25_6/in2         LogicCell40_SEQ_MODE_1000      0              6800   2863  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_0_LC_5_21_2/ce
Capture Clock    : countZ0Z_0_LC_5_21_2/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__532/I                                           CEMux                          0              9085   5964  FALL       1
I__532/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_0_LC_5_21_2/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_7_LC_6_22_7/ce
Capture Clock    : countZ0Z_7_LC_6_22_7/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_7_LC_6_22_7/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_6_LC_6_22_6/ce
Capture Clock    : countZ0Z_6_LC_6_22_6/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_6_LC_6_22_6/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_5_LC_6_22_5/ce
Capture Clock    : countZ0Z_5_LC_6_22_5/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_5_LC_6_22_5/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_4_LC_6_22_4/ce
Capture Clock    : countZ0Z_4_LC_6_22_4/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_4_LC_6_22_4/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_3_LC_6_22_3/ce
Capture Clock    : countZ0Z_3_LC_6_22_3/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_3_LC_6_22_3/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_2_LC_6_22_2/ce
Capture Clock    : countZ0Z_2_LC_6_22_2/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_2_LC_6_22_2/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_1_LC_6_22_1/ce
Capture Clock    : countZ0Z_1_LC_6_22_1/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__533/I                                           CEMux                          0              9085   5964  FALL       1
I__533/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_1_LC_6_22_1/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_15_LC_6_23_7/ce
Capture Clock    : countZ0Z_15_LC_6_23_7/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_15_LC_6_23_7/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_14_LC_6_23_6/ce
Capture Clock    : countZ0Z_14_LC_6_23_6/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_14_LC_6_23_6/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_13_LC_6_23_5/ce
Capture Clock    : countZ0Z_13_LC_6_23_5/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_13_LC_6_23_5/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_12_LC_6_23_4/ce
Capture Clock    : countZ0Z_12_LC_6_23_4/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_12_LC_6_23_4/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_11_LC_6_23_3/ce
Capture Clock    : countZ0Z_11_LC_6_23_3/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_11_LC_6_23_3/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_10_LC_6_23_2/ce
Capture Clock    : countZ0Z_10_LC_6_23_2/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_10_LC_6_23_2/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_9_LC_6_23_1/ce
Capture Clock    : countZ0Z_9_LC_6_23_1/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_9_LC_6_23_1/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_8_LC_6_23_0/ce
Capture Clock    : countZ0Z_8_LC_6_23_0/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__534/I                                           CEMux                          0              9085   5964  FALL       1
I__534/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_8_LC_6_23_0/ce                            LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_23_LC_6_24_7/ce
Capture Clock    : countZ0Z_23_LC_6_24_7/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_23_LC_6_24_7/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_22_LC_6_24_6/ce
Capture Clock    : countZ0Z_22_LC_6_24_6/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_22_LC_6_24_6/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_21_LC_6_24_5/ce
Capture Clock    : countZ0Z_21_LC_6_24_5/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_21_LC_6_24_5/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_20_LC_6_24_4/ce
Capture Clock    : countZ0Z_20_LC_6_24_4/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_20_LC_6_24_4/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_19_LC_6_24_3/ce
Capture Clock    : countZ0Z_19_LC_6_24_3/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_19_LC_6_24_3/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_18_LC_6_24_2/ce
Capture Clock    : countZ0Z_18_LC_6_24_2/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_18_LC_6_24_2/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_17_LC_6_24_1/ce
Capture Clock    : countZ0Z_17_LC_6_24_1/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_17_LC_6_24_1/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_16_LC_6_24_0/ce
Capture Clock    : countZ0Z_16_LC_6_24_0/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__535/I                                           CEMux                          0              9085   5964  FALL       1
I__535/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_16_LC_6_24_0/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_31_LC_6_25_7/ce
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_31_LC_6_25_7/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_30_LC_6_25_6/ce
Capture Clock    : countZ0Z_30_LC_6_25_6/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_30_LC_6_25_6/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_29_LC_6_25_5/ce
Capture Clock    : countZ0Z_29_LC_6_25_5/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_29_LC_6_25_5/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_28_LC_6_25_4/ce
Capture Clock    : countZ0Z_28_LC_6_25_4/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_28_LC_6_25_4/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_27_LC_6_25_3/ce
Capture Clock    : countZ0Z_27_LC_6_25_3/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_27_LC_6_25_3/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_26_LC_6_25_2/ce
Capture Clock    : countZ0Z_26_LC_6_25_2/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_26_LC_6_25_2/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_25_LC_6_25_1/ce
Capture Clock    : countZ0Z_25_LC_6_25_1/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_25_LC_6_25_1/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA_delayed_LC_4_23_2/lcout
Path End         : countZ0Z_24_LC_6_25_0/ce
Capture Clock    : countZ0Z_24_LC_6_25_0/clk
Hold Constraint  : 0p
Path slack       : 5964p

Capture Clock Arrival Time (quad|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3937

Launch Clock Arrival Time (quad|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          5168
----------------------------------------   ---- 
End-of-path arrival time (ps)              9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA_delayed_LC_4_23_2/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   5964  FALL       1
I__115/I                                           LocalMux                       0              4733   5964  FALL       1
I__115/O                                           LocalMux                     455              5188   5964  FALL       1
I__116/I                                           InMux                          0              5188   5964  FALL       1
I__116/O                                           InMux                        320              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/in3               LogicCell40_SEQ_MODE_0000      0              5508   5964  FALL       1
quadA_delayed_RNIA2E31_LC_4_23_7/lcout             LogicCell40_SEQ_MODE_0000    424              5932   5964  FALL       1
I__110/I                                           Odrv4                          0              5932   5964  FALL       1
I__110/O                                           Odrv4                        548              6480   5964  FALL       1
I__111/I                                           Span4Mux_v                     0              6480   5964  FALL       1
I__111/O                                           Span4Mux_v                   548              7028   5964  FALL       1
I__112/I                                           Span4Mux_s3_h                  0              7028   5964  FALL       1
I__112/O                                           Span4Mux_s3_h                341              7369   5964  FALL       1
I__113/I                                           LocalMux                       0              7369   5964  FALL       1
I__113/O                                           LocalMux                     455              7824   5964  FALL       1
I__114/I                                           IoInMux                        0              7824   5964  FALL       1
I__114/O                                           IoInMux                      320              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8144   5964  FALL       1
quadA_delayed_RNIA2E31_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              8971   5964  FALL      32
I__530/I                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__530/O                                           gio2CtrlBuf                    0              8971   5964  FALL       1
I__531/I                                           GlobalMux                      0              8971   5964  FALL       1
I__531/O                                           GlobalMux                    114              9085   5964  FALL       1
I__536/I                                           CEMux                          0              9085   5964  FALL       1
I__536/O                                           CEMux                        817              9901   5964  FALL       1
countZ0Z_24_LC_6_25_0/ce                           LogicCell40_SEQ_MODE_1000      0              9901   5964  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA
Path End         : countZ0Z_31_LC_6_25_7/in2
Capture Clock    : countZ0Z_31_LC_6_25_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    -INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4076
---------------------------------------   ---- 
End-of-path arrival time (ps)             4076
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA                           quad                           0                 0   +INF  RISE       1
quadA_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
quadA_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
quadA_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
quadA_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__555/I                        Odrv4                          0              1192   +INF  FALL       1
I__555/O                        Odrv4                        548              1740   +INF  FALL       1
I__557/I                        Span4Mux_h                     0              1740   +INF  FALL       1
I__557/O                        Span4Mux_h                   465              2205   +INF  FALL       1
I__559/I                        Span4Mux_v                     0              2205   +INF  FALL       1
I__559/O                        Span4Mux_v                   548              2753   +INF  FALL       1
I__566/I                        Span4Mux_v                     0              2753   +INF  FALL       1
I__566/O                        Span4Mux_v                   548              3301   +INF  FALL       1
I__593/I                        LocalMux                       0              3301   +INF  FALL       1
I__593/O                        LocalMux                     455              3756   +INF  FALL       1
I__601/I                        InMux                          0              3756   +INF  FALL       1
I__601/O                        InMux                        320              4076   +INF  FALL       1
I__602/I                        CascadeMux                     0              4076   +INF  FALL       1
I__602/O                        CascadeMux                     0              4076   +INF  FALL       1
countZ0Z_31_LC_6_25_7/in2       LogicCell40_SEQ_MODE_1000      0              4076   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadA
Path End         : quadA_delayed_LC_4_23_2/in3
Capture Clock    : quadA_delayed_LC_4_23_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    -INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3013
---------------------------------------   ---- 
End-of-path arrival time (ps)             3013
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadA                           quad                           0                 0   +INF  FALL       1
quadA_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
quadA_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
quadA_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
quadA_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__556/I                        Odrv4                          0              1142   +INF  FALL       1
I__556/O                        Odrv4                        548              1690   +INF  FALL       1
I__558/I                        Span4Mux_v                     0              1690   +INF  FALL       1
I__558/O                        Span4Mux_v                   548              2238   +INF  FALL       1
I__560/I                        LocalMux                       0              2238   +INF  FALL       1
I__560/O                        LocalMux                     455              2693   +INF  FALL       1
I__567/I                        InMux                          0              2693   +INF  FALL       1
I__567/O                        InMux                        320              3013   +INF  FALL       1
quadA_delayed_LC_4_23_2/in3     LogicCell40_SEQ_MODE_1000      0              3013   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__540/I                                          ClkMux                         0              3482  RISE       1
I__540/O                                          ClkMux                       455              3937  RISE       1
quadA_delayed_LC_4_23_2/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB
Path End         : quadB_delayed_LC_4_24_7/in0
Capture Clock    : quadB_delayed_LC_4_24_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    -INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3611
---------------------------------------   ---- 
End-of-path arrival time (ps)             3611
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB                           quad                           0                 0   +INF  RISE       1
quadB_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
quadB_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
quadB_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
quadB_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__186/I                        Odrv4                          0              1192   +INF  FALL       1
I__186/O                        Odrv4                        548              1740   +INF  FALL       1
I__187/I                        Span4Mux_v                     0              1740   +INF  FALL       1
I__187/O                        Span4Mux_v                   548              2288   +INF  FALL       1
I__188/I                        Span4Mux_v                     0              2288   +INF  FALL       1
I__188/O                        Span4Mux_v                   548              2836   +INF  FALL       1
I__191/I                        LocalMux                       0              2836   +INF  FALL       1
I__191/O                        LocalMux                     455              3291   +INF  FALL       1
I__194/I                        InMux                          0              3291   +INF  FALL       1
I__194/O                        InMux                        320              3611   +INF  FALL       1
quadB_delayed_LC_4_24_7/in0     LogicCell40_SEQ_MODE_1000      0              3611   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__542/I                                          ClkMux                         0              3482  RISE       1
I__542/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_LC_4_24_7/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : quadB
Path End         : quadB_delayed_fast_LC_6_21_6/in0
Capture Clock    : quadB_delayed_fast_LC_6_21_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (quad|clk:R#1)    -INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3937
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3478
---------------------------------------   ---- 
End-of-path arrival time (ps)             3478
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
quadB                             quad                           0                 0   +INF  FALL       1
quadB_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
quadB_ibuf_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
quadB_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
quadB_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__186/I                          Odrv4                          0              1142   +INF  FALL       1
I__186/O                          Odrv4                        548              1690   +INF  FALL       1
I__187/I                          Span4Mux_v                     0              1690   +INF  FALL       1
I__187/O                          Span4Mux_v                   548              2238   +INF  FALL       1
I__189/I                          Span4Mux_h                     0              2238   +INF  FALL       1
I__189/O                          Span4Mux_h                   465              2703   +INF  FALL       1
I__192/I                          LocalMux                       0              2703   +INF  FALL       1
I__192/O                          LocalMux                     455              3158   +INF  FALL       1
I__195/I                          InMux                          0              3158   +INF  FALL       1
I__195/O                          InMux                        320              3478   +INF  FALL       1
quadB_delayed_fast_LC_6_21_6/in0  LogicCell40_SEQ_MODE_1000      0              3478   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__541/I                                          ClkMux                         0              3482  RISE       1
I__541/O                                          ClkMux                       455              3937  RISE       1
quadB_delayed_fast_LC_6_21_6/clk                  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_31_LC_6_25_7/lcout
Path End         : count[31]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_31_LC_6_25_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_31_LC_6_25_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__548/I                            Odrv4                          0              4733   +INF  RISE       1
I__548/O                            Odrv4                        517              5250   +INF  RISE       1
I__550/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__550/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__551/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__551/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__552/I                            LocalMux                       0              5953   +INF  RISE       1
I__552/O                            LocalMux                     486              6439   +INF  RISE       1
I__553/I                            IoInMux                        0              6439   +INF  RISE       1
I__553/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_31_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_31_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_31_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_31_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[31]                           quad                           0             12606   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_30_LC_6_25_6/lcout
Path End         : count[30]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7936
----------------------------------------   ----- 
End-of-path arrival time (ps)              12669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_30_LC_6_25_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_30_LC_6_25_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__650/I                            Odrv4                          0              4733   +INF  RISE       1
I__650/O                            Odrv4                        517              5250   +INF  RISE       1
I__653/I                            Span4Mux_s3_h                  0              5250   +INF  RISE       1
I__653/O                            Span4Mux_s3_h                341              5591   +INF  RISE       1
I__654/I                            IoSpan4Mux                     0              5591   +INF  RISE       1
I__654/O                            IoSpan4Mux                   424              6015   +INF  RISE       1
I__655/I                            LocalMux                       0              6015   +INF  RISE       1
I__655/O                            LocalMux                     486              6501   +INF  RISE       1
I__656/I                            IoInMux                        0              6501   +INF  RISE       1
I__656/O                            IoInMux                      382              6883   +INF  RISE       1
count_obuf_30_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6883   +INF  RISE       1
count_obuf_30_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10181   +INF  FALL       1
count_obuf_30_iopad/DIN             IO_PAD                         0             10181   +INF  FALL       1
count_obuf_30_iopad/PACKAGEPIN:out  IO_PAD                      2488             12669   +INF  FALL       1
count[30]                           quad                           0             12669   +INF  FALL       1


++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_29_LC_6_25_5/lcout
Path End         : count[29]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_29_LC_6_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_29_LC_6_25_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__663/I                            Odrv4                          0              4733   +INF  RISE       1
I__663/O                            Odrv4                        517              5250   +INF  RISE       1
I__666/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__666/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__667/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__667/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__668/I                            LocalMux                       0              5953   +INF  RISE       1
I__668/O                            LocalMux                     486              6439   +INF  RISE       1
I__669/I                            IoInMux                        0              6439   +INF  RISE       1
I__669/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_29_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_29_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_29_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_29_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[29]                           quad                           0             12606   +INF  FALL       1


++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_28_LC_6_25_4/lcout
Path End         : count[28]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7873
----------------------------------------   ----- 
End-of-path arrival time (ps)              12606
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_28_LC_6_25_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_28_LC_6_25_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__676/I                            Odrv4                          0              4733   +INF  RISE       1
I__676/O                            Odrv4                        517              5250   +INF  RISE       1
I__679/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__679/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__680/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__680/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__681/I                            LocalMux                       0              5953   +INF  RISE       1
I__681/O                            LocalMux                     486              6439   +INF  RISE       1
I__682/I                            IoInMux                        0              6439   +INF  RISE       1
I__682/O                            IoInMux                      382              6821   +INF  RISE       1
count_obuf_28_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6821   +INF  RISE       1
count_obuf_28_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10118   +INF  FALL       1
count_obuf_28_iopad/DIN             IO_PAD                         0             10118   +INF  FALL       1
count_obuf_28_iopad/PACKAGEPIN:out  IO_PAD                      2488             12606   +INF  FALL       1
count[28]                           quad                           0             12606   +INF  FALL       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_27_LC_6_25_3/lcout
Path End         : count[27]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8318
----------------------------------------   ----- 
End-of-path arrival time (ps)              13051
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_27_LC_6_25_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_27_LC_6_25_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__689/I                            Odrv4                          0              4733   +INF  RISE       1
I__689/O                            Odrv4                        517              5250   +INF  RISE       1
I__692/I                            Span4Mux_s2_h                  0              5250   +INF  RISE       1
I__692/O                            Span4Mux_s2_h                300              5550   +INF  RISE       1
I__693/I                            IoSpan4Mux                     0              5550   +INF  RISE       1
I__693/O                            IoSpan4Mux                   424              5973   +INF  RISE       1
I__694/I                            IoSpan4Mux                     0              5973   +INF  RISE       1
I__694/O                            IoSpan4Mux                   424              6397   +INF  RISE       1
I__695/I                            LocalMux                       0              6397   +INF  RISE       1
I__695/O                            LocalMux                     486              6883   +INF  RISE       1
I__696/I                            IoInMux                        0              6883   +INF  RISE       1
I__696/O                            IoInMux                      382              7265   +INF  RISE       1
count_obuf_27_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7265   +INF  RISE       1
count_obuf_27_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10563   +INF  FALL       1
count_obuf_27_iopad/DIN             IO_PAD                         0             10563   +INF  FALL       1
count_obuf_27_iopad/PACKAGEPIN:out  IO_PAD                      2488             13051   +INF  FALL       1
count[27]                           quad                           0             13051   +INF  FALL       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_26_LC_6_25_2/lcout
Path End         : count[26]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8297
----------------------------------------   ----- 
End-of-path arrival time (ps)              13030
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_26_LC_6_25_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_26_LC_6_25_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__438/I                            Odrv4                          0              4733   +INF  RISE       1
I__438/O                            Odrv4                        517              5250   +INF  RISE       1
I__441/I                            Span4Mux_h                     0              5250   +INF  RISE       1
I__441/O                            Span4Mux_h                   444              5694   +INF  RISE       1
I__442/I                            Span4Mux_s1_h                  0              5694   +INF  RISE       1
I__442/O                            Span4Mux_s1_h                258              5953   +INF  RISE       1
I__443/I                            IoSpan4Mux                     0              5953   +INF  RISE       1
I__443/O                            IoSpan4Mux                   424              6377   +INF  RISE       1
I__444/I                            LocalMux                       0              6377   +INF  RISE       1
I__444/O                            LocalMux                     486              6862   +INF  RISE       1
I__445/I                            IoInMux                        0              6862   +INF  RISE       1
I__445/O                            IoInMux                      382              7245   +INF  RISE       1
count_obuf_26_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7245   +INF  RISE       1
count_obuf_26_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10542   +INF  FALL       1
count_obuf_26_iopad/DIN             IO_PAD                         0             10542   +INF  FALL       1
count_obuf_26_iopad/PACKAGEPIN:out  IO_PAD                      2488             13030   +INF  FALL       1
count[26]                           quad                           0             13030   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_25_LC_6_25_1/lcout
Path End         : count[25]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8576
----------------------------------------   ----- 
End-of-path arrival time (ps)              13309
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_25_LC_6_25_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_25_LC_6_25_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__452/I                            Odrv4                          0              4733   +INF  RISE       1
I__452/O                            Odrv4                        517              5250   +INF  RISE       1
I__455/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__455/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__456/I                            Span4Mux_s3_v                  0              5767   +INF  RISE       1
I__456/O                            Span4Mux_s3_v                465              6232   +INF  RISE       1
I__457/I                            IoSpan4Mux                     0              6232   +INF  RISE       1
I__457/O                            IoSpan4Mux                   424              6656   +INF  RISE       1
I__458/I                            LocalMux                       0              6656   +INF  RISE       1
I__458/O                            LocalMux                     486              7141   +INF  RISE       1
I__459/I                            IoInMux                        0              7141   +INF  RISE       1
I__459/O                            IoInMux                      382              7524   +INF  RISE       1
count_obuf_25_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7524   +INF  RISE       1
count_obuf_25_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10821   +INF  FALL       1
count_obuf_25_iopad/DIN             IO_PAD                         0             10821   +INF  FALL       1
count_obuf_25_iopad/PACKAGEPIN:out  IO_PAD                      2488             13309   +INF  FALL       1
count[25]                           quad                           0             13309   +INF  FALL       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_24_LC_6_25_0/lcout
Path End         : count[24]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8153
----------------------------------------   ----- 
End-of-path arrival time (ps)              12886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__546/I                                          ClkMux                         0              3482  RISE       1
I__546/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_24_LC_6_25_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_24_LC_6_25_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__466/I                            Odrv4                          0              4733   +INF  RISE       1
I__466/O                            Odrv4                        517              5250   +INF  RISE       1
I__469/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__469/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__470/I                            Span4Mux_s3_v                  0              5767   +INF  RISE       1
I__470/O                            Span4Mux_s3_v                465              6232   +INF  RISE       1
I__471/I                            LocalMux                       0              6232   +INF  RISE       1
I__471/O                            LocalMux                     486              6718   +INF  RISE       1
I__472/I                            IoInMux                        0              6718   +INF  RISE       1
I__472/O                            IoInMux                      382              7100   +INF  RISE       1
count_obuf_24_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7100   +INF  RISE       1
count_obuf_24_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10398   +INF  FALL       1
count_obuf_24_iopad/DIN             IO_PAD                         0             10398   +INF  FALL       1
count_obuf_24_iopad/PACKAGEPIN:out  IO_PAD                      2488             12886   +INF  FALL       1
count[24]                           quad                           0             12886   +INF  FALL       1


++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_23_LC_6_24_7/lcout
Path End         : count[23]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_23_LC_6_24_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_23_LC_6_24_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__479/I                            Odrv4                          0              4733   +INF  RISE       1
I__479/O                            Odrv4                        517              5250   +INF  RISE       1
I__482/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__482/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__483/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__483/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__484/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__484/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__485/I                            LocalMux                       0              6583   +INF  RISE       1
I__485/O                            LocalMux                     486              7069   +INF  RISE       1
I__486/I                            IoInMux                        0              7069   +INF  RISE       1
I__486/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_23_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_23_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_23_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_23_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[23]                           quad                           0             13237   +INF  FALL       1


++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_22_LC_6_24_6/lcout
Path End         : count[22]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7584
----------------------------------------   ----- 
End-of-path arrival time (ps)              12317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_22_LC_6_24_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_22_LC_6_24_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__493/I                            Odrv12                         0              4733   +INF  RISE       1
I__493/O                            Odrv12                       724              5457   +INF  RISE       1
I__496/I                            Span12Mux_s2_v                 0              5457   +INF  RISE       1
I__496/O                            Span12Mux_s2_v               207              5663   +INF  RISE       1
I__497/I                            LocalMux                       0              5663   +INF  RISE       1
I__497/O                            LocalMux                     486              6149   +INF  RISE       1
I__498/I                            IoInMux                        0              6149   +INF  RISE       1
I__498/O                            IoInMux                      382              6532   +INF  RISE       1
count_obuf_22_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6532   +INF  RISE       1
count_obuf_22_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9829   +INF  FALL       1
count_obuf_22_iopad/DIN             IO_PAD                         0              9829   +INF  FALL       1
count_obuf_22_iopad/PACKAGEPIN:out  IO_PAD                      2488             12317   +INF  FALL       1
count[22]                           quad                           0             12317   +INF  FALL       1


++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_21_LC_6_24_5/lcout
Path End         : count[21]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7987
----------------------------------------   ----- 
End-of-path arrival time (ps)              12720
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_21_LC_6_24_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_21_LC_6_24_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__505/I                            Odrv4                          0              4733   +INF  RISE       1
I__505/O                            Odrv4                        517              5250   +INF  RISE       1
I__508/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__508/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__509/I                            Span4Mux_s1_v                  0              5767   +INF  RISE       1
I__509/O                            Span4Mux_s1_v                300              6066   +INF  RISE       1
I__510/I                            LocalMux                       0              6066   +INF  RISE       1
I__510/O                            LocalMux                     486              6552   +INF  RISE       1
I__511/I                            IoInMux                        0              6552   +INF  RISE       1
I__511/O                            IoInMux                      382              6935   +INF  RISE       1
count_obuf_21_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6935   +INF  RISE       1
count_obuf_21_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10232   +INF  FALL       1
count_obuf_21_iopad/DIN             IO_PAD                         0             10232   +INF  FALL       1
count_obuf_21_iopad/PACKAGEPIN:out  IO_PAD                      2488             12720   +INF  FALL       1
count[21]                           quad                           0             12720   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_20_LC_6_24_4/lcout
Path End         : count[20]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_20_LC_6_24_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_20_LC_6_24_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__518/I                            Odrv4                          0              4733   +INF  RISE       1
I__518/O                            Odrv4                        517              5250   +INF  RISE       1
I__521/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__521/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__522/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__522/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__523/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__523/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__524/I                            LocalMux                       0              6583   +INF  RISE       1
I__524/O                            LocalMux                     486              7069   +INF  RISE       1
I__525/I                            IoInMux                        0              7069   +INF  RISE       1
I__525/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_20_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_20_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_20_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_20_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[20]                           quad                           0             13237   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_19_LC_6_24_3/lcout
Path End         : count[19]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8504
----------------------------------------   ----- 
End-of-path arrival time (ps)              13237
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_19_LC_6_24_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_19_LC_6_24_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__320/I                            Odrv4                          0              4733   +INF  RISE       1
I__320/O                            Odrv4                        517              5250   +INF  RISE       1
I__323/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__323/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__324/I                            Span4Mux_v                     0              5767   +INF  RISE       1
I__324/O                            Span4Mux_v                   517              6283   +INF  RISE       1
I__325/I                            Span4Mux_s0_v                  0              6283   +INF  RISE       1
I__325/O                            Span4Mux_s0_v                300              6583   +INF  RISE       1
I__326/I                            LocalMux                       0              6583   +INF  RISE       1
I__326/O                            LocalMux                     486              7069   +INF  RISE       1
I__327/I                            IoInMux                        0              7069   +INF  RISE       1
I__327/O                            IoInMux                      382              7452   +INF  RISE       1
count_obuf_19_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7452   +INF  RISE       1
count_obuf_19_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10749   +INF  FALL       1
count_obuf_19_iopad/DIN             IO_PAD                         0             10749   +INF  FALL       1
count_obuf_19_iopad/PACKAGEPIN:out  IO_PAD                      2488             13237   +INF  FALL       1
count[19]                           quad                           0             13237   +INF  FALL       1


++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_18_LC_6_24_2/lcout
Path End         : count[18]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8432
----------------------------------------   ----- 
End-of-path arrival time (ps)              13165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_18_LC_6_24_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_18_LC_6_24_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__334/I                            Odrv4                          0              4733   +INF  RISE       1
I__334/O                            Odrv4                        517              5250   +INF  RISE       1
I__337/I                            Span4Mux_v                     0              5250   +INF  RISE       1
I__337/O                            Span4Mux_v                   517              5767   +INF  RISE       1
I__338/I                            Span4Mux_h                     0              5767   +INF  RISE       1
I__338/O                            Span4Mux_h                   444              6211   +INF  RISE       1
I__339/I                            Span4Mux_s1_v                  0              6211   +INF  RISE       1
I__339/O                            Span4Mux_s1_v                300              6511   +INF  RISE       1
I__340/I                            LocalMux                       0              6511   +INF  RISE       1
I__340/O                            LocalMux                     486              6997   +INF  RISE       1
I__341/I                            IoInMux                        0              6997   +INF  RISE       1
I__341/O                            IoInMux                      382              7379   +INF  RISE       1
count_obuf_18_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7379   +INF  RISE       1
count_obuf_18_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10677   +INF  FALL       1
count_obuf_18_iopad/DIN             IO_PAD                         0             10677   +INF  FALL       1
count_obuf_18_iopad/PACKAGEPIN:out  IO_PAD                      2488             13165   +INF  FALL       1
count[18]                           quad                           0             13165   +INF  FALL       1


++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_17_LC_6_24_1/lcout
Path End         : count[17]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9259
----------------------------------------   ----- 
End-of-path arrival time (ps)              13992
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_17_LC_6_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_17_LC_6_24_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__348/I                            Odrv12                         0              4733   +INF  RISE       1
I__348/O                            Odrv12                       724              5457   +INF  RISE       1
I__351/I                            Span12Mux_s8_v                 0              5457   +INF  RISE       1
I__351/O                            Span12Mux_s8_v               527              5984   +INF  RISE       1
I__352/I                            Sp12to4                        0              5984   +INF  RISE       1
I__352/O                            Sp12to4                      631              6614   +INF  RISE       1
I__353/I                            Span4Mux_s1_v                  0              6614   +INF  RISE       1
I__353/O                            Span4Mux_s1_v                300              6914   +INF  RISE       1
I__354/I                            IoSpan4Mux                     0              6914   +INF  RISE       1
I__354/O                            IoSpan4Mux                   424              7338   +INF  RISE       1
I__355/I                            LocalMux                       0              7338   +INF  RISE       1
I__355/O                            LocalMux                     486              7824   +INF  RISE       1
I__356/I                            IoInMux                        0              7824   +INF  RISE       1
I__356/O                            IoInMux                      382              8206   +INF  RISE       1
count_obuf_17_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8206   +INF  RISE       1
count_obuf_17_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11504   +INF  FALL       1
count_obuf_17_iopad/DIN             IO_PAD                         0             11504   +INF  FALL       1
count_obuf_17_iopad/PACKAGEPIN:out  IO_PAD                      2488             13992   +INF  FALL       1
count[17]                           quad                           0             13992   +INF  FALL       1


++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_16_LC_6_24_0/lcout
Path End         : count[16]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9331
----------------------------------------   ----- 
End-of-path arrival time (ps)              14064
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__545/I                                          ClkMux                         0              3482  RISE       1
I__545/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_16_LC_6_24_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_16_LC_6_24_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__363/I                            Odrv12                         0              4733   +INF  RISE       1
I__363/O                            Odrv12                       724              5457   +INF  RISE       1
I__366/I                            Span12Mux_s8_v                 0              5457   +INF  RISE       1
I__366/O                            Span12Mux_s8_v               527              5984   +INF  RISE       1
I__367/I                            Sp12to4                        0              5984   +INF  RISE       1
I__367/O                            Sp12to4                      631              6614   +INF  RISE       1
I__368/I                            Span4Mux_s2_v                  0              6614   +INF  RISE       1
I__368/O                            Span4Mux_s2_v                372              6986   +INF  RISE       1
I__369/I                            IoSpan4Mux                     0              6986   +INF  RISE       1
I__369/O                            IoSpan4Mux                   424              7410   +INF  RISE       1
I__370/I                            LocalMux                       0              7410   +INF  RISE       1
I__370/O                            LocalMux                     486              7896   +INF  RISE       1
I__371/I                            IoInMux                        0              7896   +INF  RISE       1
I__371/O                            IoInMux                      382              8279   +INF  RISE       1
count_obuf_16_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8279   +INF  RISE       1
count_obuf_16_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11576   +INF  FALL       1
count_obuf_16_iopad/DIN             IO_PAD                         0             11576   +INF  FALL       1
count_obuf_16_iopad/PACKAGEPIN:out  IO_PAD                      2488             14064   +INF  FALL       1
count[16]                           quad                           0             14064   +INF  FALL       1


++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_15_LC_6_23_7/lcout
Path End         : count[15]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_15_LC_6_23_7/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_15_LC_6_23_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__378/I                            Odrv12                         0              4733   +INF  RISE       1
I__378/O                            Odrv12                       724              5457   +INF  RISE       1
I__381/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__381/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__382/I                            Sp12to4                        0              6180   +INF  RISE       1
I__382/O                            Sp12to4                      631              6811   +INF  RISE       1
I__383/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__383/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__384/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__384/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__385/I                            LocalMux                       0              7514   +INF  RISE       1
I__385/O                            LocalMux                     486              7999   +INF  RISE       1
I__386/I                            IoInMux                        0              7999   +INF  RISE       1
I__386/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_15_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[15]                           quad                           0             14167   +INF  FALL       1


++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_14_LC_6_23_6/lcout
Path End         : count[14]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9589
----------------------------------------   ----- 
End-of-path arrival time (ps)              14322
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_14_LC_6_23_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_14_LC_6_23_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__393/I                            Odrv12                         0              4733   +INF  RISE       1
I__393/O                            Odrv12                       724              5457   +INF  RISE       1
I__396/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__396/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__397/I                            Sp12to4                        0              6180   +INF  RISE       1
I__397/O                            Sp12to4                      631              6811   +INF  RISE       1
I__398/I                            Span4Mux_v                     0              6811   +INF  RISE       1
I__398/O                            Span4Mux_v                   517              7328   +INF  RISE       1
I__399/I                            Span4Mux_s3_h                  0              7328   +INF  RISE       1
I__399/O                            Span4Mux_s3_h                341              7669   +INF  RISE       1
I__400/I                            LocalMux                       0              7669   +INF  RISE       1
I__400/O                            LocalMux                     486              8154   +INF  RISE       1
I__401/I                            IoInMux                        0              8154   +INF  RISE       1
I__401/O                            IoInMux                      382              8537   +INF  RISE       1
count_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8537   +INF  RISE       1
count_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11834   +INF  FALL       1
count_obuf_14_iopad/DIN             IO_PAD                         0             11834   +INF  FALL       1
count_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                      2488             14322   +INF  FALL       1
count[14]                           quad                           0             14322   +INF  FALL       1


++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_13_LC_6_23_5/lcout
Path End         : count[13]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_13_LC_6_23_5/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_13_LC_6_23_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__408/I                            Odrv12                         0              4733   +INF  RISE       1
I__408/O                            Odrv12                       724              5457   +INF  RISE       1
I__411/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__411/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__412/I                            Sp12to4                        0              6180   +INF  RISE       1
I__412/O                            Sp12to4                      631              6811   +INF  RISE       1
I__413/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__413/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__414/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__414/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__415/I                            LocalMux                       0              7514   +INF  RISE       1
I__415/O                            LocalMux                     486              7999   +INF  RISE       1
I__416/I                            IoInMux                        0              7999   +INF  RISE       1
I__416/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_13_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[13]                           quad                           0             14167   +INF  FALL       1


++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_12_LC_6_23_4/lcout
Path End         : count[12]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_12_LC_6_23_4/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_12_LC_6_23_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__423/I                            Odrv12                         0              4733   +INF  RISE       1
I__423/O                            Odrv12                       724              5457   +INF  RISE       1
I__426/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__426/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__427/I                            Sp12to4                        0              6180   +INF  RISE       1
I__427/O                            Sp12to4                      631              6811   +INF  RISE       1
I__428/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__428/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__429/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__429/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__430/I                            LocalMux                       0              7514   +INF  RISE       1
I__430/O                            LocalMux                     486              7999   +INF  RISE       1
I__431/I                            IoInMux                        0              7999   +INF  RISE       1
I__431/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_12_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[12]                           quad                           0             14167   +INF  FALL       1


++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_11_LC_6_23_3/lcout
Path End         : count[11]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_11_LC_6_23_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_11_LC_6_23_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__199/I                            Odrv12                         0              4733   +INF  RISE       1
I__199/O                            Odrv12                       724              5457   +INF  RISE       1
I__202/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__202/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__203/I                            Sp12to4                        0              6180   +INF  RISE       1
I__203/O                            Sp12to4                      631              6811   +INF  RISE       1
I__204/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__204/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__205/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__205/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__206/I                            LocalMux                       0              7514   +INF  RISE       1
I__206/O                            LocalMux                     486              7999   +INF  RISE       1
I__207/I                            IoInMux                        0              7999   +INF  RISE       1
I__207/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_11_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[11]                           quad                           0             14167   +INF  FALL       1


++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_10_LC_6_23_2/lcout
Path End         : count[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9434
----------------------------------------   ----- 
End-of-path arrival time (ps)              14167
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_10_LC_6_23_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_10_LC_6_23_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__214/I                            Odrv12                         0              4733   +INF  RISE       1
I__214/O                            Odrv12                       724              5457   +INF  RISE       1
I__217/I                            Span12Mux_v                    0              5457   +INF  RISE       1
I__217/O                            Span12Mux_v                  724              6180   +INF  RISE       1
I__218/I                            Sp12to4                        0              6180   +INF  RISE       1
I__218/O                            Sp12to4                      631              6811   +INF  RISE       1
I__219/I                            Span4Mux_h                     0              6811   +INF  RISE       1
I__219/O                            Span4Mux_h                   444              7255   +INF  RISE       1
I__220/I                            Span4Mux_s1_h                  0              7255   +INF  RISE       1
I__220/O                            Span4Mux_s1_h                258              7514   +INF  RISE       1
I__221/I                            LocalMux                       0              7514   +INF  RISE       1
I__221/O                            LocalMux                     486              7999   +INF  RISE       1
I__222/I                            IoInMux                        0              7999   +INF  RISE       1
I__222/O                            IoInMux                      382              8382   +INF  RISE       1
count_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8382   +INF  RISE       1
count_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11679   +INF  FALL       1
count_obuf_10_iopad/DIN             IO_PAD                         0             11679   +INF  FALL       1
count_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                      2488             14167   +INF  FALL       1
count[10]                           quad                           0             14167   +INF  FALL       1


++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_9_LC_6_23_1/lcout
Path End         : count[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8359
----------------------------------------   ----- 
End-of-path arrival time (ps)              13092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_9_LC_6_23_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_9_LC_6_23_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__229/I                           Odrv4                          0              4733   +INF  RISE       1
I__229/O                           Odrv4                        517              5250   +INF  RISE       1
I__232/I                           Span4Mux_s3_h                  0              5250   +INF  RISE       1
I__232/O                           Span4Mux_s3_h                341              5591   +INF  RISE       1
I__233/I                           IoSpan4Mux                     0              5591   +INF  RISE       1
I__233/O                           IoSpan4Mux                   424              6015   +INF  RISE       1
I__234/I                           IoSpan4Mux                     0              6015   +INF  RISE       1
I__234/O                           IoSpan4Mux                   424              6439   +INF  RISE       1
I__235/I                           LocalMux                       0              6439   +INF  RISE       1
I__235/O                           LocalMux                     486              6924   +INF  RISE       1
I__236/I                           IoInMux                        0              6924   +INF  RISE       1
I__236/O                           IoInMux                      382              7307   +INF  RISE       1
count_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7307   +INF  RISE       1
count_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10604   +INF  FALL       1
count_obuf_9_iopad/DIN             IO_PAD                         0             10604   +INF  FALL       1
count_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2488             13092   +INF  FALL       1
count[9]                           quad                           0             13092   +INF  FALL       1


++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_8_LC_6_23_0/lcout
Path End         : count[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8452
----------------------------------------   ----- 
End-of-path arrival time (ps)              13185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__544/I                                          ClkMux                         0              3482  RISE       1
I__544/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_8_LC_6_23_0/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_8_LC_6_23_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__243/I                           Odrv4                          0              4733   +INF  RISE       1
I__243/O                           Odrv4                        517              5250   +INF  RISE       1
I__246/I                           Span4Mux_v                     0              5250   +INF  RISE       1
I__246/O                           Span4Mux_v                   517              5767   +INF  RISE       1
I__247/I                           Span4Mux_s3_h                  0              5767   +INF  RISE       1
I__247/O                           Span4Mux_s3_h                341              6108   +INF  RISE       1
I__248/I                           IoSpan4Mux                     0              6108   +INF  RISE       1
I__248/O                           IoSpan4Mux                   424              6532   +INF  RISE       1
I__249/I                           LocalMux                       0              6532   +INF  RISE       1
I__249/O                           LocalMux                     486              7017   +INF  RISE       1
I__250/I                           IoInMux                        0              7017   +INF  RISE       1
I__250/O                           IoInMux                      382              7400   +INF  RISE       1
count_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7400   +INF  RISE       1
count_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10697   +INF  FALL       1
count_obuf_8_iopad/DIN             IO_PAD                         0             10697   +INF  FALL       1
count_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2488             13185   +INF  FALL       1
count[8]                           quad                           0             13185   +INF  FALL       1


++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_7_LC_6_22_7/lcout
Path End         : count[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9620
----------------------------------------   ----- 
End-of-path arrival time (ps)              14353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_7_LC_6_22_7/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_7_LC_6_22_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__257/I                           Odrv12                         0              4733   +INF  RISE       1
I__257/O                           Odrv12                       724              5457   +INF  RISE       1
I__260/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__260/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__261/I                           Sp12to4                        0              6180   +INF  RISE       1
I__261/O                           Sp12to4                      631              6811   +INF  RISE       1
I__262/I                           Span4Mux_s3_v                  0              6811   +INF  RISE       1
I__262/O                           Span4Mux_s3_v                465              7276   +INF  RISE       1
I__263/I                           IoSpan4Mux                     0              7276   +INF  RISE       1
I__263/O                           IoSpan4Mux                   424              7700   +INF  RISE       1
I__264/I                           LocalMux                       0              7700   +INF  RISE       1
I__264/O                           LocalMux                     486              8185   +INF  RISE       1
I__265/I                           IoInMux                        0              8185   +INF  RISE       1
I__265/O                           IoInMux                      382              8568   +INF  RISE       1
count_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8568   +INF  RISE       1
count_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11865   +INF  FALL       1
count_obuf_7_iopad/DIN             IO_PAD                         0             11865   +INF  FALL       1
count_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2488             14353   +INF  FALL       1
count[7]                           quad                           0             14353   +INF  FALL       1


++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_6_LC_6_22_6/lcout
Path End         : count[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9806
----------------------------------------   ----- 
End-of-path arrival time (ps)              14539
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_6_LC_6_22_6/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_6_LC_6_22_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__272/I                           Odrv12                         0              4733   +INF  RISE       1
I__272/O                           Odrv12                       724              5457   +INF  RISE       1
I__275/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__275/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__276/I                           Sp12to4                        0              6035   +INF  RISE       1
I__276/O                           Sp12to4                      631              6666   +INF  RISE       1
I__277/I                           Span4Mux_s2_v                  0              6666   +INF  RISE       1
I__277/O                           Span4Mux_s2_v                372              7038   +INF  RISE       1
I__278/I                           IoSpan4Mux                     0              7038   +INF  RISE       1
I__278/O                           IoSpan4Mux                   424              7462   +INF  RISE       1
I__279/I                           IoSpan4Mux                     0              7462   +INF  RISE       1
I__279/O                           IoSpan4Mux                   424              7886   +INF  RISE       1
I__280/I                           LocalMux                       0              7886   +INF  RISE       1
I__280/O                           LocalMux                     486              8372   +INF  RISE       1
I__281/I                           IoInMux                        0              8372   +INF  RISE       1
I__281/O                           IoInMux                      382              8754   +INF  RISE       1
count_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8754   +INF  RISE       1
count_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12051   +INF  FALL       1
count_obuf_6_iopad/DIN             IO_PAD                         0             12051   +INF  FALL       1
count_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2488             14539   +INF  FALL       1
count[6]                           quad                           0             14539   +INF  FALL       1


++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_5_LC_6_22_5/lcout
Path End         : count[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9900
----------------------------------------   ----- 
End-of-path arrival time (ps)              14633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_5_LC_6_22_5/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_5_LC_6_22_5/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__288/I                           Odrv12                         0              4733   +INF  RISE       1
I__288/O                           Odrv12                       724              5457   +INF  RISE       1
I__291/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__291/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__292/I                           Sp12to4                        0              6035   +INF  RISE       1
I__292/O                           Sp12to4                      631              6666   +INF  RISE       1
I__293/I                           Span4Mux_s3_v                  0              6666   +INF  RISE       1
I__293/O                           Span4Mux_s3_v                465              7131   +INF  RISE       1
I__294/I                           IoSpan4Mux                     0              7131   +INF  RISE       1
I__294/O                           IoSpan4Mux                   424              7555   +INF  RISE       1
I__295/I                           IoSpan4Mux                     0              7555   +INF  RISE       1
I__295/O                           IoSpan4Mux                   424              7979   +INF  RISE       1
I__296/I                           LocalMux                       0              7979   +INF  RISE       1
I__296/O                           LocalMux                     486              8465   +INF  RISE       1
I__297/I                           IoInMux                        0              8465   +INF  RISE       1
I__297/O                           IoInMux                      382              8847   +INF  RISE       1
count_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8847   +INF  RISE       1
count_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12145   +INF  FALL       1
count_obuf_5_iopad/DIN             IO_PAD                         0             12145   +INF  FALL       1
count_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2488             14633   +INF  FALL       1
count[5]                           quad                           0             14633   +INF  FALL       1


++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_4_LC_6_22_4/lcout
Path End         : count[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           9806
----------------------------------------   ----- 
End-of-path arrival time (ps)              14539
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_4_LC_6_22_4/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_4_LC_6_22_4/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__304/I                           Odrv12                         0              4733   +INF  RISE       1
I__304/O                           Odrv12                       724              5457   +INF  RISE       1
I__307/I                           Span12Mux_s10_v                0              5457   +INF  RISE       1
I__307/O                           Span12Mux_s10_v              579              6035   +INF  RISE       1
I__309/I                           Sp12to4                        0              6035   +INF  RISE       1
I__309/O                           Sp12to4                      631              6666   +INF  RISE       1
I__310/I                           Span4Mux_s2_v                  0              6666   +INF  RISE       1
I__310/O                           Span4Mux_s2_v                372              7038   +INF  RISE       1
I__311/I                           IoSpan4Mux                     0              7038   +INF  RISE       1
I__311/O                           IoSpan4Mux                   424              7462   +INF  RISE       1
I__312/I                           IoSpan4Mux                     0              7462   +INF  RISE       1
I__312/O                           IoSpan4Mux                   424              7886   +INF  RISE       1
I__313/I                           LocalMux                       0              7886   +INF  RISE       1
I__313/O                           LocalMux                     486              8372   +INF  RISE       1
I__314/I                           IoInMux                        0              8372   +INF  RISE       1
I__314/O                           IoInMux                      382              8754   +INF  RISE       1
count_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              8754   +INF  RISE       1
count_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12051   +INF  FALL       1
count_obuf_4_iopad/DIN             IO_PAD                         0             12051   +INF  FALL       1
count_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2488             14539   +INF  FALL       1
count[4]                           quad                           0             14539   +INF  FALL       1


++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_3_LC_6_22_3/lcout
Path End         : count[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                          10220
----------------------------------------   ----- 
End-of-path arrival time (ps)              14953
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_3_LC_6_22_3/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_3_LC_6_22_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__120/I                           Odrv12                         0              4733   +INF  RISE       1
I__120/O                           Odrv12                       724              5457   +INF  RISE       1
I__123/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__123/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__124/I                           Span12Mux_s10_v                0              6180   +INF  RISE       1
I__124/O                           Span12Mux_s10_v              579              6759   +INF  RISE       1
I__125/I                           Sp12to4                        0              6759   +INF  RISE       1
I__125/O                           Sp12to4                      631              7390   +INF  RISE       1
I__126/I                           Span4Mux_h                     0              7390   +INF  RISE       1
I__126/O                           Span4Mux_h                   444              7834   +INF  RISE       1
I__127/I                           Span4Mux_s3_v                  0              7834   +INF  RISE       1
I__127/O                           Span4Mux_s3_v                465              8299   +INF  RISE       1
I__128/I                           LocalMux                       0              8299   +INF  RISE       1
I__128/O                           LocalMux                     486              8785   +INF  RISE       1
I__129/I                           IoInMux                        0              8785   +INF  RISE       1
I__129/O                           IoInMux                      382              9167   +INF  RISE       1
count_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9167   +INF  RISE       1
count_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12465   +INF  FALL       1
count_obuf_3_iopad/DIN             IO_PAD                         0             12465   +INF  FALL       1
count_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2488             14953   +INF  FALL       1
count[3]                           quad                           0             14953   +INF  FALL       1


++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_2_LC_6_22_2/lcout
Path End         : count[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                          10179
----------------------------------------   ----- 
End-of-path arrival time (ps)              14912
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_2_LC_6_22_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_2_LC_6_22_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__136/I                           Odrv12                         0              4733   +INF  RISE       1
I__136/O                           Odrv12                       724              5457   +INF  RISE       1
I__139/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__139/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__140/I                           Span12Mux_h                    0              6180   +INF  RISE       1
I__140/O                           Span12Mux_h                  724              6904   +INF  RISE       1
I__141/I                           Sp12to4                        0              6904   +INF  RISE       1
I__141/O                           Sp12to4                      631              7534   +INF  RISE       1
I__142/I                           Span4Mux_s0_v                  0              7534   +INF  RISE       1
I__142/O                           Span4Mux_s0_v                300              7834   +INF  RISE       1
I__143/I                           IoSpan4Mux                     0              7834   +INF  RISE       1
I__143/O                           IoSpan4Mux                   424              8258   +INF  RISE       1
I__144/I                           LocalMux                       0              8258   +INF  RISE       1
I__144/O                           LocalMux                     486              8744   +INF  RISE       1
I__145/I                           IoInMux                        0              8744   +INF  RISE       1
I__145/O                           IoInMux                      382              9126   +INF  RISE       1
count_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9126   +INF  RISE       1
count_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             12424   +INF  FALL       1
count_obuf_2_iopad/DIN             IO_PAD                         0             12424   +INF  FALL       1
count_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2488             14912   +INF  FALL       1
count[2]                           quad                           0             14912   +INF  FALL       1


++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_1_LC_6_22_1/lcout
Path End         : count[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           8980
----------------------------------------   ----- 
End-of-path arrival time (ps)              13713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__543/I                                          ClkMux                         0              3482  RISE       1
I__543/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_1_LC_6_22_1/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_1_LC_6_22_1/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__152/I                           Odrv12                         0              4733   +INF  RISE       1
I__152/O                           Odrv12                       724              5457   +INF  RISE       1
I__155/I                           Span12Mux_h                    0              5457   +INF  RISE       1
I__155/O                           Span12Mux_h                  724              6180   +INF  RISE       1
I__156/I                           Span12Mux_h                    0              6180   +INF  RISE       1
I__156/O                           Span12Mux_h                  724              6904   +INF  RISE       1
I__157/I                           Span12Mux_s1_v                 0              6904   +INF  RISE       1
I__157/O                           Span12Mux_s1_v               155              7059   +INF  RISE       1
I__158/I                           LocalMux                       0              7059   +INF  RISE       1
I__158/O                           LocalMux                     486              7545   +INF  RISE       1
I__159/I                           IoInMux                        0              7545   +INF  RISE       1
I__159/O                           IoInMux                      382              7927   +INF  RISE       1
count_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7927   +INF  RISE       1
count_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             11225   +INF  FALL       1
count_obuf_1_iopad/DIN             IO_PAD                         0             11225   +INF  FALL       1
count_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2488             13713   +INF  FALL       1
count[1]                           quad                           0             13713   +INF  FALL       1


++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countZ0Z_0_LC_5_21_2/lcout
Path End         : count[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (quad|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3937
+ Clock To Q                                 796
+ Data Path Delay                           7832
----------------------------------------   ----- 
End-of-path arrival time (ps)              12565
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               quad                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__537/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__537/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__538/I                                          GlobalMux                      0              3255  RISE       1
I__538/O                                          GlobalMux                    227              3482  RISE       1
I__539/I                                          ClkMux                         0              3482  RISE       1
I__539/O                                          ClkMux                       455              3937  RISE       1
countZ0Z_0_LC_5_21_2/clk                          LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
countZ0Z_0_LC_5_21_2/lcout         LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       3
I__165/I                           Odrv4                          0              4733   +INF  RISE       1
I__165/O                           Odrv4                        517              5250   +INF  RISE       1
I__168/I                           Span4Mux_h                     0              5250   +INF  RISE       1
I__168/O                           Span4Mux_h                   444              5694   +INF  RISE       1
I__170/I                           Span4Mux_s0_h                  0              5694   +INF  RISE       1
I__170/O                           Span4Mux_s0_h                217              5911   +INF  RISE       1
I__171/I                           LocalMux                       0              5911   +INF  RISE       1
I__171/O                           LocalMux                     486              6397   +INF  RISE       1
I__172/I                           IoInMux                        0              6397   +INF  RISE       1
I__172/O                           IoInMux                      382              6780   +INF  RISE       1
count_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6780   +INF  RISE       1
count_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10077   +INF  FALL       1
count_obuf_0_iopad/DIN             IO_PAD                         0             10077   +INF  FALL       1
count_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2488             12565   +INF  FALL       1
count[0]                           quad                           0             12565   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

