Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 12 18:01:52 2025
| Host         : DESKTOP-JDC6D5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.921        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.921        0.000                      0                  402        0.037        0.000                      0                  402        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.636ns (31.074%)  route 3.629ns (68.926%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.624    10.420    fifo_tx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y38          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.857    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y38          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    14.341    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.636ns (31.721%)  route 3.521ns (68.279%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.517    10.313    fifo_tx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y39          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.517    14.858    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y39          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y39          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.342    fifo_tx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.636ns (31.721%)  route 3.521ns (68.279%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  btn2_db_unit/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478     5.633 f  btn2_db_unit/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.858     6.491    btn2_db_unit/q_reg_reg_n_0_[19]
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.327     6.818 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.452     7.270    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.328     7.598 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.953     8.551    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.152     8.703 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           0.742     9.445    btn2_db_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.351     9.796 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_1__0/O
                         net (fo=12, routed)          0.517    10.313    fifo_tx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y39          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.517    14.858    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y39          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y39          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.342    fifo_tx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.668    fifo_rx_unit/array_reg_reg_0_15_0_5/DIA0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.631    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.674    fifo_rx_unit/array_reg_reg_0_15_0_5/DIC0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.574    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.473    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  uart_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.128     1.742    fifo_rx_unit/array_reg_reg_0_15_6_7__0/D
    SLICE_X2Y32          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.858     1.985    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y32          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.630    fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.586     1.469    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.323     1.933    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.816    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y35    codigoOperacion_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y35    codigoOperacion_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y35    codigoOperacion_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    codigoOperacion_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    codigoOperacion_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    codigoOperacion_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    codigoOperacion_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33    codigoOperacion_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y35    operandoA_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 5.394ns (43.228%)  route 7.085ns (56.772%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          0.856     6.466    alu/alu_output_OBUF[7]_inst_i_1_0[1]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.590 r  alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.590    alu/i__carry_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.140 r  alu/temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    alu/temp0_inferred__0/i__carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.453 r  alu/temp0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.803     8.256    alu/data1[7]
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.306     8.562 r  alu/alu_output_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.437     8.999    alu/alu_output_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     9.123 r  alu/alu_output_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           4.989    14.112    alu_output_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.633 r  alu_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.633    alu_output[7]
    L1                                                                r  alu_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.178ns  (logic 5.398ns (44.330%)  route 6.779ns (55.670%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          0.856     6.466    alu/alu_output_OBUF[7]_inst_i_1_0[1]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.124     6.590 r  alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.590    alu/i__carry_i_3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.140 r  alu/temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.140    alu/temp0_inferred__0/i__carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.474 r  alu/temp0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.644     8.118    alu/data1[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.303     8.421 r  alu/alu_output_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.634     9.056    alu/alu_output_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     9.180 r  alu/alu_output_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.645    13.825    alu_output_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.332 r  alu_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.332    alu_output[5]
    N3                                                                r  alu_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 4.936ns (40.714%)  route 7.188ns (59.286%))
  Logic Levels:           5  (LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  operandoA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  operandoA_reg[6]/Q
                         net (fo=15, routed)          1.174     6.782    fifo_tx_unit/Q[6]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.152     6.934 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.830     7.764    fifo_tx_unit/alu_output_OBUF[4]_inst_i_6_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.360     8.124 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.441     8.565    fifo_tx_unit/data6[4]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.326     8.891 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.312     9.203    alu/alu_output[4]
    SLICE_X2Y37          LUT4 (Prop_lut4_I2_O)        0.124     9.327 r  alu/alu_output_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.431    13.758    alu_output_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.276 r  alu_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.276    alu_output[4]
    P3                                                                r  alu_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.642ns  (logic 4.467ns (38.372%)  route 7.175ns (61.628%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  operandoB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  operandoB_reg[7]/Q
                         net (fo=5, routed)           1.110     6.720    fifo_tx_unit/temp0_inferred__0/i__carry__0[7]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  fifo_tx_unit/alu_output_OBUF[7]_inst_i_5/O
                         net (fo=15, routed)          0.915     7.760    fifo_tx_unit/alu_output_OBUF[7]_inst_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.452     8.336    fifo_tx_unit/data6[6]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  fifo_tx_unit/alu_output_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.948     9.407    alu/alu_output[6]
    SLICE_X1Y36          LUT4 (Prop_lut4_I2_O)        0.124     9.531 r  alu/alu_output_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.750    13.281    alu_output_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.797 r  alu_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.797    alu_output[6]
    P1                                                                r  alu_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 4.686ns (41.419%)  route 6.627ns (58.581%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  operandoA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  operandoA_reg[7]/Q
                         net (fo=22, routed)          1.257     6.864    fifo_tx_unit/Q[7]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.152     7.016 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.915     7.931    fifo_tx_unit/alu_output_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.326     8.257 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.279     8.536    fifo_tx_unit/data6[3]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.660 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.452     9.113    alu/alu_output[3]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.124     9.237 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.724    12.961    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.464 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.464    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.254ns  (logic 4.460ns (39.632%)  route 6.794ns (60.368%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  operandoB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  operandoB_reg[2]/Q
                         net (fo=19, routed)          1.327     6.935    fifo_tx_unit/temp0_inferred__0/i__carry__0[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124     7.059 r  fifo_tx_unit/alu_output_OBUF[2]_inst_i_7/O
                         net (fo=2, routed)           0.948     8.007    fifo_tx_unit/alu_output_OBUF[2]_inst_i_7_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     8.131 r  fifo_tx_unit/alu_output_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.729     8.860    fifo_tx_unit/data5[1]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     8.984 r  fifo_tx_unit/alu_output_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.149     9.133    alu/alu_output[1]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.257 r  alu/alu_output_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.641    12.898    alu_output_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.406 r  alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.406    alu_output[1]
    V3                                                                r  alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.589ns  (logic 4.477ns (42.283%)  route 6.112ns (57.717%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  operandoA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  operandoA_reg[7]/Q
                         net (fo=22, routed)          1.257     6.864    fifo_tx_unit/Q[7]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.124     6.988 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.086     8.075    fifo_tx_unit/alu_output_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  fifo_tx_unit/alu_output_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.502     8.700    fifo_tx_unit/data5[2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  fifo_tx_unit/alu_output_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.433     9.258    alu/alu_output[2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I2_O)        0.124     9.382 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.833    12.215    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.740 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.740    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 4.456ns (44.915%)  route 5.465ns (55.085%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.453     7.063    fifo_tx_unit/temp0_inferred__0/i__carry__0[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.187 r  fifo_tx_unit/alu_output_OBUF[1]_inst_i_6/O
                         net (fo=3, routed)           0.479     7.666    fifo_tx_unit/alu_output_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124     7.790 r  fifo_tx_unit/alu_output_OBUF[0]_inst_i_5/O
                         net (fo=2, routed)           0.589     8.380    fifo_tx_unit/alu_output_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  fifo_tx_unit/alu_output_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.154     8.658    alu/alu_output[0]_1
    SLICE_X1Y35          LUT6 (Prop_lut6_I4_O)        0.124     8.782 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.789    11.571    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.075 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.075    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 3.959ns (45.557%)  route 4.731ns (54.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.155    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=5, routed)           4.731    10.343    tx_full_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    13.846 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    13.846    tx_full
    B16                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.449ns (52.899%)  route 3.961ns (47.101%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     5.150    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.384     6.953    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRA1
    SLICE_X2Y31          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     7.274 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           2.578     9.851    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    13.560 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.560    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.598ns (74.383%)  route 0.550ns (25.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.859 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.550     2.410    r_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.620 r  r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.620    r_data[3]
    V19                                                               r  r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.669ns (74.821%)  route 0.562ns (25.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.865 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.562     2.427    r_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     3.702 r  r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.702    r_data[2]
    U19                                                               r  r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.668ns (74.301%)  route 0.577ns (25.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/O
                         net (fo=6, routed)           0.577     2.438    r_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.278     3.716 r  r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.716    r_data[4]
    W18                                                               r  r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.709ns (71.239%)  route 0.690ns (28.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.949 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/O
                         net (fo=6, routed)           0.690     2.639    r_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.870 r  r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.870    r_data[1]
    E19                                                               r  r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.593ns (65.110%)  route 0.854ns (34.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.589     1.472    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y32          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.858 r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/O
                         net (fo=6, routed)           0.854     2.712    r_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.919 r  r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.919    r_data[6]
    U14                                                               r  r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.602ns (64.771%)  route 0.871ns (35.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.857 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/O
                         net (fo=6, routed)           0.871     2.728    r_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.944 r  r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.944    r_data[5]
    U15                                                               r  r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.435ns (57.649%)  route 1.054ns (42.351%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  codigoOperacion_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  codigoOperacion_reg[2]/Q
                         net (fo=8, routed)           0.155     1.793    alu/alu_output[0][2]
    SLICE_X4Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.899     2.738    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.964 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.964    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.764ns (70.291%)  route 0.746ns (29.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.588     1.471    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.963 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           0.746     2.709    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.981 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.981    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.367ns (54.416%)  route 1.145ns (45.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    uart_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y40          FDSE                                         r  uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.141     1.618 r  uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.145     2.763    tx_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.989 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    tx
    B15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.414ns (56.162%)  route 1.104ns (43.838%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  codigoOperacion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  codigoOperacion_reg[1]/Q
                         net (fo=16, routed)          0.283     1.921    alu/alu_output[0][1]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.966 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.821     2.787    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.992 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.992    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.197ns  (logic 1.949ns (27.083%)  route 5.248ns (72.917%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  rx_IBUF_inst/O
                         net (fo=9, routed)           4.284     5.749    uart_rx_unit/rx_IBUF
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.153     5.902 r  uart_rx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.964     6.866    uart_rx_unit/state_next__0[1]
    SLICE_X6Y36          LUT5 (Prop_lut5_I0_O)        0.331     7.197 r  uart_rx_unit/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.197    uart_rx_unit/FSM_sequential_state_reg[1]_i_1__1_n_0
    SLICE_X6Y36          FDRE                                         r  uart_rx_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.512     4.853    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  uart_rx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.589     6.206    uart_rx_unit/s_reg_reg[3]_0
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.492     6.822    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509     4.850    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y31          RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.809ns  (logic 1.707ns (25.071%)  route 5.102ns (74.929%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.028     5.493    uart_rx_unit/rx_IBUF
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.617 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.747     6.363    fifo_rx_unit/empty_reg_reg_1
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.118     6.481 r  fifo_rx_unit/r_ptr_reg[3]_i_1/O
                         net (fo=4, routed)           0.328     6.809    fifo_rx_unit/r_ptr_reg[3]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511     4.852    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.475%)  route 0.723ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.723     0.932    uart_rx_unit/SR[0]
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.857     1.984    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_rx_unit/b_reg_reg[6]/C

Slack:                    inf
  Source:                 wr_uart
                            (input port)
  Destination:            btn2_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.266ns (27.950%)  route 0.685ns (72.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  wr_uart (IN)
                         net (fo=0)                   0.000     0.000    wr_uart
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  wr_uart_IBUF_inst/O
                         net (fo=5, routed)           0.685     0.905    btn2_db_unit/wr_uart_IBUF
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.045     0.950 r  btn2_db_unit/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.950    btn2_db_unit/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X5Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.986    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.267ns (28.004%)  route 0.686ns (71.996%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=4, routed)           0.686     0.908    btn1_db_unit/rd_uart_IBUF
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.045     0.953 r  btn1_db_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.953    btn1_db_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 wr_uart
                            (input port)
  Destination:            btn2_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.269ns (28.177%)  route 0.685ns (71.823%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  wr_uart (IN)
                         net (fo=0)                   0.000     0.000    wr_uart
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  wr_uart_IBUF_inst/O
                         net (fo=5, routed)           0.685     0.905    btn2_db_unit/wr_uart_IBUF
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.048     0.953 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    btn2_db_unit/FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X5Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.986    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[1]/C





