<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="warning_message">Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info: Parallel compilation is enabled and will use 12 of the 12 processors detected</li><li class="info_message">Info: Selected device 10M50DAF484C7G for design &quot;reaction_game&quot;</li><li class="info_message">Info: Low junction temperature is 0 degrees C</li><li class="info_message">Info: High junction temperature is 85 degrees C</li><li class="info_message">Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info: Device 10M08DAF484I7G is compatible</li><li class="info_message">Info: Device 10M08DAF484I7P is compatible</li><li class="info_message">Info: Device 10M16DAF484A7G is compatible</li><li class="info_message">Info: Device 10M16DAF484C7G is compatible</li><li class="info_message">Info: Device 10M16DAF484I7G is compatible</li><li class="info_message">Info: Device 10M16DAF484I7P is compatible</li><li class="info_message">Info: Device 10M25DAF484A7G is compatible</li><li class="info_message">Info: Device 10M25DAF484C7G is compatible</li><li class="info_message">Info: Device 10M25DAF484I7G is compatible</li><li class="info_message">Info: Device 10M50DAF484I7G is compatible</li><li class="info_message">Info: Device 10M50DAF484I7P is compatible</li><li class="info_message">Info: Device 10M40DAF484C7G is compatible</li><li class="info_message">Info: Device 10M40DAF484I7G is compatible</li></ul></li><li class="info_message">Info: Fitter converted 8 user pins into dedicated programming pins<ul><li class="info_message">Info: Pin ~ALTERA_TMS~ is reserved at location H2</li><li class="info_message">Info: Pin ~ALTERA_TCK~ is reserved at location G2</li><li class="info_message">Info: Pin ~ALTERA_TDI~ is reserved at location L4</li><li class="info_message">Info: Pin ~ALTERA_TDO~ is reserved at location M5</li><li class="info_message">Info: Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10</li><li class="info_message">Info: Pin ~ALTERA_nCONFIG~ is reserved at location H9</li><li class="info_message">Info: Pin ~ALTERA_nSTATUS~ is reserved at location G9</li><li class="info_message">Info: Pin ~ALTERA_CONF_DONE~ is reserved at location F8</li></ul></li><li class="info_message">Info: DATA[0] dual-purpose pin not reserved</li><li class="info_message">Info: Data[1]/ASDO dual-purpose pin not reserved</li><li class="info_message">Info: nCSO dual-purpose pin not reserved</li><li class="info_message">Info: DCLK dual-purpose pin not reserved</li><li class="warning_message">Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="info_message">Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="critical_warning_message">Critical Warning: Synopsys Design Constraints File file not found: &apos;reaction_game.sdc&apos;. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.</li><li class="info_message">Info: No user constrained base clocks found in the design</li><li class="info_message">Info: No user constrained clock uncertainty found in the design. Calling &quot;derive_clock_uncertainty&quot;</li><li class="info_message">Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.</li><li class="info_message">Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.</li><li class="info_message">Info: Automatically promoted node CLK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 3<ul><li class="info_message">Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19</li></ul></li><li class="info_message">Info: Starting register packing</li><li class="info_message">Info: Finished register packing<ul><li class="extra_info_message">Extra Info: No registers were packed into other blocks</li></ul></li><li class="info_message">Info: Fitter preparation operations ending: elapsed time is 00:00:03</li><li class="info_message">Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.</li><li class="info_message">Info: Fitter placement preparation operations beginning</li><li class="info_message">Info: Fitter placement preparation operations ending: elapsed time is 00:00:01</li><li class="info_message">Info: Fitter placement operations beginning</li><li class="info_message">Info: Fitter placement was successful</li><li class="info_message">Info: Fitter placement operations ending: elapsed time is 00:00:13</li><li class="info_message">Info: Fitter routing operations beginning</li><li class="info_message">Info: Router estimated average interconnect usage is 0% of the available device resources<ul><li class="info_message">Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54</li></ul></li><li class="info_message">Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info: Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info: Fitter routing operations ending: elapsed time is 00:00:03</li><li class="info_message">Info: Total time spent on timing analysis during the Fitter is 1.91 seconds.</li><li class="info_message">Info: Started post-fitting delay annotation</li><li class="info_message">Info: Delay annotation completed successfully</li><li class="info_message">Info: Started post-fitting delay annotation</li><li class="info_message">Info: Delay annotation completed successfully</li><li class="info_message">Info: Fitter post-fit operations ending: elapsed time is 00:00:08</li><li class="warning_message">Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning: 13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.<ul><li class="info_message">Info: Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[2] uses I/O standard 3.3-V LVTTL at D12 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[3] uses I/O standard 3.3-V LVTTL at C12 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[4] uses I/O standard 3.3-V LVTTL at A12 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[5] uses I/O standard 3.3-V LVTTL at B12 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[6] uses I/O standard 3.3-V LVTTL at A13 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[7] uses I/O standard 3.3-V LVTTL at A14 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[8] uses I/O standard 3.3-V LVTTL at B14 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[9] uses I/O standard 3.3-V LVTTL at F15 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="info_message">Info: Pin CLK_50 uses I/O standard 3.3-V LVTTL at P11 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 3</li><li class="info_message">Info: Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 9</li><li class="info_message">Info: Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 9</li></ul></li><li class="info_message">Info: Generated suppressed messages file C:/intelFPGA_lite/Projects/My projects/Reaction game/output_files/reaction_game.fit.smsg</li><li class="info_message">Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings<ul><li class="info_message">Info: Peak virtual memory: 6221 megabytes</li><li class="info_message">Info: Processing ended: Thu Jun 26 13:56:08 2025</li><li class="info_message">Info: Elapsed time: 00:00:50</li><li class="info_message">Info: Total CPU time (on all processors): 00:01:20</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
