Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Projeto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Projeto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Projeto"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Projeto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/TEMP/comp-dig-master/PROJETO_1413150/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/TEMP/comp-dig-master/PROJETO_1413150/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/TEMP/comp-dig-master/PROJETO_1413150/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/TEMP/comp-dig-master/PROJETO_1413150/Projeto.vhd" in Library work.
Architecture behavioral of Entity projeto is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Projeto> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Projeto> in library <work> (Architecture <behavioral>).
Entity <Projeto> analyzed. Unit <Projeto> generated.

Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "C:/TEMP/comp-dig-master/PROJETO_1413150/RAM.vhd".
WARNING:Xst:647 - Input <read_enabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <ram_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit 32-to-1 multiplexer for signal <fromramdata>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/TEMP/comp-dig-master/PROJETO_1413150/ALU.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit addsub for signal <result_r$addsub0000>.
    Found 5-bit xor2 for signal <result_r$xor0000> created at line 93.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/TEMP/comp-dig-master/PROJETO_1413150/CPU.vhd".
WARNING:Xst:646 - Signal <flags<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <cstate>.
    Using one-hot encoding for signal <coperate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cstate> of Case statement line 90 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32x20-bit ROM for signal <noperate$mux0000> created at line 103.
    Found 5-bit register for signal <address>.
    Found 1-bit register for signal <write_enabled>.
    Found 1-bit register for signal <read_enabled>.
    Found 5-bit register for signal <toramdata>.
    Found 3-bit register for signal <AluOpCode>.
    Found 20-bit register for signal <noperate>.
    Found 11-bit register for signal <nstate>.
    Found 5-bit register for signal <opA>.
    Found 5-bit register for signal <opB>.
    Found 5-bit register for signal <REGA>.
    Found 5-bit register for signal <REGADD>.
    Found 5-bit adder for signal <REGADD$share0000> created at line 90.
    Found 5-bit register for signal <REGB>.
    Found 5-bit register for signal <REGINS>.
    Found 32-bit up counter for signal <steps>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CPU> synthesized.


Synthesizing Unit <Projeto>.
    Related source file is "C:/TEMP/comp-dig-master/PROJETO_1413150/Projeto.vhd".
WARNING:Xst:646 - Signal <instruction_register> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit up counter for signal <aux>.
    Found 1-bit register for signal <clk2s>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Projeto> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 14
 1-bit register                                        : 3
 11-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 8
# Latches                                              : 32
 5-bit latch                                           : 32
# Multiplexers                                         : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <noperate_0> of sequential type is unconnected in block <CPU>.

Synthesizing (advanced) Unit <CPU>.
INFO:Xst:3044 - The ROM <Mrom_noperate_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <noperate>.
INFO:Xst:3225 - The RAM <Mrom_noperate_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 20-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <noperate_and0000> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <REGINS>        |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x20-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Latches                                              : 32
 5-bit latch                                           : 32
# Multiplexers                                         : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Projeto> ...

Optimizing unit <ALU> ...

Optimizing unit <RAM> ...

Optimizing unit <CPU> ...
WARNING:Xst:2677 - Node <CPU/read_enabled> of sequential type is unconnected in block <Projeto>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Projeto, actual ratio is 6.
FlipFlop CPU/AluOpCode_1 has been replicated 1 time(s)
FlipFlop CPU/AluOpCode_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Projeto.ngr
Top Level Output File Name         : Projeto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 790
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 57
#      LUT2_D                      : 4
#      LUT3                        : 236
#      LUT3_D                      : 1
#      LUT3_L                      : 9
#      LUT4                        : 188
#      LUT4_D                      : 20
#      LUT4_L                      : 40
#      MUXCY                       : 65
#      MUXF5                       : 70
#      MUXF6                       : 20
#      MUXF7                       : 10
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 273
#      FDC                         : 48
#      FDE                         : 64
#      FDP                         : 1
#      LDCE                        : 55
#      LDCE_1                      : 4
#      LDE_1                       : 60
#      LDPE                        : 40
#      LDPE_1                      : 1
# RAMS                             : 1
#      RAMB16_S36                  : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      304  out of   4656     6%  
 Number of Slice Flip Flops:            273  out of   9312     2%  
 Number of 4 input LUTs:                558  out of   9312     5%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
clk                                            | BUFGP                  | 24    |
RAM/ram_4_cmp_eq0000(RAM/ram_4_cmp_eq000011:O) | NONE(*)(RAM/ram_4_4)   | 5     |
RAM/ram_5_cmp_eq0000(RAM/ram_5_cmp_eq000011:O) | NONE(*)(RAM/ram_5_4)   | 5     |
RAM/ram_6_cmp_eq0000(RAM/ram_6_cmp_eq000011:O) | NONE(*)(RAM/ram_6_4)   | 5     |
RAM/ram_7_cmp_eq0000(RAM/ram_7_cmp_eq000011:O) | NONE(*)(RAM/ram_7_4)   | 5     |
RAM/ram_8_cmp_eq0000(RAM/ram_8_cmp_eq00001:O)  | NONE(*)(RAM/ram_8_4)   | 5     |
RAM/ram_9_cmp_eq0000(RAM/ram_9_cmp_eq00001:O)  | NONE(*)(RAM/ram_9_4)   | 5     |
RAM/ram_10_cmp_eq0000(RAM/ram_10_cmp_eq00001:O)| NONE(*)(RAM/ram_10_4)  | 5     |
RAM/ram_11_cmp_eq0000(RAM/ram_11_cmp_eq00001:O)| NONE(*)(RAM/ram_11_4)  | 5     |
RAM/ram_12_cmp_eq0000(RAM/ram_12_cmp_eq00001:O)| NONE(*)(RAM/ram_12_4)  | 5     |
RAM/ram_13_cmp_eq0000(RAM/ram_13_cmp_eq00001:O)| NONE(*)(RAM/ram_13_4)  | 5     |
RAM/ram_14_cmp_eq0000(RAM/ram_14_cmp_eq00001:O)| NONE(*)(RAM/ram_14_4)  | 5     |
RAM/ram_15_cmp_eq0000(RAM/ram_15_cmp_eq00001:O)| NONE(*)(RAM/ram_15_4)  | 5     |
reset                                          | IBUF+BUFG              | 60    |
RAM/ram_16_cmp_eq0000(RAM/ram_16_cmp_eq00001:O)| NONE(*)(RAM/ram_16_4)  | 5     |
RAM/ram_17_cmp_eq0000(RAM/ram_17_cmp_eq00001:O)| NONE(*)(RAM/ram_17_4)  | 5     |
RAM/ram_18_cmp_eq0000(RAM/ram_18_cmp_eq00001:O)| NONE(*)(RAM/ram_18_4)  | 5     |
RAM/ram_19_cmp_eq0000(RAM/ram_19_cmp_eq00001:O)| NONE(*)(RAM/ram_19_4)  | 5     |
RAM/ram_0_not0001(RAM/ram_0_not0001:O)         | NONE(*)(RAM/ram_0_4)   | 5     |
RAM/ram_1_cmp_eq0000(RAM/ram_1_cmp_eq00002:O)  | NONE(*)(RAM/ram_1_4)   | 5     |
RAM/ram_2_cmp_eq0000(RAM/ram_2_cmp_eq000011:O) | NONE(*)(RAM/ram_2_4)   | 5     |
RAM/ram_3_cmp_eq0000(RAM/ram_3_cmp_eq000011:O) | NONE(*)(RAM/ram_3_4)   | 5     |
clk2s1                                         | BUFG                   | 90    |
-----------------------------------------------+------------------------+-------+
(*) These 20 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 149   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.737ns (Maximum Frequency: 85.201MHz)
   Minimum input arrival time before clock: 10.847ns
   Maximum output required time after clock: 12.104ns
   Maximum combinational path delay: 11.701ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.537ns (frequency: 180.603MHz)
  Total number of paths / destination ports: 575 / 25
-------------------------------------------------------------------------
Delay:               5.537ns (Levels of Logic = 24)
  Source:            aux_22 (FF)
  Destination:       aux_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: aux_22 to aux_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.591   1.427  aux_22 (aux_22)
     LUT3:I0->O            1   0.704   0.000  Mcount_aux_lut<0> (Mcount_aux_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_aux_cy<0> (Mcount_aux_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<1> (Mcount_aux_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<2> (Mcount_aux_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<3> (Mcount_aux_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<4> (Mcount_aux_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<5> (Mcount_aux_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<6> (Mcount_aux_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<7> (Mcount_aux_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<8> (Mcount_aux_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<9> (Mcount_aux_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<10> (Mcount_aux_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<11> (Mcount_aux_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<12> (Mcount_aux_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<13> (Mcount_aux_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<14> (Mcount_aux_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<15> (Mcount_aux_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<16> (Mcount_aux_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<17> (Mcount_aux_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<18> (Mcount_aux_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<19> (Mcount_aux_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_aux_cy<20> (Mcount_aux_cy<20>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_aux_cy<21> (Mcount_aux_cy<21>)
     XORCY:CI->O           1   0.804   0.000  Mcount_aux_xor<22> (Mcount_aux22)
     FDE:D                     0.308          aux_22
    ----------------------------------------
    Total                      5.537ns (4.110ns logic, 1.427ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset'
  Clock period: 2.298ns (frequency: 435.161MHz)
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Delay:               2.298ns (Levels of Logic = 1)
  Source:            RAM/ram_30_4 (LATCH)
  Destination:       RAM/ram_30_4 (LATCH)
  Source Clock:      reset rising
  Destination Clock: reset rising

  Data Path: RAM/ram_30_4 to RAM/ram_30_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.676   0.610  RAM/ram_30_4 (RAM/ram_30_4)
     LUT3:I1->O            1   0.704   0.000  RAM/ram_30_mux0001<4>11 (RAM/ram_30_mux0001<4>)
     LDE_1:D                   0.308          RAM/ram_30_4
    ----------------------------------------
    Total                      2.298ns (1.688ns logic, 0.610ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk2s1'
  Clock period: 11.737ns (frequency: 85.201MHz)
  Total number of paths / destination ports: 12930 / 125
-------------------------------------------------------------------------
Delay:               11.737ns (Levels of Logic = 10)
  Source:            CPU/AluOpCode_0 (FF)
  Destination:       CPU/REGADD_4 (FF)
  Source Clock:      clk2s1 rising
  Destination Clock: clk2s1 rising

  Data Path: CPU/AluOpCode_0 to CPU/REGADD_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.591   1.243  CPU/AluOpCode_0 (CPU/AluOpCode_0)
     LUT3:I0->O            6   0.704   0.704  CPU/ALU/result_r_mux00012 (CPU/ALU/result_r_mux0001)
     LUT3:I2->O            1   0.704   0.000  CPU/ALU/Maddsub_result_r_addsub0000_lut<0> (CPU/ALU/Maddsub_result_r_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  CPU/ALU/Maddsub_result_r_addsub0000_cy<0> (CPU/ALU/Maddsub_result_r_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  CPU/ALU/Maddsub_result_r_addsub0000_cy<1> (CPU/ALU/Maddsub_result_r_addsub0000_cy<1>)
     XORCY:CI->O           4   0.804   0.591  CPU/ALU/Maddsub_result_r_addsub0000_xor<2> (CPU/ALU/result_r_addsub0000<2>)
     LUT4:I3->O            1   0.704   0.499  CPU/ALU/Status<1>_SW0_SW1 (N154)
     LUT4_D:I1->LO         1   0.704   0.104  CPU/REGADD_mux0000<0>1111_SW1_SW0 (N366)
     LUT4:I3->O           13   0.704   0.983  CPU/REGADD_mux0000<0>1111 (CPU/N38)
     MUXF5:S->O            1   0.739   0.424  CPU/REGADD_mux0000<0>0_SW0 (N76)
     LUT4:I3->O            1   0.704   0.000  CPU/REGADD_mux0000<0>18 (CPU/REGADD_mux0000<0>)
     FDC:D                     0.308          CPU/REGADD_0
    ----------------------------------------
    Total                     11.737ns (7.189ns logic, 4.548ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.044ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       aux_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           167   1.218   1.305  reset_IBUF (reset_IBUF1)
     INV:I->O             33   0.704   1.263  reset_inv1_INV_0 (CPU/reset_inv)
     FDE:CE                    0.555          aux_0
    ----------------------------------------
    Total                      5.044ns (2.477ns logic, 2.567ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk2s1'
  Total number of paths / destination ports: 253 / 66
-------------------------------------------------------------------------
Offset:              10.847ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       CPU/REGADD_4 (FF)
  Destination Clock: clk2s1 rising

  Data Path: reset to CPU/REGADD_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           167   1.218   1.480  reset_IBUF (reset_IBUF1)
     LUT3_L:I0->LO         1   0.704   0.104  CPU/ALU/result_r<0>134_SW1_SW0 (N160)
     LUT4:I3->O            1   0.704   0.455  CPU/ALU/result_r<0>134_SW1 (N83)
     LUT4:I2->O            5   0.704   0.808  CPU/ALU/result_r<0>134 (CPU/Res<0>)
     LUT4_D:I0->LO         1   0.704   0.104  CPU/REGADD_mux0000<0>1111_SW1_SW0 (N366)
     LUT4:I3->O           13   0.704   0.983  CPU/REGADD_mux0000<0>1111 (CPU/N38)
     MUXF5:S->O            1   0.739   0.424  CPU/REGADD_mux0000<0>0_SW0 (N76)
     LUT4:I3->O            1   0.704   0.000  CPU/REGADD_mux0000<0>18 (CPU/REGADD_mux0000<0>)
     FDC:D                     0.308          CPU/REGADD_0
    ----------------------------------------
    Total                     10.847ns (6.489ns logic, 4.358ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            clk2s (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clk rising

  Data Path: clk2s to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  clk2s (clk2s1)
     OBUF:I->O                 3.272          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.479ns (Levels of Logic = 1)
  Source:            RAM/ram_30_4 (LATCH)
  Destination:       leds<6> (PAD)
  Source Clock:      reset rising

  Data Path: RAM/ram_30_4 to leds<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.676   0.531  RAM/ram_30_4 (RAM/ram_30_4)
     OBUF:I->O                 3.272          leds_6_OBUF (leds<6>)
    ----------------------------------------
    Total                      4.479ns (3.948ns logic, 0.531ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk2s1'
  Total number of paths / destination ports: 244 / 2
-------------------------------------------------------------------------
Offset:              12.104ns (Levels of Logic = 7)
  Source:            CPU/AluOpCode_0 (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      clk2s1 rising

  Data Path: CPU/AluOpCode_0 to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.591   1.243  CPU/AluOpCode_0 (CPU/AluOpCode_0)
     LUT3:I0->O            6   0.704   0.704  CPU/ALU/result_r_mux00012 (CPU/ALU/result_r_mux0001)
     LUT3:I2->O            1   0.704   0.000  CPU/ALU/Maddsub_result_r_addsub0000_lut<0> (CPU/ALU/Maddsub_result_r_addsub0000_lut<0>)
     XORCY:LI->O           1   0.527   0.595  CPU/ALU/Maddsub_result_r_addsub0000_xor<0> (CPU/ALU/result_r_addsub0000<0>)
     LUT4:I0->O            5   0.704   0.808  CPU/ALU/result_r<0>134 (CPU/Res<0>)
     LUT4:I0->O            1   0.704   0.424  CPU/ALU/Status<1>_SW0 (N39)
     LUT4:I3->O            1   0.704   0.420  CPU/ALU/Status<1> (leds_1_OBUF)
     OBUF:I->O                 3.272          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                     12.104ns (7.910ns logic, 4.194ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 2
-------------------------------------------------------------------------
Delay:               11.701ns (Levels of Logic = 7)
  Source:            reset (PAD)
  Destination:       leds<1> (PAD)

  Data Path: reset to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           167   1.218   1.480  reset_IBUF (reset_IBUF1)
     LUT3_L:I0->LO         1   0.704   0.104  CPU/ALU/result_r<0>134_SW1_SW0 (N160)
     LUT4:I3->O            1   0.704   0.455  CPU/ALU/result_r<0>134_SW1 (N83)
     LUT4:I2->O            5   0.704   0.808  CPU/ALU/result_r<0>134 (CPU/Res<0>)
     LUT4:I0->O            1   0.704   0.424  CPU/ALU/Status<1>_SW0 (N39)
     LUT4:I3->O            1   0.704   0.420  CPU/ALU/Status<1> (leds_1_OBUF)
     OBUF:I->O                 3.272          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                     11.701ns (8.010ns logic, 3.691ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.28 secs
 
--> 

Total memory usage is 4519292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    5 (   0 filtered)

