$date
	Sat Oct 22 19:43:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#833856
b10111 !
1"
#833858
b10111 &
b10111 %
1$
#833859
0"
#833862
b1000110 &
b1000110 %
#833866
b100011 &
b100011 %
#833870
b1101010 &
b1101010 %
#833874
b110101 &
b110101 %
#833878
b10100000 &
b10100000 %
#833882
b1010000 &
b1010000 %
#833886
b101000 &
b101000 %
#833890
b10100 &
b10100 %
#833894
b1010 &
b1010 %
#833898
b101 &
b101 %
#833902
b10000 &
b10000 %
#833906
b1000 &
b1000 %
#833910
b100 &
b100 %
#833914
b10 &
b10 %
#833918
b1 &
1#
b1 %
#833922
b0 &
b0 %
0#
0$
#1923226
b1000 &
b1000 %
1$
b1000 !
1"
#1923227
0"
#1923230
b100 &
b100 %
#1923234
b10 &
b10 %
#1923238
b1 &
1#
b1 %
#1923242
b0 &
b0 %
0#
0$
#2892285
b1101 !
1"
#2892286
b1101 &
b1101 %
1$
#2892287
0"
#2892290
b101000 &
b101000 %
#2892294
b10100 &
b10100 %
#2892298
b1010 &
b1010 %
#2892302
b101 &
b101 %
#2892306
b10000 &
b10000 %
#2892310
b1000 &
b1000 %
#2892314
b100 &
b100 %
#2892318
b10 &
b10 %
#2892322
b1 &
b1 %
1#
#2892326
b0 &
0#
b0 %
0$
#4500012
