Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 13 15:46:29 2022
| Host         : CSE-P07-2168-66 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.949        0.000                      0                   39        0.261        0.000                      0                   39        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.949        0.000                      0                   39        0.261        0.000                      0                   39        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.235%)  route 2.736ns (76.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.965     8.877    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[17]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    14.826    exp1/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.235%)  route 2.736ns (76.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.965     8.877    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    14.826    exp1/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.828ns (23.235%)  route 2.736ns (76.765%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.965     8.877    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    14.826    exp1/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.828ns (24.174%)  route 2.597ns (75.826%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.826     8.739    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[13]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.429    14.849    exp1/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.828ns (24.174%)  route 2.597ns (75.826%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.826     8.739    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[14]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.429    14.849    exp1/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.828ns (24.174%)  route 2.597ns (75.826%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.826     8.739    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.429    14.849    exp1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.828ns (24.174%)  route 2.597ns (75.826%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.826     8.739    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.592    15.015    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.429    14.849    exp1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.268%)  route 2.449ns (74.732%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.678     8.591    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[10]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    14.825    exp1/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.268%)  route 2.449ns (74.732%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.678     8.591    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    14.825    exp1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.268%)  route 2.449ns (74.732%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.934     6.704    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.828 f  exp1/refresh_counter[19]_i_4/O
                         net (fo=1, routed)           0.416     7.244    exp1/refresh_counter[19]_i_4_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.368 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.421     7.789    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.913 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.678     8.591    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    14.825    exp1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  exp1/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.769    exp1/refresh_counter_reg_n_0_[4]
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  exp1/refresh_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.877    exp1/data0[4]
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     2.024    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.105     1.615    exp1/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.512    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  exp1/refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.771    exp1/refresh_counter_reg_n_0_[12]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  exp1/refresh_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.879    exp1/data0[12]
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    exp1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  exp1/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.772    exp1/refresh_counter_reg_n_0_[16]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  exp1/refresh_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.880    exp1/data0[16]
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    exp1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.512    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  exp1/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.773    exp1/refresh_counter_reg_n_0_[8]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  exp1/refresh_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.881    exp1/data0[8]
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    exp1/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.512    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  exp1/refresh_counter_reg[5]/Q
                         net (fo=2, routed)           0.115     1.768    exp1/refresh_counter_reg_n_0_[5]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  exp1/refresh_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.883    exp1/data0[5]
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  exp1/refresh_counter_reg[5]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    exp1/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.512    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  exp1/refresh_counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.770    exp1/refresh_counter_reg_n_0_[9]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  exp1/refresh_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.885    exp1/data0[9]
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[9]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    exp1/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.512    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  exp1/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    exp1/refresh_counter_reg_n_0_[11]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  exp1/refresh_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.885    exp1/data0[11]
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    exp1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  exp1/refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    exp1/refresh_counter_reg_n_0_[3]
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  exp1/refresh_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.883    exp1/data0[3]
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     2.024    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.105     1.615    exp1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  exp1/refresh_counter_reg[13]/Q
                         net (fo=2, routed)           0.117     1.772    exp1/refresh_counter_reg_n_0_[13]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  exp1/refresh_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.887    exp1/data0[13]
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  exp1/refresh_counter_reg[13]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    exp1/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[17]/Q
                         net (fo=2, routed)           0.117     1.773    exp1/refresh_counter_reg_n_0_[17]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  exp1/refresh_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.888    exp1/data0[17]
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[17]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    exp1/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     exp1/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     exp1/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     exp1/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     exp1/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     exp1/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     exp1/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     exp1/refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     exp1/refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     exp1/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     exp1/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     exp1/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     exp1/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     exp1/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     exp1/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     exp1/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     exp1/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     exp1/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     exp1/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.508ns  (logic 6.345ns (36.241%)  route 11.163ns (63.759%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.462     8.154    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.527 f  SEG_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.954     9.481    SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  SEG_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.808    10.414    exp1/SEG_OBUF[2]_inst_i_1_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.538 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.614    11.152    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124    11.276 r  exp1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.655    13.931    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.508 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.508    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.498ns  (logic 6.318ns (36.110%)  route 11.179ns (63.890%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.462     8.154    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.527 f  SEG_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.954     9.481    SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  SEG_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.808    10.414    exp1/SEG_OBUF[2]_inst_i_1_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.538 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.437    10.974    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.124    11.098 r  exp1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849    13.947    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.498 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.498    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.493ns  (logic 6.324ns (36.148%)  route 11.170ns (63.852%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.462     8.154    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.527 f  SEG_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.954     9.481    SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.605 r  SEG_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.808    10.414    exp1/SEG_OBUF[2]_inst_i_1_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.538 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.618    11.156    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  exp1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.658    13.938    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.493 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.493    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.219ns  (logic 6.261ns (36.363%)  route 10.957ns (63.637%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.494     8.187    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.560 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.665     9.225    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.349 r  SEG_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.806    10.155    exp1/SEG_OBUF[2]_inst_i_1_2
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.279 f  exp1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.849    11.128    exp1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124    11.252 r  exp1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.473    13.726    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.219 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.219    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.996ns  (logic 6.305ns (37.100%)  route 10.690ns (62.900%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.494     8.187    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.560 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.665     9.225    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.349 r  SEG_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.807    10.156    exp1/SEG_OBUF[2]_inst_i_1_2
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.124    10.280 r  exp1/SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.983    11.263    exp1/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.124    11.387 r  exp1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.072    13.458    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.996 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.996    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.887ns  (logic 6.329ns (37.478%)  route 10.558ns (62.522%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.494     8.187    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.560 r  SEG_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.857     9.417    exp1/SEG_OBUF[6]_inst_i_2_2
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124     9.541 f  exp1/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.436     9.977    exp1/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124    10.101 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.989    11.090    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.214 r  exp1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    13.326    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.887 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.887    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.395ns  (logic 6.302ns (38.436%)  route 10.094ns (61.564%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.669     5.651    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.775 r  ad1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.775    ad1/SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.307 r  ad1/SEG_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.307    ad1/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  ad1/SEG_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.421    ad1/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.692 r  ad1/SEG_OBUF[6]_inst_i_19/CO[0]
                         net (fo=13, routed)          1.494     8.187    ad1_n_8
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.373     8.560 f  SEG_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.665     9.225    SEG_OBUF[6]_inst_i_25_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.349 r  SEG_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.807    10.156    exp1/SEG_OBUF[2]_inst_i_1_2
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.124    10.280 f  exp1/SEG_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.756    11.036    exp1/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  exp1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.701    12.862    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.395 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.395    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.798ns (57.933%)  route 1.305ns (42.067%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.775 f  ad1/SEG_OBUF[6]_inst_i_18/O[1]
                         net (fo=12, routed)          0.194     0.969    exp1/SEG_OBUF[3]_inst_i_1_0[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.107     1.076 f  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.177     1.253    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.298 r  exp1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.842    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.103 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.103    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.864ns (59.910%)  route 1.247ns (40.090%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.808 r  ad1/SEG_OBUF[6]_inst_i_18/O[2]
                         net (fo=13, routed)          0.271     1.079    ad1_n_5
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.105     1.184 f  SEG_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.238     1.422    exp1/SEG[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.107     1.529 r  exp1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.876    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.111 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.111    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.731ns (53.800%)  route 1.486ns (46.200%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.775 f  ad1/SEG_OBUF[6]_inst_i_18/O[1]
                         net (fo=12, routed)          0.194     0.969    exp1/SEG_OBUF[3]_inst_i_1_0[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.107     1.076 f  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.246     1.322    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  exp1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.022    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.217 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.217    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.389ns  (logic 1.819ns (53.678%)  route 1.570ns (46.322%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.775 r  ad1/SEG_OBUF[6]_inst_i_18/O[1]
                         net (fo=12, routed)          0.221     0.996    p_0_in[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.107     1.103 r  SEG_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.262     1.365    exp1/SEG_OBUF[0]_inst_i_1_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.410 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.190     1.600    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.645 r  exp1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.151    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.389 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.389    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.885ns (54.248%)  route 1.590ns (45.752%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.808 r  ad1/SEG_OBUF[6]_inst_i_18/O[2]
                         net (fo=13, routed)          0.271     1.079    ad1_n_5
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.105     1.184 f  SEG_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.159     1.344    exp1/SEG[2]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.107     1.451 r  exp1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.769     2.219    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.475 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.475    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.814ns (51.718%)  route 1.693ns (48.282%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.775 r  ad1/SEG_OBUF[6]_inst_i_18/O[1]
                         net (fo=12, routed)          0.194     0.969    exp1/SEG_OBUF[3]_inst_i_1_0[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.107     1.076 r  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.364     1.440    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.485 r  exp1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.230    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.507 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.507    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.581ns  (logic 1.787ns (49.915%)  route 1.793ns (50.085%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.651    ad1/A[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.775 r  ad1/SEG_OBUF[6]_inst_i_18/O[1]
                         net (fo=12, routed)          0.194     0.969    exp1/SEG_OBUF[3]_inst_i_1_0[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.107     1.076 r  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.366     1.443    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.488 r  exp1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.330    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.581 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.581    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 4.608ns (42.883%)  route 6.138ns (57.117%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.441     7.212    exp1/LED_activating_counter[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.152     7.364 r  exp1/SEG_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.831     8.195    exp1/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.326     8.521 r  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           1.016     9.538    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.662 r  exp1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849    12.511    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.061 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.061    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 4.719ns (44.397%)  route 5.910ns (55.603%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.441     7.212    exp1/LED_activating_counter[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.152     7.364 r  exp1/SEG_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.831     8.195    exp1/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.326     8.521 r  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.753     9.274    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  exp1/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.813    10.211    exp1/SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  exp1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.072    12.407    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.944 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.944    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 4.635ns (43.785%)  route 5.951ns (56.215%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.441     7.212    exp1/LED_activating_counter[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.152     7.364 r  exp1/SEG_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.831     8.195    exp1/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.326     8.521 r  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           1.023     9.544    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124     9.668 r  exp1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.655    12.323    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.901 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.901    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 4.551ns (45.653%)  route 5.418ns (54.347%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.441     7.212    exp1/LED_activating_counter[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.152     7.364 f  exp1/SEG_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.831     8.195    exp1/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.326     8.521 f  exp1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.672     9.193    exp1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.317 r  exp1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.473    11.790    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.283 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.283    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.808ns  (logic 4.507ns (45.958%)  route 5.300ns (54.042%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.176     6.947    exp1/LED_activating_counter[1]
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  exp1/SEG_OBUF[6]_inst_i_29/O
                         net (fo=2, routed)           0.438     7.509    exp1/SEG_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  exp1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.410     8.043    exp1/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.167 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.618     8.785    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  exp1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.658    11.567    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.123 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.123    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.660ns  (logic 4.513ns (46.715%)  route 5.147ns (53.285%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.176     6.947    exp1/LED_activating_counter[1]
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     7.071 f  exp1/SEG_OBUF[6]_inst_i_29/O
                         net (fo=2, routed)           0.434     7.505    exp1/SEG_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  exp1/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.436     8.065    exp1/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.989     9.178    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.124     9.302 r  exp1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    11.414    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.975 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.975    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.362ns (49.761%)  route 4.403ns (50.239%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.432     7.203    exp1/LED_activating_counter[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.327 r  exp1/SEG_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.422     7.749    exp1/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  exp1/SEG_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.848     8.721    exp1/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124     8.845 r  exp1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.701    10.546    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.080 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.080    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.261ns  (logic 4.352ns (52.679%)  route 3.909ns (47.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.432     7.203    exp1/LED_activating_counter[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.152     7.355 r  exp1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.477     9.832    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744    13.575 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.575    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 4.346ns (54.334%)  route 3.652ns (45.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.986     6.757    exp1/LED_activating_counter[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I1_O)        0.152     6.909 r  exp1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.666     9.575    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.312 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.312    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.132ns (51.806%)  route 3.844ns (48.194%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.210     6.981    exp1/LED_activating_counter[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.105 r  exp1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634     9.739    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.291 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.291    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.465ns (59.462%)  route 0.999ns (40.538%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.501     2.156    exp1/LED_activating_counter[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  exp1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.151     2.352    exp1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.397 r  exp1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.744    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.979 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.979    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.469ns (58.099%)  route 1.060ns (41.901%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.268     1.923    exp1/LED_activating_counter[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.285     2.253    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.045     2.298 r  exp1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.805    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.043 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.043    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.481ns (58.267%)  route 1.061ns (41.733%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.312     1.967    exp1/LED_activating_counter[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.042     2.009 r  exp1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.749     2.758    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.057 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.057    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.439ns (55.760%)  route 1.142ns (44.240%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.420     2.075    exp1/LED_activating_counter[1]
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.045     2.120 r  exp1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.842    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.095 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.095    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.487ns (57.499%)  route 1.099ns (42.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.422     2.077    exp1/LED_activating_counter[1]
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.043     2.120 r  exp1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.798    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     4.101 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.101    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.461ns (56.445%)  route 1.127ns (43.555%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.473     2.129    exp1/LED_activating_counter[1]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045     2.174 r  exp1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.654     2.828    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.102 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.102    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.492ns (55.989%)  route 1.173ns (44.011%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.268     1.923    exp1/LED_activating_counter[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.362     2.330    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.045     2.375 r  exp1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.918    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.180 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.180    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.425ns (52.893%)  route 1.269ns (47.107%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.268     1.923    exp1/LED_activating_counter[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.346     2.315    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045     2.360 r  exp1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.655     3.015    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.209 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.209    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.508ns (54.904%)  route 1.239ns (45.096%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.268     1.923    exp1/LED_activating_counter[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.227     2.195    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.045     2.240 r  exp1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.984    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.262 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.262    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.482ns (52.633%)  route 1.334ns (47.367%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.268     1.923    exp1/LED_activating_counter[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  exp1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.224     2.192    exp1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045     2.237 r  exp1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.842     3.079    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.330 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.330    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





