Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,1986
design__instance__area,35326.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000290062977001071
power__switching__total,0.00010721998114604503
power__leakage__total,0.000001835950456552382
power__total,0.0003991189005319029
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.40518092805543654
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,1.3186336840120885
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10388895593402567
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.454620465252294
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103889
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.454620
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.3043364535412174
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,2.802937961068696
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5942265736551396
timing__setup__ws__corner:nom_slow_1p08V_125C,9.014453438854854
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.594227
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.014454
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.7410664514018176
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.8569961649564977
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28579395214872017
timing__setup__ws__corner:nom_typ_1p20V_25C,9.286216503043843
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285794
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.286217
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,1.3043364535412174
clock__skew__worst_setup,1.3186336840120885
timing__hold__ws,0.10388895593402567
timing__setup__ws,9.014453438854854
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103889
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.014454
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1986
design__instance__area__stdcell,35326.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.587703
design__instance__utilization__stdcell,0.587703
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,19
design__instance__area__class:buffer,174.182
design__instance__count__class:inverter,42
design__instance__area__class:inverter,234.058
design__instance__count__class:sequential_cell,592
design__instance__area__class:sequential_cell,19566.5
design__instance__count__class:multi_input_combinational_cell,999
design__instance__area__class:multi_input_combinational_cell,11252.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,310
design__instance__area__class:timing_repair_buffer,3888.26
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,58976.8
design__violations,0
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,199.584
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,90
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2060
route__net__special,2
route__drc_errors__iter:0,1215
route__wirelength__iter:0,73178
route__drc_errors__iter:1,551
route__wirelength__iter:1,72668
route__drc_errors__iter:2,486
route__wirelength__iter:2,72667
route__drc_errors__iter:3,84
route__wirelength__iter:3,72450
route__drc_errors__iter:4,20
route__wirelength__iter:4,72429
route__drc_errors__iter:5,0
route__wirelength__iter:5,72423
route__drc_errors,0
route__wirelength,72423
route__vias,13679
route__vias__singlecut,13679
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,406.03
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,80
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,80
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,80
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,80
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000104233
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000105526
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000022473
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000105526
design_powergrid__voltage__worst,0.0000105526
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000105526
design_powergrid__drop__worst__net:VPWR,0.0000104233
design_powergrid__voltage__worst__net:VGND,0.0000105526
design_powergrid__drop__worst__net:VGND,0.0000105526
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000235999999999999985085389654637655354463277035392820835113525390625
ir__drop__worst,0.000010400000000000000376413310243517429398707463406026363372802734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
