INFO: [VRFC 10-163] Analyzing VHDL file "C:/quintus/micro-computer-mips/architecture/architecture.srcs/sources_1/new/uart/uart_clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_clockgen'
