0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/Exp3/testbench.v,1636686900,verilog,,,,testbench,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/clk_div_final.v,1638070513,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_top.v,,clk_div_final,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_top.v,1638068061,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v,,memory_top,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/memory_w_r.v,1638068814,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/state_work.v,,memory_w_r,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/state_work.v,1638061952,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/Exp3/testbench.v,,state_work,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v,1638068891,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/imports/Exp3/clk_div_final.v,,clk_div,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,1638068891,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v,,clk_div_clk_wiz,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v,1638068984,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,,led_mem,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div,,,,,
