#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xab05e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaa2a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0xab1b50 .functor NOT 1, L_0xaead60, C4<0>, C4<0>, C4<0>;
L_0xaeaaf0 .functor XOR 25, L_0xaea920, L_0xaeaa50, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xaeac50 .functor XOR 25, L_0xaeaaf0, L_0xaeabb0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xae7280_0 .net *"_ivl_10", 24 0, L_0xaeabb0;  1 drivers
v0xae7380_0 .net *"_ivl_12", 24 0, L_0xaeac50;  1 drivers
v0xae7460_0 .net *"_ivl_2", 24 0, L_0xaea880;  1 drivers
v0xae7520_0 .net *"_ivl_4", 24 0, L_0xaea920;  1 drivers
v0xae7600_0 .net *"_ivl_6", 24 0, L_0xaeaa50;  1 drivers
v0xae7730_0 .net *"_ivl_8", 24 0, L_0xaeaaf0;  1 drivers
v0xae7810_0 .net "a", 0 0, v0xae57c0_0;  1 drivers
v0xae78b0_0 .net "b", 0 0, v0xae5880_0;  1 drivers
v0xae7950_0 .net "c", 0 0, v0xae5920_0;  1 drivers
v0xae79f0_0 .var "clk", 0 0;
v0xae7a90_0 .net "d", 0 0, v0xae5a60_0;  1 drivers
v0xae7b30_0 .net "e", 0 0, v0xae5b50_0;  1 drivers
v0xae7bd0_0 .net "out_dut", 24 0, L_0xaea6e0;  1 drivers
v0xae7c70_0 .net "out_ref", 24 0, L_0xab2410;  1 drivers
v0xae7d10_0 .var/2u "stats1", 159 0;
v0xae7dd0_0 .var/2u "strobe", 0 0;
v0xae7e90_0 .net "tb_match", 0 0, L_0xaead60;  1 drivers
v0xae8060_0 .net "tb_mismatch", 0 0, L_0xab1b50;  1 drivers
L_0xaea880 .concat [ 25 0 0 0], L_0xab2410;
L_0xaea920 .concat [ 25 0 0 0], L_0xab2410;
L_0xaeaa50 .concat [ 25 0 0 0], L_0xaea6e0;
L_0xaeabb0 .concat [ 25 0 0 0], L_0xab2410;
L_0xaead60 .cmp/eeq 25, L_0xaea880, L_0xaeac50;
S_0xaa2770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0xaa2a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0xabb120 .functor NOT 25, L_0xae8ba0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xab2410 .functor XOR 25, L_0xabb120, L_0xae8cf0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xab1dc0_0 .net *"_ivl_0", 4 0, L_0xae8140;  1 drivers
v0xab1e60_0 .net *"_ivl_10", 24 0, L_0xae8ba0;  1 drivers
v0xae4a50_0 .net *"_ivl_12", 24 0, L_0xabb120;  1 drivers
v0xae4b10_0 .net *"_ivl_14", 24 0, L_0xae8cf0;  1 drivers
v0xae4bf0_0 .net *"_ivl_2", 4 0, L_0xae82f0;  1 drivers
v0xae4d20_0 .net *"_ivl_4", 4 0, L_0xae8510;  1 drivers
v0xae4e00_0 .net *"_ivl_6", 4 0, L_0xae8730;  1 drivers
v0xae4ee0_0 .net *"_ivl_8", 4 0, L_0xae8980;  1 drivers
v0xae4fc0_0 .net "a", 0 0, v0xae57c0_0;  alias, 1 drivers
v0xae5080_0 .net "b", 0 0, v0xae5880_0;  alias, 1 drivers
v0xae5140_0 .net "c", 0 0, v0xae5920_0;  alias, 1 drivers
v0xae5200_0 .net "d", 0 0, v0xae5a60_0;  alias, 1 drivers
v0xae52c0_0 .net "e", 0 0, v0xae5b50_0;  alias, 1 drivers
v0xae5380_0 .net "out", 24 0, L_0xab2410;  alias, 1 drivers
LS_0xae8140_0_0 .concat [ 1 1 1 1], v0xae57c0_0, v0xae57c0_0, v0xae57c0_0, v0xae57c0_0;
LS_0xae8140_0_4 .concat [ 1 0 0 0], v0xae57c0_0;
L_0xae8140 .concat [ 4 1 0 0], LS_0xae8140_0_0, LS_0xae8140_0_4;
LS_0xae82f0_0_0 .concat [ 1 1 1 1], v0xae5880_0, v0xae5880_0, v0xae5880_0, v0xae5880_0;
LS_0xae82f0_0_4 .concat [ 1 0 0 0], v0xae5880_0;
L_0xae82f0 .concat [ 4 1 0 0], LS_0xae82f0_0_0, LS_0xae82f0_0_4;
LS_0xae8510_0_0 .concat [ 1 1 1 1], v0xae5920_0, v0xae5920_0, v0xae5920_0, v0xae5920_0;
LS_0xae8510_0_4 .concat [ 1 0 0 0], v0xae5920_0;
L_0xae8510 .concat [ 4 1 0 0], LS_0xae8510_0_0, LS_0xae8510_0_4;
LS_0xae8730_0_0 .concat [ 1 1 1 1], v0xae5a60_0, v0xae5a60_0, v0xae5a60_0, v0xae5a60_0;
LS_0xae8730_0_4 .concat [ 1 0 0 0], v0xae5a60_0;
L_0xae8730 .concat [ 4 1 0 0], LS_0xae8730_0_0, LS_0xae8730_0_4;
LS_0xae8980_0_0 .concat [ 1 1 1 1], v0xae5b50_0, v0xae5b50_0, v0xae5b50_0, v0xae5b50_0;
LS_0xae8980_0_4 .concat [ 1 0 0 0], v0xae5b50_0;
L_0xae8980 .concat [ 4 1 0 0], LS_0xae8980_0_0, LS_0xae8980_0_4;
LS_0xae8ba0_0_0 .concat [ 5 5 5 5], L_0xae8980, L_0xae8730, L_0xae8510, L_0xae82f0;
LS_0xae8ba0_0_4 .concat [ 5 0 0 0], L_0xae8140;
L_0xae8ba0 .concat [ 20 5 0 0], LS_0xae8ba0_0_0, LS_0xae8ba0_0_4;
LS_0xae8cf0_0_0 .concat [ 1 1 1 1], v0xae5b50_0, v0xae5a60_0, v0xae5920_0, v0xae5880_0;
LS_0xae8cf0_0_4 .concat [ 1 1 1 1], v0xae57c0_0, v0xae5b50_0, v0xae5a60_0, v0xae5920_0;
LS_0xae8cf0_0_8 .concat [ 1 1 1 1], v0xae5880_0, v0xae57c0_0, v0xae5b50_0, v0xae5a60_0;
LS_0xae8cf0_0_12 .concat [ 1 1 1 1], v0xae5920_0, v0xae5880_0, v0xae57c0_0, v0xae5b50_0;
LS_0xae8cf0_0_16 .concat [ 1 1 1 1], v0xae5a60_0, v0xae5920_0, v0xae5880_0, v0xae57c0_0;
LS_0xae8cf0_0_20 .concat [ 1 1 1 1], v0xae5b50_0, v0xae5a60_0, v0xae5920_0, v0xae5880_0;
LS_0xae8cf0_0_24 .concat [ 1 0 0 0], v0xae57c0_0;
LS_0xae8cf0_1_0 .concat [ 4 4 4 4], LS_0xae8cf0_0_0, LS_0xae8cf0_0_4, LS_0xae8cf0_0_8, LS_0xae8cf0_0_12;
LS_0xae8cf0_1_4 .concat [ 4 4 1 0], LS_0xae8cf0_0_16, LS_0xae8cf0_0_20, LS_0xae8cf0_0_24;
L_0xae8cf0 .concat [ 16 9 0 0], LS_0xae8cf0_1_0, LS_0xae8cf0_1_4;
S_0xae5520 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0xaa2a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0xae57c0_0 .var "a", 0 0;
v0xae5880_0 .var "b", 0 0;
v0xae5920_0 .var "c", 0 0;
v0xae59c0_0 .net "clk", 0 0, v0xae79f0_0;  1 drivers
v0xae5a60_0 .var "d", 0 0;
v0xae5b50_0 .var "e", 0 0;
E_0xab7590/0 .event negedge, v0xae59c0_0;
E_0xab7590/1 .event posedge, v0xae59c0_0;
E_0xab7590 .event/or E_0xab7590/0, E_0xab7590/1;
S_0xae5c10 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0xaa2a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0xae8f60 .functor NOT 1, v0xae57c0_0, C4<0>, C4<0>, C4<0>;
L_0xae9100 .functor NOT 1, v0xae5880_0, C4<0>, C4<0>, C4<0>;
L_0xae92e0 .functor NOT 1, v0xae5920_0, C4<0>, C4<0>, C4<0>;
L_0xae94c0 .functor NOT 1, v0xae5a60_0, C4<0>, C4<0>, C4<0>;
L_0xae96d0 .functor NOT 1, v0xae5b50_0, C4<0>, C4<0>, C4<0>;
L_0xaea6e0 .functor XOR 25, L_0xae98b0, L_0xae9b10, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xae5ef0_0 .net *"_ivl_0", 0 0, L_0xae8f60;  1 drivers
v0xae5fd0_0 .net *"_ivl_12", 0 0, L_0xae94c0;  1 drivers
v0xae60b0_0 .net *"_ivl_16", 0 0, L_0xae96d0;  1 drivers
v0xae61a0_0 .net *"_ivl_4", 0 0, L_0xae9100;  1 drivers
v0xae6280_0 .net *"_ivl_8", 0 0, L_0xae92e0;  1 drivers
v0xae63b0_0 .net "a", 0 0, v0xae57c0_0;  alias, 1 drivers
v0xae64a0_0 .net "b", 0 0, v0xae5880_0;  alias, 1 drivers
v0xae6590_0 .net "c", 0 0, v0xae5920_0;  alias, 1 drivers
v0xae6680_0 .net "d", 0 0, v0xae5a60_0;  alias, 1 drivers
v0xae67b0_0 .net "e", 0 0, v0xae5b50_0;  alias, 1 drivers
v0xae68a0_0 .net "out", 24 0, L_0xaea6e0;  alias, 1 drivers
v0xae6980_0 .net "vec1", 24 0, L_0xae98b0;  1 drivers
v0xae6a60_0 .net "vec1_a", 4 0, L_0xae8fd0;  1 drivers
v0xae6b40_0 .net "vec1_b", 4 0, L_0xae9170;  1 drivers
v0xae6c20_0 .net "vec1_c", 4 0, L_0xae9350;  1 drivers
v0xae6d00_0 .net "vec1_d", 4 0, L_0xae9530;  1 drivers
v0xae6de0_0 .net "vec1_e", 4 0, L_0xae9740;  1 drivers
v0xae6ec0_0 .net "vec2", 24 0, L_0xae9b10;  1 drivers
LS_0xae8fd0_0_0 .concat [ 1 1 1 1], L_0xae8f60, L_0xae8f60, L_0xae8f60, L_0xae8f60;
LS_0xae8fd0_0_4 .concat [ 1 0 0 0], L_0xae8f60;
L_0xae8fd0 .concat [ 4 1 0 0], LS_0xae8fd0_0_0, LS_0xae8fd0_0_4;
LS_0xae9170_0_0 .concat [ 1 1 1 1], L_0xae9100, L_0xae9100, L_0xae9100, L_0xae9100;
LS_0xae9170_0_4 .concat [ 1 0 0 0], L_0xae9100;
L_0xae9170 .concat [ 4 1 0 0], LS_0xae9170_0_0, LS_0xae9170_0_4;
LS_0xae9350_0_0 .concat [ 1 1 1 1], L_0xae92e0, L_0xae92e0, L_0xae92e0, L_0xae92e0;
LS_0xae9350_0_4 .concat [ 1 0 0 0], L_0xae92e0;
L_0xae9350 .concat [ 4 1 0 0], LS_0xae9350_0_0, LS_0xae9350_0_4;
LS_0xae9530_0_0 .concat [ 1 1 1 1], L_0xae94c0, L_0xae94c0, L_0xae94c0, L_0xae94c0;
LS_0xae9530_0_4 .concat [ 1 0 0 0], L_0xae94c0;
L_0xae9530 .concat [ 4 1 0 0], LS_0xae9530_0_0, LS_0xae9530_0_4;
LS_0xae9740_0_0 .concat [ 1 1 1 1], L_0xae96d0, L_0xae96d0, L_0xae96d0, L_0xae96d0;
LS_0xae9740_0_4 .concat [ 1 0 0 0], L_0xae96d0;
L_0xae9740 .concat [ 4 1 0 0], LS_0xae9740_0_0, LS_0xae9740_0_4;
LS_0xae98b0_0_0 .concat [ 5 5 5 5], L_0xae9740, L_0xae9530, L_0xae9350, L_0xae9170;
LS_0xae98b0_0_4 .concat [ 5 0 0 0], L_0xae8fd0;
L_0xae98b0 .concat [ 20 5 0 0], LS_0xae98b0_0_0, LS_0xae98b0_0_4;
LS_0xae9b10_0_0 .concat [ 1 1 1 1], v0xae5b50_0, v0xae5a60_0, v0xae5920_0, v0xae5880_0;
LS_0xae9b10_0_4 .concat [ 1 1 1 1], v0xae57c0_0, v0xae5b50_0, v0xae5a60_0, v0xae5920_0;
LS_0xae9b10_0_8 .concat [ 1 1 1 1], v0xae5880_0, v0xae57c0_0, v0xae5b50_0, v0xae5a60_0;
LS_0xae9b10_0_12 .concat [ 1 1 1 1], v0xae5920_0, v0xae5880_0, v0xae57c0_0, v0xae5b50_0;
LS_0xae9b10_0_16 .concat [ 1 1 1 1], v0xae5a60_0, v0xae5920_0, v0xae5880_0, v0xae57c0_0;
LS_0xae9b10_0_20 .concat [ 1 1 1 1], v0xae5b50_0, v0xae5a60_0, v0xae5920_0, v0xae5880_0;
LS_0xae9b10_0_24 .concat [ 1 0 0 0], v0xae57c0_0;
LS_0xae9b10_1_0 .concat [ 4 4 4 4], LS_0xae9b10_0_0, LS_0xae9b10_0_4, LS_0xae9b10_0_8, LS_0xae9b10_0_12;
LS_0xae9b10_1_4 .concat [ 4 4 1 0], LS_0xae9b10_0_16, LS_0xae9b10_0_20, LS_0xae9b10_0_24;
L_0xae9b10 .concat [ 16 9 0 0], LS_0xae9b10_1_0, LS_0xae9b10_1_4;
S_0xae7060 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0xaa2a60;
 .timescale -12 -12;
E_0xab7110 .event anyedge, v0xae7dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xae7dd0_0;
    %nor/r;
    %assign/vec4 v0xae7dd0_0, 0;
    %wait E_0xab7110;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae5520;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xab7590;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0xae5b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae5a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae5920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae5880_0, 0;
    %assign/vec4 v0xae57c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaa2a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae79f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae7dd0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xaa2a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xae79f0_0;
    %inv;
    %store/vec4 v0xae79f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xaa2a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0xae59c0_0, v0xae8060_0, v0xae7810_0, v0xae78b0_0, v0xae7950_0, v0xae7a90_0, v0xae7b30_0, v0xae7c70_0, v0xae7bd0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xaa2a60;
T_5 ;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xaa2a60;
T_6 ;
    %wait E_0xab7590;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae7d10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae7d10_0, 4, 32;
    %load/vec4 v0xae7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae7d10_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae7d10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae7d10_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xae7c70_0;
    %load/vec4 v0xae7c70_0;
    %load/vec4 v0xae7bd0_0;
    %xor;
    %load/vec4 v0xae7c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae7d10_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xae7d10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae7d10_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/machine/vector5/iter1/response0/top_module.sv";
