// Seed: 174489859
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd27
) (
    input wand id_0
    , id_13,
    input tri _id_1,
    output logic id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11
);
  final begin : LABEL_0
    id_2 = id_0;
  end
  module_0 modCall_1 (
      id_11,
      id_4
  );
  logic [1 : id_1  -  1] id_14;
endmodule
