// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/23/2024 10:28:12"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module UNIT_FINAL (
	clk,
	sys_rst_n,
	ad_in,
	adclk,
	TEM,
	rx,
	ERR,
	tx,
	cs_n,
	K_1,
	K_2,
	K_3,
	K_4,
	LED1,
	LED2,
	LED3,
	LED4,
	LED5,
	LED7,
	LED8,
	LED9,
	LED10);
input 	clk;
input 	sys_rst_n;
input 	ad_in;
output 	adclk;
input 	TEM;
input 	rx;
input 	[3:0] ERR;
output 	tx;
output 	cs_n;
output 	K_1;
output 	K_2;
output 	K_3;
output 	K_4;
output 	LED1;
output 	LED2;
output 	LED3;
output 	LED4;
output 	LED5;
output 	LED7;
output 	LED8;
output 	LED9;
output 	LED10;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UNIT_FINAL_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \ad|clk_div[0]~3 ;
wire \ad|clk_div[0]~3COUT1_15 ;
wire \ad|clk_div[1]~5 ;
wire \ad|clk_div[1]~5COUT1_16 ;
wire \ad|Equal1~0_combout ;
wire \tri_200us[0]~21 ;
wire \tri_200us[0]~21COUT1_35 ;
wire \tri_200us[1]~23 ;
wire \tri_200us[1]~23COUT1_36 ;
wire \tri_200us[2]~13 ;
wire \tri_200us[3]~15 ;
wire \tri_200us[3]~15COUT1_37 ;
wire \tri_200us[4]~17 ;
wire \tri_200us[4]~17COUT1_38 ;
wire \tri_200us[5]~19 ;
wire \tri_200us[5]~19COUT1_39 ;
wire \tri_200us[6]~11 ;
wire \tri_200us[6]~11COUT1_40 ;
wire \tri_200us[7]~9 ;
wire \tri_200us[8]~7 ;
wire \tri_200us[8]~7COUT1_41 ;
wire \tri_200us[9]~5 ;
wire \tri_200us[9]~5COUT1_42 ;
wire \tri_200us[10]~25 ;
wire \tri_200us[10]~25COUT1_43 ;
wire \tri_200us[11]~1 ;
wire \tri_200us[11]~1COUT1_44 ;
wire \tri_200us[12]~3 ;
wire \tri_200us[13]~27 ;
wire \tri_200us[13]~27COUT1_45 ;
wire \tri_200us[14]~29 ;
wire \tri_200us[14]~29COUT1_46 ;
wire \tri_200us[2]~32_combout ;
wire \LessThan2~0_combout ;
wire \ad|always0~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \t[0]~9 ;
wire \t[0]~9COUT1_41 ;
wire \t[1]~11 ;
wire \t[1]~11COUT1_42 ;
wire \t[2]~13 ;
wire \t[2]~13COUT1_43 ;
wire \t[3]~15 ;
wire \t[3]~15COUT1_44 ;
wire \t[4]~17 ;
wire \t[5]~19 ;
wire \t[5]~19COUT1_45 ;
wire \t[6]~21 ;
wire \t[6]~21COUT1_46 ;
wire \t[7]~23 ;
wire \t[7]~23COUT1_47 ;
wire \t[8]~25 ;
wire \t[8]~25COUT1_48 ;
wire \t[9]~27 ;
wire \t[10]~29 ;
wire \t[10]~29COUT1_49 ;
wire \t[11]~31 ;
wire \t[11]~31COUT1_50 ;
wire \t[12]~33 ;
wire \t[12]~33COUT1_51 ;
wire \t[13]~35 ;
wire \t[13]~35COUT1_52 ;
wire \t[14]~37 ;
wire \t[15]~39 ;
wire \t[15]~39COUT1_53 ;
wire \t[16]~1 ;
wire \t[16]~1COUT1_54 ;
wire \t[17]~3 ;
wire \t[17]~3COUT1_55 ;
wire \t[18]~5 ;
wire \t[18]~5COUT1_56 ;
wire \LessThan0~0_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~4_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan3~0_combout ;
wire \LessThan1~1_combout ;
wire \tri_200us[2]~33_combout ;
wire \ad|always0~3_combout ;
wire \ad|always0~4_combout ;
wire \ad|always0~5_combout ;
wire \ad|always0~6_combout ;
wire \ad|always0~1_combout ;
wire \ad|always0~2_combout ;
wire \ad|cs_n~regout ;
wire \ad|clk_div[2]~9 ;
wire \ad|clk_div[2]~9COUT1_17 ;
wire \ad|clk_div[3]~7 ;
wire \ad|clk_div[2]~12_combout ;
wire \ad|clk_div[2]~13_combout ;
wire \ad|clk_div[4]~1 ;
wire \ad|clk_div[4]~1COUT1_18 ;
wire \ad|Equal1~1_combout ;
wire \ad|ad_count[3]~2_combout ;
wire \ad|ad_count[3]~3_combout ;
wire \~GND~combout ;
wire \ad|ad_count[0]~11 ;
wire \ad|ad_count[0]~11COUT1_13 ;
wire \ad|ad_count[1]~9 ;
wire \ad|ad_count[1]~9COUT1_14 ;
wire \ad|ad_count[2]~7 ;
wire \ad|ad_count[2]~7COUT1_15 ;
wire \ad|ad_count[3]~5 ;
wire \ad|ad_count[3]~5COUT1_16 ;
wire \ad|rsr[15]~0_combout ;
wire \ad|adclk~0_combout ;
wire \ad|adclk~regout ;
wire \sys_rst_n~combout ;
wire \rx~combout ;
wire \rs232|uart_rx_inst|rx_reg1~regout ;
wire \rs232|uart_rx_inst|rx_reg2~regout ;
wire \rs232|uart_rx_inst|rx_reg3~regout ;
wire \rs232|uart_rx_inst|start_nedge~regout ;
wire \rs232|uart_rx_inst|always4~1 ;
wire \rs232|uart_rx_inst|work_en~regout ;
wire \rs232|uart_rx_inst|baud_cnt[0]~17 ;
wire \rs232|uart_rx_inst|baud_cnt[1]~13 ;
wire \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ;
wire \rs232|uart_rx_inst|baud_cnt[2]~19 ;
wire \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ;
wire \rs232|uart_rx_inst|baud_cnt[3]~1 ;
wire \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ;
wire \rs232|uart_rx_inst|baud_cnt[4]~3 ;
wire \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ;
wire \rs232|uart_rx_inst|Equal1~2_combout ;
wire \rs232|uart_rx_inst|baud_cnt[5]~15 ;
wire \rs232|uart_rx_inst|baud_cnt[6]~25 ;
wire \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ;
wire \rs232|uart_rx_inst|baud_cnt[7]~5 ;
wire \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ;
wire \rs232|uart_rx_inst|baud_cnt[8]~7 ;
wire \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ;
wire \rs232|uart_rx_inst|baud_cnt[9]~9 ;
wire \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ;
wire \rs232|uart_rx_inst|baud_cnt[10]~11 ;
wire \rs232|uart_rx_inst|baud_cnt[11]~21 ;
wire \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ;
wire \rs232|uart_rx_inst|Equal1~3_combout ;
wire \rs232|uart_rx_inst|Equal1~0_combout ;
wire \rs232|uart_rx_inst|Equal1~1_combout ;
wire \rs232|uart_rx_inst|always5~0_combout ;
wire \rs232|uart_rx_inst|Equal2~0_combout ;
wire \rs232|uart_rx_inst|Equal2~1_combout ;
wire \rs232|uart_rx_inst|bit_flag~regout ;
wire \rs232|uart_rx_inst|Add1~15_combout ;
wire \rs232|uart_rx_inst|Add1~17 ;
wire \rs232|uart_rx_inst|Add1~17COUT1_21 ;
wire \rs232|uart_rx_inst|Add1~10_combout ;
wire \rs232|uart_rx_inst|Add1~12 ;
wire \rs232|uart_rx_inst|Add1~12COUT1_22 ;
wire \rs232|uart_rx_inst|Add1~5_combout ;
wire \rs232|uart_rx_inst|always4~0 ;
wire \rs232|uart_rx_inst|Add1~7 ;
wire \rs232|uart_rx_inst|Add1~7COUT1_23 ;
wire \rs232|uart_rx_inst|Add1~0_combout ;
wire \rs232|uart_rx_inst|rx_flag~regout ;
wire \rs232|uart_rx_inst|po_flag~regout ;
wire \rs232|uart_tx_inst|always3~0_combout ;
wire \rs232|uart_tx_inst|Add1~0_combout ;
wire \rs232|uart_tx_inst|Add1~1_combout ;
wire \rs232|uart_tx_inst|always0~4_combout ;
wire \rs232|uart_tx_inst|always0~5_combout ;
wire \rs232|uart_tx_inst|always0~6_combout ;
wire \rs232|uart_tx_inst|work_en~regout ;
wire \rs232|uart_tx_inst|baud_cnt[0]~1 ;
wire \rs232|uart_tx_inst|baud_cnt[1]~3 ;
wire \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ;
wire \rs232|uart_tx_inst|baud_cnt[2]~21 ;
wire \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ;
wire \rs232|uart_tx_inst|baud_cnt[3]~5 ;
wire \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ;
wire \rs232|uart_tx_inst|baud_cnt[4]~7 ;
wire \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ;
wire \rs232|uart_tx_inst|baud_cnt[5]~9 ;
wire \rs232|uart_tx_inst|baud_cnt[6]~23 ;
wire \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ;
wire \rs232|uart_tx_inst|baud_cnt[7]~11 ;
wire \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ;
wire \rs232|uart_tx_inst|baud_cnt[8]~13 ;
wire \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ;
wire \rs232|uart_tx_inst|baud_cnt[9]~15 ;
wire \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ;
wire \rs232|uart_tx_inst|baud_cnt[10]~17 ;
wire \rs232|uart_tx_inst|baud_cnt[11]~19 ;
wire \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ;
wire \rs232|uart_tx_inst|Equal1~3_combout ;
wire \rs232|uart_tx_inst|Equal1~1_combout ;
wire \rs232|uart_tx_inst|Equal1~0_combout ;
wire \rs232|uart_tx_inst|Equal1~2_combout ;
wire \rs232|uart_tx_inst|always1~0_combout ;
wire \rs232|uart_tx_inst|bit_flag~regout ;
wire \rs232|uart_rx_inst|always8~0_combout ;
wire \rs232|uart_tx_inst|tx~0 ;
wire \rs232|uart_tx_inst|tx~1 ;
wire \rs232|uart_tx_inst|Mux0~0 ;
wire \rs232|uart_tx_inst|Mux0~1 ;
wire \rs232|uart_tx_inst|tx~2_combout ;
wire \rs232|uart_tx_inst|tx~3 ;
wire \rs232|uart_tx_inst|tx~regout ;
wire \TEM~combout ;
wire \DoublePulse1|cnt_1us[0]~5 ;
wire \DoublePulse1|cnt_1us[0]~5COUT1_18 ;
wire \DoublePulse1|cnt_1us[1]~7 ;
wire \DoublePulse1|cnt_1us[1]~7COUT1_19 ;
wire \DoublePulse1|cnt_1us[2]~1 ;
wire \DoublePulse1|cnt_1us[2]~1COUT1_20 ;
wire \DoublePulse1|Equal0~0_combout ;
wire \DoublePulse1|cnt_1us[3]~16 ;
wire \DoublePulse1|cnt_1us[3]~3 ;
wire \DoublePulse1|cnt_1us[3]~3COUT1_21 ;
wire \DoublePulse1|cnt_1us[4]~9 ;
wire \DoublePulse1|cnt_1us[5]~13 ;
wire \DoublePulse1|cnt_1us[5]~13COUT1_22 ;
wire \DoublePulse1|cnt_1us[6]~15 ;
wire \DoublePulse1|cnt_1us[6]~15COUT1_23 ;
wire \DoublePulse1|Equal0~1_combout ;
wire \DoublePulse1|cnt_shake[0]~9 ;
wire \DoublePulse1|cnt_shake[0]~9COUT1_20 ;
wire \DoublePulse1|cnt_shake[1]~11 ;
wire \DoublePulse1|cnt_shake[1]~11COUT1_21 ;
wire \DoublePulse1|cnt_shake[2]~13 ;
wire \DoublePulse1|cnt_shake[2]~13COUT1_22 ;
wire \DoublePulse1|cnt_shake[3]~15 ;
wire \DoublePulse1|cnt_shake[3]~15COUT1_23 ;
wire \DoublePulse1|cnt_shake[4]~1 ;
wire \DoublePulse1|cnt_shake[5]~3 ;
wire \DoublePulse1|cnt_shake[5]~3COUT1_24 ;
wire \DoublePulse1|cnt_shake[6]~5 ;
wire \DoublePulse1|cnt_shake[6]~5COUT1_25 ;
wire \DoublePulse1|cnt_shake[6]~16_combout ;
wire \DoublePulse1|cnt_shake[6]~17_combout ;
wire \DoublePulse1|cnt_shake[6]~18_combout ;
wire \DoublePulse1|K1~1_combout ;
wire \DoublePulse1|cnt_lowshake[0]~3 ;
wire \DoublePulse1|cnt_lowshake[0]~3COUT1_20 ;
wire \DoublePulse1|cnt_lowshake[1]~5 ;
wire \DoublePulse1|cnt_lowshake[1]~5COUT1_21 ;
wire \DoublePulse1|cnt_lowshake[2]~1 ;
wire \DoublePulse1|cnt_lowshake[2]~1COUT1_22 ;
wire \DoublePulse1|cnt_lowshake[3]~9 ;
wire \DoublePulse1|cnt_lowshake[3]~9COUT1_23 ;
wire \DoublePulse1|cnt_lowshake[4]~11 ;
wire \DoublePulse1|cnt_lowshake[5]~13 ;
wire \DoublePulse1|cnt_lowshake[5]~13COUT1_24 ;
wire \DoublePulse1|cnt_lowshake[6]~15 ;
wire \DoublePulse1|cnt_lowshake[6]~15COUT1_25 ;
wire \DoublePulse1|cnt_lowshake[0]~16_combout ;
wire \DoublePulse1|cnt_lowshake[0]~17_combout ;
wire \DoublePulse1|cnt_lowshake[0]~18_combout ;
wire \DoublePulse1|K1~3_combout ;
wire \DoublePulse1|K1~4_combout ;
wire \DoublePulse1|K1~2_combout ;
wire \DoublePulse1|K1~0_combout ;
wire \DoublePulse1|K1~regout ;
wire \ad_in~combout ;
wire \ad|rsr[15]~1_combout ;
wire \LessThan8~1 ;
wire \LessThan8~0 ;
wire \LessThan8~2 ;
wire \LessThan10~1 ;
wire \LessThan10~0 ;
wire \LessThan10~2 ;
wire \LED2_reg~0 ;
wire \LED2_reg~1_combout ;
wire \LED1_reg~2 ;
wire \LessThan3~6_combout ;
wire \LessThan8~3 ;
wire \LessThan8~4_combout ;
wire \always2~2 ;
wire \LessThan6~0_combout ;
wire \always2~0 ;
wire \always2~1_combout ;
wire \always2~3_combout ;
wire \LED1_reg~4_combout ;
wire \LED1_reg~regout ;
wire \LED2_reg~2_combout ;
wire \LED2_reg~regout ;
wire \LED3_reg~0_combout ;
wire \LED3_reg~regout ;
wire \LED4_reg~regout ;
wire \err4|signal_in_dly~regout ;
wire \err4|always1~0_combout ;
wire \err4|count[5]~14_combout ;
wire \err4|count[0]~18 ;
wire \err4|count[0]~18COUT1_20 ;
wire \err4|count[1]~16 ;
wire \err4|count[1]~16COUT1_21 ;
wire \err4|count[2]~1 ;
wire \err4|count[2]~1COUT1_22 ;
wire \err4|count[3]~3 ;
wire \err4|count[3]~3COUT1_23 ;
wire \err4|count[4]~5 ;
wire \err4|count[5]~7 ;
wire \err4|count[5]~7COUT1_24 ;
wire \err4|count[6]~9 ;
wire \err4|count[6]~9COUT1_25 ;
wire \err4|count[7]~11 ;
wire \err4|count[7]~11COUT1_26 ;
wire \err4|LessThan0~0_combout ;
wire \err4|LessThan0~1_combout ;
wire \err4|signal_out~regout ;
wire \err3|signal_in_dly~regout ;
wire \err3|always1~0_combout ;
wire \err3|count[3]~14_combout ;
wire \err3|count[0]~18 ;
wire \err3|count[0]~18COUT1_20 ;
wire \err3|count[1]~16 ;
wire \err3|count[1]~16COUT1_21 ;
wire \err3|count[2]~1 ;
wire \err3|count[2]~1COUT1_22 ;
wire \err3|count[3]~3 ;
wire \err3|count[3]~3COUT1_23 ;
wire \err3|count[4]~5 ;
wire \err3|count[5]~7 ;
wire \err3|count[5]~7COUT1_24 ;
wire \err3|count[6]~9 ;
wire \err3|count[6]~9COUT1_25 ;
wire \err3|count[7]~11 ;
wire \err3|count[7]~11COUT1_26 ;
wire \err3|LessThan0~0_combout ;
wire \err3|LessThan0~1_combout ;
wire \err3|signal_out~regout ;
wire \err2|signal_in_dly~regout ;
wire \err2|always1~0_combout ;
wire \err2|count[0]~14_combout ;
wire \err2|count[0]~18 ;
wire \err2|count[0]~18COUT1_20 ;
wire \err2|count[1]~16 ;
wire \err2|count[1]~16COUT1_21 ;
wire \err2|count[2]~1 ;
wire \err2|count[2]~1COUT1_22 ;
wire \err2|count[3]~3 ;
wire \err2|count[3]~3COUT1_23 ;
wire \err2|count[4]~5 ;
wire \err2|count[5]~7 ;
wire \err2|count[5]~7COUT1_24 ;
wire \err2|count[6]~9 ;
wire \err2|count[6]~9COUT1_25 ;
wire \err2|count[7]~11 ;
wire \err2|count[7]~11COUT1_26 ;
wire \err2|LessThan0~0_combout ;
wire \err2|LessThan0~1_combout ;
wire \err2|signal_out~regout ;
wire \err1|signal_in_dly~regout ;
wire \err1|always1~0_combout ;
wire \err1|count[3]~14_combout ;
wire \err1|count[0]~18 ;
wire \err1|count[0]~18COUT1_20 ;
wire \err1|count[1]~16 ;
wire \err1|count[1]~16COUT1_21 ;
wire \err1|count[2]~1 ;
wire \err1|count[2]~1COUT1_22 ;
wire \err1|count[3]~3 ;
wire \err1|count[3]~3COUT1_23 ;
wire \err1|count[4]~5 ;
wire \err1|count[5]~7 ;
wire \err1|count[5]~7COUT1_24 ;
wire \err1|count[6]~9 ;
wire \err1|count[6]~9COUT1_25 ;
wire \err1|count[7]~11 ;
wire \err1|count[7]~11COUT1_26 ;
wire \err1|LessThan0~0_combout ;
wire \err1|LessThan0~1_combout ;
wire \err1|signal_out~regout ;
wire [12:0] \rs232|uart_tx_inst|baud_cnt ;
wire [7:0] \DoublePulse1|cnt_shake ;
wire [5:0] \ad|clk_div ;
wire [7:0] \DoublePulse1|cnt_lowshake ;
wire [7:0] \rs232|uart_rx_inst|rx_data ;
wire [4:0] \ad|ad_count ;
wire [3:0] \rs232|uart_tx_inst|bit_cnt ;
wire [7:0] \rs232|uart_rx_inst|po_data ;
wire [15:0] tri_200us;
wire [19:0] t;
wire [15:0] \ad|volt ;
wire [8:0] \err4|count ;
wire [3:0] \ERR~combout ;
wire [8:0] \err3|count ;
wire [7:0] \DoublePulse1|cnt_1us ;
wire [8:0] \err2|count ;
wire [8:0] \err1|count ;
wire [15:0] \ad|rsr ;
wire [3:0] \rs232|uart_rx_inst|bit_cnt ;
wire [1:0] \DoublePulse4|sigin_syn ;
wire [12:0] \rs232|uart_rx_inst|baud_cnt ;


// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \ad|clk_div[0] (
// Equation(s):
// \ad|clk_div [0] = DFFEAS(((!\ad|clk_div [0])), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[0]~3  = CARRY(((\ad|clk_div [0])))
// \ad|clk_div[0]~3COUT1_15  = CARRY(((\ad|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [0]),
	.cout(),
	.cout0(\ad|clk_div[0]~3 ),
	.cout1(\ad|clk_div[0]~3COUT1_15 ));
// synopsys translate_off
defparam \ad|clk_div[0] .lut_mask = "33cc";
defparam \ad|clk_div[0] .operation_mode = "arithmetic";
defparam \ad|clk_div[0] .output_mode = "reg_only";
defparam \ad|clk_div[0] .register_cascade_mode = "off";
defparam \ad|clk_div[0] .sum_lutc_input = "datac";
defparam \ad|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \ad|clk_div[1] (
// Equation(s):
// \ad|clk_div [1] = DFFEAS((\ad|clk_div [1] $ ((\ad|clk_div[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[1]~5  = CARRY(((!\ad|clk_div[0]~3 ) # (!\ad|clk_div [1])))
// \ad|clk_div[1]~5COUT1_16  = CARRY(((!\ad|clk_div[0]~3COUT1_15 ) # (!\ad|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[0]~3 ),
	.cin1(\ad|clk_div[0]~3COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [1]),
	.cout(),
	.cout0(\ad|clk_div[1]~5 ),
	.cout1(\ad|clk_div[1]~5COUT1_16 ));
// synopsys translate_off
defparam \ad|clk_div[1] .cin0_used = "true";
defparam \ad|clk_div[1] .cin1_used = "true";
defparam \ad|clk_div[1] .lut_mask = "3c3f";
defparam \ad|clk_div[1] .operation_mode = "arithmetic";
defparam \ad|clk_div[1] .output_mode = "reg_only";
defparam \ad|clk_div[1] .register_cascade_mode = "off";
defparam \ad|clk_div[1] .sum_lutc_input = "cin";
defparam \ad|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \ad|clk_div[2] (
// Equation(s):
// \ad|clk_div [2] = DFFEAS(\ad|clk_div [2] $ ((((!\ad|clk_div[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[2]~9  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5 ))))
// \ad|clk_div[2]~9COUT1_17  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5COUT1_16 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[1]~5 ),
	.cin1(\ad|clk_div[1]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [2]),
	.cout(),
	.cout0(\ad|clk_div[2]~9 ),
	.cout1(\ad|clk_div[2]~9COUT1_17 ));
// synopsys translate_off
defparam \ad|clk_div[2] .cin0_used = "true";
defparam \ad|clk_div[2] .cin1_used = "true";
defparam \ad|clk_div[2] .lut_mask = "a50a";
defparam \ad|clk_div[2] .operation_mode = "arithmetic";
defparam \ad|clk_div[2] .output_mode = "reg_only";
defparam \ad|clk_div[2] .register_cascade_mode = "off";
defparam \ad|clk_div[2] .sum_lutc_input = "cin";
defparam \ad|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \ad|Equal1~0 (
// Equation(s):
// \ad|Equal1~0_combout  = (\ad|clk_div [2] & (\ad|clk_div [1] & ((\ad|clk_div [0]))))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~0 .lut_mask = "8800";
defparam \ad|Equal1~0 .operation_mode = "normal";
defparam \ad|Equal1~0 .output_mode = "comb_only";
defparam \ad|Equal1~0 .register_cascade_mode = "off";
defparam \ad|Equal1~0 .sum_lutc_input = "datac";
defparam \ad|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \tri_200us[0] (
// Equation(s):
// tri_200us[0] = DFFEAS(((!tri_200us[0])), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[0]~21  = CARRY(((tri_200us[0])))
// \tri_200us[0]~21COUT1_35  = CARRY(((tri_200us[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[0]),
	.cout(),
	.cout0(\tri_200us[0]~21 ),
	.cout1(\tri_200us[0]~21COUT1_35 ));
// synopsys translate_off
defparam \tri_200us[0] .lut_mask = "33cc";
defparam \tri_200us[0] .operation_mode = "arithmetic";
defparam \tri_200us[0] .output_mode = "reg_only";
defparam \tri_200us[0] .register_cascade_mode = "off";
defparam \tri_200us[0] .sum_lutc_input = "datac";
defparam \tri_200us[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \tri_200us[1] (
// Equation(s):
// tri_200us[1] = DFFEAS(tri_200us[1] $ ((((\tri_200us[0]~21 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[1]~23  = CARRY(((!\tri_200us[0]~21 )) # (!tri_200us[1]))
// \tri_200us[1]~23COUT1_36  = CARRY(((!\tri_200us[0]~21COUT1_35 )) # (!tri_200us[1]))

	.clk(\clk~combout ),
	.dataa(tri_200us[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[0]~21 ),
	.cin1(\tri_200us[0]~21COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[1]),
	.cout(),
	.cout0(\tri_200us[1]~23 ),
	.cout1(\tri_200us[1]~23COUT1_36 ));
// synopsys translate_off
defparam \tri_200us[1] .cin0_used = "true";
defparam \tri_200us[1] .cin1_used = "true";
defparam \tri_200us[1] .lut_mask = "5a5f";
defparam \tri_200us[1] .operation_mode = "arithmetic";
defparam \tri_200us[1] .output_mode = "reg_only";
defparam \tri_200us[1] .register_cascade_mode = "off";
defparam \tri_200us[1] .sum_lutc_input = "cin";
defparam \tri_200us[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \tri_200us[2] (
// Equation(s):
// tri_200us[2] = DFFEAS(tri_200us[2] $ ((((!\tri_200us[1]~23 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[2]~13  = CARRY((tri_200us[2] & ((!\tri_200us[1]~23COUT1_36 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[1]~23 ),
	.cin1(\tri_200us[1]~23COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[2]),
	.cout(\tri_200us[2]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2] .cin0_used = "true";
defparam \tri_200us[2] .cin1_used = "true";
defparam \tri_200us[2] .lut_mask = "a50a";
defparam \tri_200us[2] .operation_mode = "arithmetic";
defparam \tri_200us[2] .output_mode = "reg_only";
defparam \tri_200us[2] .register_cascade_mode = "off";
defparam \tri_200us[2] .sum_lutc_input = "cin";
defparam \tri_200us[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \tri_200us[3] (
// Equation(s):
// tri_200us[3] = DFFEAS(tri_200us[3] $ ((((\tri_200us[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[3]~15  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))
// \tri_200us[3]~15COUT1_37  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))

	.clk(\clk~combout ),
	.dataa(tri_200us[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[3]),
	.cout(),
	.cout0(\tri_200us[3]~15 ),
	.cout1(\tri_200us[3]~15COUT1_37 ));
// synopsys translate_off
defparam \tri_200us[3] .cin_used = "true";
defparam \tri_200us[3] .lut_mask = "5a5f";
defparam \tri_200us[3] .operation_mode = "arithmetic";
defparam \tri_200us[3] .output_mode = "reg_only";
defparam \tri_200us[3] .register_cascade_mode = "off";
defparam \tri_200us[3] .sum_lutc_input = "cin";
defparam \tri_200us[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \tri_200us[4] (
// Equation(s):
// tri_200us[4] = DFFEAS((tri_200us[4] $ ((!(!\tri_200us[2]~13  & \tri_200us[3]~15 ) # (\tri_200us[2]~13  & \tri_200us[3]~15COUT1_37 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[4]~17  = CARRY(((tri_200us[4] & !\tri_200us[3]~15 )))
// \tri_200us[4]~17COUT1_38  = CARRY(((tri_200us[4] & !\tri_200us[3]~15COUT1_37 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[3]~15 ),
	.cin1(\tri_200us[3]~15COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[4]),
	.cout(),
	.cout0(\tri_200us[4]~17 ),
	.cout1(\tri_200us[4]~17COUT1_38 ));
// synopsys translate_off
defparam \tri_200us[4] .cin0_used = "true";
defparam \tri_200us[4] .cin1_used = "true";
defparam \tri_200us[4] .cin_used = "true";
defparam \tri_200us[4] .lut_mask = "c30c";
defparam \tri_200us[4] .operation_mode = "arithmetic";
defparam \tri_200us[4] .output_mode = "reg_only";
defparam \tri_200us[4] .register_cascade_mode = "off";
defparam \tri_200us[4] .sum_lutc_input = "cin";
defparam \tri_200us[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \tri_200us[5] (
// Equation(s):
// tri_200us[5] = DFFEAS((tri_200us[5] $ (((!\tri_200us[2]~13  & \tri_200us[4]~17 ) # (\tri_200us[2]~13  & \tri_200us[4]~17COUT1_38 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[5]~19  = CARRY(((!\tri_200us[4]~17 ) # (!tri_200us[5])))
// \tri_200us[5]~19COUT1_39  = CARRY(((!\tri_200us[4]~17COUT1_38 ) # (!tri_200us[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[4]~17 ),
	.cin1(\tri_200us[4]~17COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[5]),
	.cout(),
	.cout0(\tri_200us[5]~19 ),
	.cout1(\tri_200us[5]~19COUT1_39 ));
// synopsys translate_off
defparam \tri_200us[5] .cin0_used = "true";
defparam \tri_200us[5] .cin1_used = "true";
defparam \tri_200us[5] .cin_used = "true";
defparam \tri_200us[5] .lut_mask = "3c3f";
defparam \tri_200us[5] .operation_mode = "arithmetic";
defparam \tri_200us[5] .output_mode = "reg_only";
defparam \tri_200us[5] .register_cascade_mode = "off";
defparam \tri_200us[5] .sum_lutc_input = "cin";
defparam \tri_200us[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \tri_200us[6] (
// Equation(s):
// tri_200us[6] = DFFEAS(tri_200us[6] $ ((((!(!\tri_200us[2]~13  & \tri_200us[5]~19 ) # (\tri_200us[2]~13  & \tri_200us[5]~19COUT1_39 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[6]~11  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19 ))))
// \tri_200us[6]~11COUT1_40  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19COUT1_39 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[5]~19 ),
	.cin1(\tri_200us[5]~19COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[6]),
	.cout(),
	.cout0(\tri_200us[6]~11 ),
	.cout1(\tri_200us[6]~11COUT1_40 ));
// synopsys translate_off
defparam \tri_200us[6] .cin0_used = "true";
defparam \tri_200us[6] .cin1_used = "true";
defparam \tri_200us[6] .cin_used = "true";
defparam \tri_200us[6] .lut_mask = "a50a";
defparam \tri_200us[6] .operation_mode = "arithmetic";
defparam \tri_200us[6] .output_mode = "reg_only";
defparam \tri_200us[6] .register_cascade_mode = "off";
defparam \tri_200us[6] .sum_lutc_input = "cin";
defparam \tri_200us[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \tri_200us[7] (
// Equation(s):
// tri_200us[7] = DFFEAS((tri_200us[7] $ (((!\tri_200us[2]~13  & \tri_200us[6]~11 ) # (\tri_200us[2]~13  & \tri_200us[6]~11COUT1_40 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[7]~9  = CARRY(((!\tri_200us[6]~11COUT1_40 ) # (!tri_200us[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[6]~11 ),
	.cin1(\tri_200us[6]~11COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[7]),
	.cout(\tri_200us[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[7] .cin0_used = "true";
defparam \tri_200us[7] .cin1_used = "true";
defparam \tri_200us[7] .cin_used = "true";
defparam \tri_200us[7] .lut_mask = "3c3f";
defparam \tri_200us[7] .operation_mode = "arithmetic";
defparam \tri_200us[7] .output_mode = "reg_only";
defparam \tri_200us[7] .register_cascade_mode = "off";
defparam \tri_200us[7] .sum_lutc_input = "cin";
defparam \tri_200us[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \tri_200us[8] (
// Equation(s):
// tri_200us[8] = DFFEAS((tri_200us[8] $ ((!\tri_200us[7]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[8]~7  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))
// \tri_200us[8]~7COUT1_41  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[8]),
	.cout(),
	.cout0(\tri_200us[8]~7 ),
	.cout1(\tri_200us[8]~7COUT1_41 ));
// synopsys translate_off
defparam \tri_200us[8] .cin_used = "true";
defparam \tri_200us[8] .lut_mask = "c30c";
defparam \tri_200us[8] .operation_mode = "arithmetic";
defparam \tri_200us[8] .output_mode = "reg_only";
defparam \tri_200us[8] .register_cascade_mode = "off";
defparam \tri_200us[8] .sum_lutc_input = "cin";
defparam \tri_200us[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \tri_200us[9] (
// Equation(s):
// tri_200us[9] = DFFEAS((tri_200us[9] $ (((!\tri_200us[7]~9  & \tri_200us[8]~7 ) # (\tri_200us[7]~9  & \tri_200us[8]~7COUT1_41 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[9]~5  = CARRY(((!\tri_200us[8]~7 ) # (!tri_200us[9])))
// \tri_200us[9]~5COUT1_42  = CARRY(((!\tri_200us[8]~7COUT1_41 ) # (!tri_200us[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[8]~7 ),
	.cin1(\tri_200us[8]~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[9]),
	.cout(),
	.cout0(\tri_200us[9]~5 ),
	.cout1(\tri_200us[9]~5COUT1_42 ));
// synopsys translate_off
defparam \tri_200us[9] .cin0_used = "true";
defparam \tri_200us[9] .cin1_used = "true";
defparam \tri_200us[9] .cin_used = "true";
defparam \tri_200us[9] .lut_mask = "3c3f";
defparam \tri_200us[9] .operation_mode = "arithmetic";
defparam \tri_200us[9] .output_mode = "reg_only";
defparam \tri_200us[9] .register_cascade_mode = "off";
defparam \tri_200us[9] .sum_lutc_input = "cin";
defparam \tri_200us[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \tri_200us[10] (
// Equation(s):
// tri_200us[10] = DFFEAS((tri_200us[10] $ ((!(!\tri_200us[7]~9  & \tri_200us[9]~5 ) # (\tri_200us[7]~9  & \tri_200us[9]~5COUT1_42 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[10]~25  = CARRY(((tri_200us[10] & !\tri_200us[9]~5 )))
// \tri_200us[10]~25COUT1_43  = CARRY(((tri_200us[10] & !\tri_200us[9]~5COUT1_42 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[9]~5 ),
	.cin1(\tri_200us[9]~5COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[10]),
	.cout(),
	.cout0(\tri_200us[10]~25 ),
	.cout1(\tri_200us[10]~25COUT1_43 ));
// synopsys translate_off
defparam \tri_200us[10] .cin0_used = "true";
defparam \tri_200us[10] .cin1_used = "true";
defparam \tri_200us[10] .cin_used = "true";
defparam \tri_200us[10] .lut_mask = "c30c";
defparam \tri_200us[10] .operation_mode = "arithmetic";
defparam \tri_200us[10] .output_mode = "reg_only";
defparam \tri_200us[10] .register_cascade_mode = "off";
defparam \tri_200us[10] .sum_lutc_input = "cin";
defparam \tri_200us[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \tri_200us[11] (
// Equation(s):
// tri_200us[11] = DFFEAS(tri_200us[11] $ (((((!\tri_200us[7]~9  & \tri_200us[10]~25 ) # (\tri_200us[7]~9  & \tri_200us[10]~25COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[11]~1  = CARRY(((!\tri_200us[10]~25 )) # (!tri_200us[11]))
// \tri_200us[11]~1COUT1_44  = CARRY(((!\tri_200us[10]~25COUT1_43 )) # (!tri_200us[11]))

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[10]~25 ),
	.cin1(\tri_200us[10]~25COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[11]),
	.cout(),
	.cout0(\tri_200us[11]~1 ),
	.cout1(\tri_200us[11]~1COUT1_44 ));
// synopsys translate_off
defparam \tri_200us[11] .cin0_used = "true";
defparam \tri_200us[11] .cin1_used = "true";
defparam \tri_200us[11] .cin_used = "true";
defparam \tri_200us[11] .lut_mask = "5a5f";
defparam \tri_200us[11] .operation_mode = "arithmetic";
defparam \tri_200us[11] .output_mode = "reg_only";
defparam \tri_200us[11] .register_cascade_mode = "off";
defparam \tri_200us[11] .sum_lutc_input = "cin";
defparam \tri_200us[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \tri_200us[12] (
// Equation(s):
// tri_200us[12] = DFFEAS(tri_200us[12] $ ((((!(!\tri_200us[7]~9  & \tri_200us[11]~1 ) # (\tri_200us[7]~9  & \tri_200us[11]~1COUT1_44 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[12]~3  = CARRY((tri_200us[12] & ((!\tri_200us[11]~1COUT1_44 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[11]~1 ),
	.cin1(\tri_200us[11]~1COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[12]),
	.cout(\tri_200us[12]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12] .cin0_used = "true";
defparam \tri_200us[12] .cin1_used = "true";
defparam \tri_200us[12] .cin_used = "true";
defparam \tri_200us[12] .lut_mask = "a50a";
defparam \tri_200us[12] .operation_mode = "arithmetic";
defparam \tri_200us[12] .output_mode = "reg_only";
defparam \tri_200us[12] .register_cascade_mode = "off";
defparam \tri_200us[12] .sum_lutc_input = "cin";
defparam \tri_200us[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \tri_200us[13] (
// Equation(s):
// tri_200us[13] = DFFEAS(tri_200us[13] $ ((((\tri_200us[12]~3 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[13]~27  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))
// \tri_200us[13]~27COUT1_45  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))

	.clk(\clk~combout ),
	.dataa(tri_200us[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[13]),
	.cout(),
	.cout0(\tri_200us[13]~27 ),
	.cout1(\tri_200us[13]~27COUT1_45 ));
// synopsys translate_off
defparam \tri_200us[13] .cin_used = "true";
defparam \tri_200us[13] .lut_mask = "5a5f";
defparam \tri_200us[13] .operation_mode = "arithmetic";
defparam \tri_200us[13] .output_mode = "reg_only";
defparam \tri_200us[13] .register_cascade_mode = "off";
defparam \tri_200us[13] .sum_lutc_input = "cin";
defparam \tri_200us[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \tri_200us[14] (
// Equation(s):
// tri_200us[14] = DFFEAS(tri_200us[14] $ ((((!(!\tri_200us[12]~3  & \tri_200us[13]~27 ) # (\tri_200us[12]~3  & \tri_200us[13]~27COUT1_45 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )
// \tri_200us[14]~29  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27 ))))
// \tri_200us[14]~29COUT1_46  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27COUT1_45 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[13]~27 ),
	.cin1(\tri_200us[13]~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[14]),
	.cout(),
	.cout0(\tri_200us[14]~29 ),
	.cout1(\tri_200us[14]~29COUT1_46 ));
// synopsys translate_off
defparam \tri_200us[14] .cin0_used = "true";
defparam \tri_200us[14] .cin1_used = "true";
defparam \tri_200us[14] .cin_used = "true";
defparam \tri_200us[14] .lut_mask = "a50a";
defparam \tri_200us[14] .operation_mode = "arithmetic";
defparam \tri_200us[14] .output_mode = "reg_only";
defparam \tri_200us[14] .register_cascade_mode = "off";
defparam \tri_200us[14] .sum_lutc_input = "cin";
defparam \tri_200us[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \tri_200us[15] (
// Equation(s):
// tri_200us[15] = DFFEAS((tri_200us[15] $ (((!\tri_200us[12]~3  & \tri_200us[14]~29 ) # (\tri_200us[12]~3  & \tri_200us[14]~29COUT1_46 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[2]~33_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[2]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[14]~29 ),
	.cin1(\tri_200us[14]~29COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[15] .cin0_used = "true";
defparam \tri_200us[15] .cin1_used = "true";
defparam \tri_200us[15] .cin_used = "true";
defparam \tri_200us[15] .lut_mask = "3c3c";
defparam \tri_200us[15] .operation_mode = "normal";
defparam \tri_200us[15] .output_mode = "reg_only";
defparam \tri_200us[15] .register_cascade_mode = "off";
defparam \tri_200us[15] .sum_lutc_input = "cin";
defparam \tri_200us[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \tri_200us[2]~32 (
// Equation(s):
// \tri_200us[2]~32_combout  = ((!tri_200us[15] & (!tri_200us[13] & !tri_200us[14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(tri_200us[13]),
	.datad(tri_200us[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[2]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2]~32 .lut_mask = "0003";
defparam \tri_200us[2]~32 .operation_mode = "normal";
defparam \tri_200us[2]~32 .output_mode = "comb_only";
defparam \tri_200us[2]~32 .register_cascade_mode = "off";
defparam \tri_200us[2]~32 .sum_lutc_input = "datac";
defparam \tri_200us[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (((!tri_200us[9]) # (!tri_200us[8])) # (!tri_200us[10])) # (!tri_200us[11])

	.clk(gnd),
	.dataa(tri_200us[11]),
	.datab(tri_200us[10]),
	.datac(tri_200us[8]),
	.datad(tri_200us[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "7fff";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \ad|always0~0 (
// Equation(s):
// \ad|always0~0_combout  = (tri_200us[2] & (tri_200us[5] & (tri_200us[3] & tri_200us[4])))

	.clk(gnd),
	.dataa(tri_200us[2]),
	.datab(tri_200us[5]),
	.datac(tri_200us[3]),
	.datad(tri_200us[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~0 .lut_mask = "8000";
defparam \ad|always0~0 .operation_mode = "normal";
defparam \ad|always0~0 .output_mode = "comb_only";
defparam \ad|always0~0 .register_cascade_mode = "off";
defparam \ad|always0~0 .sum_lutc_input = "datac";
defparam \ad|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (((!\ad|always0~0_combout ) # (!tri_200us[1])) # (!tri_200us[0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(tri_200us[1]),
	.datad(\ad|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = "3fff";
defparam \LessThan2~1 .operation_mode = "normal";
defparam \LessThan2~1 .output_mode = "comb_only";
defparam \LessThan2~1 .register_cascade_mode = "off";
defparam \LessThan2~1 .sum_lutc_input = "datac";
defparam \LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\LessThan2~0_combout ) # ((!tri_200us[7] & (!tri_200us[6] & \LessThan2~1_combout )))

	.clk(gnd),
	.dataa(tri_200us[7]),
	.datab(tri_200us[6]),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = "f1f0";
defparam \LessThan2~2 .operation_mode = "normal";
defparam \LessThan2~2 .output_mode = "comb_only";
defparam \LessThan2~2 .register_cascade_mode = "off";
defparam \LessThan2~2 .sum_lutc_input = "datac";
defparam \LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \t[0] (
// Equation(s):
// t[0] = DFFEAS(((!t[0])), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[0]~9  = CARRY(((t[0])))
// \t[0]~9COUT1_41  = CARRY(((t[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[0]),
	.cout(),
	.cout0(\t[0]~9 ),
	.cout1(\t[0]~9COUT1_41 ));
// synopsys translate_off
defparam \t[0] .lut_mask = "33cc";
defparam \t[0] .operation_mode = "arithmetic";
defparam \t[0] .output_mode = "reg_only";
defparam \t[0] .register_cascade_mode = "off";
defparam \t[0] .sum_lutc_input = "datac";
defparam \t[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \t[1] (
// Equation(s):
// t[1] = DFFEAS((t[1] $ ((\t[0]~9 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[1]~11  = CARRY(((!\t[0]~9 ) # (!t[1])))
// \t[1]~11COUT1_42  = CARRY(((!\t[0]~9COUT1_41 ) # (!t[1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[0]~9 ),
	.cin1(\t[0]~9COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[1]),
	.cout(),
	.cout0(\t[1]~11 ),
	.cout1(\t[1]~11COUT1_42 ));
// synopsys translate_off
defparam \t[1] .cin0_used = "true";
defparam \t[1] .cin1_used = "true";
defparam \t[1] .lut_mask = "3c3f";
defparam \t[1] .operation_mode = "arithmetic";
defparam \t[1] .output_mode = "reg_only";
defparam \t[1] .register_cascade_mode = "off";
defparam \t[1] .sum_lutc_input = "cin";
defparam \t[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \t[2] (
// Equation(s):
// t[2] = DFFEAS((t[2] $ ((!\t[1]~11 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[2]~13  = CARRY(((t[2] & !\t[1]~11 )))
// \t[2]~13COUT1_43  = CARRY(((t[2] & !\t[1]~11COUT1_42 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[1]~11 ),
	.cin1(\t[1]~11COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[2]),
	.cout(),
	.cout0(\t[2]~13 ),
	.cout1(\t[2]~13COUT1_43 ));
// synopsys translate_off
defparam \t[2] .cin0_used = "true";
defparam \t[2] .cin1_used = "true";
defparam \t[2] .lut_mask = "c30c";
defparam \t[2] .operation_mode = "arithmetic";
defparam \t[2] .output_mode = "reg_only";
defparam \t[2] .register_cascade_mode = "off";
defparam \t[2] .sum_lutc_input = "cin";
defparam \t[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \t[3] (
// Equation(s):
// t[3] = DFFEAS(t[3] $ ((((\t[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[3]~15  = CARRY(((!\t[2]~13 )) # (!t[3]))
// \t[3]~15COUT1_44  = CARRY(((!\t[2]~13COUT1_43 )) # (!t[3]))

	.clk(\clk~combout ),
	.dataa(t[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[2]~13 ),
	.cin1(\t[2]~13COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[3]),
	.cout(),
	.cout0(\t[3]~15 ),
	.cout1(\t[3]~15COUT1_44 ));
// synopsys translate_off
defparam \t[3] .cin0_used = "true";
defparam \t[3] .cin1_used = "true";
defparam \t[3] .lut_mask = "5a5f";
defparam \t[3] .operation_mode = "arithmetic";
defparam \t[3] .output_mode = "reg_only";
defparam \t[3] .register_cascade_mode = "off";
defparam \t[3] .sum_lutc_input = "cin";
defparam \t[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \t[4] (
// Equation(s):
// t[4] = DFFEAS(t[4] $ ((((!\t[3]~15 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[4]~17  = CARRY((t[4] & ((!\t[3]~15COUT1_44 ))))

	.clk(\clk~combout ),
	.dataa(t[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[3]~15 ),
	.cin1(\t[3]~15COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[4]),
	.cout(\t[4]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[4] .cin0_used = "true";
defparam \t[4] .cin1_used = "true";
defparam \t[4] .lut_mask = "a50a";
defparam \t[4] .operation_mode = "arithmetic";
defparam \t[4] .output_mode = "reg_only";
defparam \t[4] .register_cascade_mode = "off";
defparam \t[4] .sum_lutc_input = "cin";
defparam \t[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \t[5] (
// Equation(s):
// t[5] = DFFEAS(t[5] $ ((((\t[4]~17 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[5]~19  = CARRY(((!\t[4]~17 )) # (!t[5]))
// \t[5]~19COUT1_45  = CARRY(((!\t[4]~17 )) # (!t[5]))

	.clk(\clk~combout ),
	.dataa(t[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[5]),
	.cout(),
	.cout0(\t[5]~19 ),
	.cout1(\t[5]~19COUT1_45 ));
// synopsys translate_off
defparam \t[5] .cin_used = "true";
defparam \t[5] .lut_mask = "5a5f";
defparam \t[5] .operation_mode = "arithmetic";
defparam \t[5] .output_mode = "reg_only";
defparam \t[5] .register_cascade_mode = "off";
defparam \t[5] .sum_lutc_input = "cin";
defparam \t[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \t[6] (
// Equation(s):
// t[6] = DFFEAS(t[6] $ ((((!(!\t[4]~17  & \t[5]~19 ) # (\t[4]~17  & \t[5]~19COUT1_45 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[6]~21  = CARRY((t[6] & ((!\t[5]~19 ))))
// \t[6]~21COUT1_46  = CARRY((t[6] & ((!\t[5]~19COUT1_45 ))))

	.clk(\clk~combout ),
	.dataa(t[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[5]~19 ),
	.cin1(\t[5]~19COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[6]),
	.cout(),
	.cout0(\t[6]~21 ),
	.cout1(\t[6]~21COUT1_46 ));
// synopsys translate_off
defparam \t[6] .cin0_used = "true";
defparam \t[6] .cin1_used = "true";
defparam \t[6] .cin_used = "true";
defparam \t[6] .lut_mask = "a50a";
defparam \t[6] .operation_mode = "arithmetic";
defparam \t[6] .output_mode = "reg_only";
defparam \t[6] .register_cascade_mode = "off";
defparam \t[6] .sum_lutc_input = "cin";
defparam \t[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \t[7] (
// Equation(s):
// t[7] = DFFEAS((t[7] $ (((!\t[4]~17  & \t[6]~21 ) # (\t[4]~17  & \t[6]~21COUT1_46 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[7]~23  = CARRY(((!\t[6]~21 ) # (!t[7])))
// \t[7]~23COUT1_47  = CARRY(((!\t[6]~21COUT1_46 ) # (!t[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[6]~21 ),
	.cin1(\t[6]~21COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[7]),
	.cout(),
	.cout0(\t[7]~23 ),
	.cout1(\t[7]~23COUT1_47 ));
// synopsys translate_off
defparam \t[7] .cin0_used = "true";
defparam \t[7] .cin1_used = "true";
defparam \t[7] .cin_used = "true";
defparam \t[7] .lut_mask = "3c3f";
defparam \t[7] .operation_mode = "arithmetic";
defparam \t[7] .output_mode = "reg_only";
defparam \t[7] .register_cascade_mode = "off";
defparam \t[7] .sum_lutc_input = "cin";
defparam \t[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \t[8] (
// Equation(s):
// t[8] = DFFEAS(t[8] $ ((((!(!\t[4]~17  & \t[7]~23 ) # (\t[4]~17  & \t[7]~23COUT1_47 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[8]~25  = CARRY((t[8] & ((!\t[7]~23 ))))
// \t[8]~25COUT1_48  = CARRY((t[8] & ((!\t[7]~23COUT1_47 ))))

	.clk(\clk~combout ),
	.dataa(t[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[7]~23 ),
	.cin1(\t[7]~23COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[8]),
	.cout(),
	.cout0(\t[8]~25 ),
	.cout1(\t[8]~25COUT1_48 ));
// synopsys translate_off
defparam \t[8] .cin0_used = "true";
defparam \t[8] .cin1_used = "true";
defparam \t[8] .cin_used = "true";
defparam \t[8] .lut_mask = "a50a";
defparam \t[8] .operation_mode = "arithmetic";
defparam \t[8] .output_mode = "reg_only";
defparam \t[8] .register_cascade_mode = "off";
defparam \t[8] .sum_lutc_input = "cin";
defparam \t[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \t[9] (
// Equation(s):
// t[9] = DFFEAS((t[9] $ (((!\t[4]~17  & \t[8]~25 ) # (\t[4]~17  & \t[8]~25COUT1_48 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[9]~27  = CARRY(((!\t[8]~25COUT1_48 ) # (!t[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[8]~25 ),
	.cin1(\t[8]~25COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[9]),
	.cout(\t[9]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[9] .cin0_used = "true";
defparam \t[9] .cin1_used = "true";
defparam \t[9] .cin_used = "true";
defparam \t[9] .lut_mask = "3c3f";
defparam \t[9] .operation_mode = "arithmetic";
defparam \t[9] .output_mode = "reg_only";
defparam \t[9] .register_cascade_mode = "off";
defparam \t[9] .sum_lutc_input = "cin";
defparam \t[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \t[10] (
// Equation(s):
// t[10] = DFFEAS((t[10] $ ((!\t[9]~27 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[10]~29  = CARRY(((t[10] & !\t[9]~27 )))
// \t[10]~29COUT1_49  = CARRY(((t[10] & !\t[9]~27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[10]),
	.cout(),
	.cout0(\t[10]~29 ),
	.cout1(\t[10]~29COUT1_49 ));
// synopsys translate_off
defparam \t[10] .cin_used = "true";
defparam \t[10] .lut_mask = "c30c";
defparam \t[10] .operation_mode = "arithmetic";
defparam \t[10] .output_mode = "reg_only";
defparam \t[10] .register_cascade_mode = "off";
defparam \t[10] .sum_lutc_input = "cin";
defparam \t[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \t[11] (
// Equation(s):
// t[11] = DFFEAS((t[11] $ (((!\t[9]~27  & \t[10]~29 ) # (\t[9]~27  & \t[10]~29COUT1_49 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[11]~31  = CARRY(((!\t[10]~29 ) # (!t[11])))
// \t[11]~31COUT1_50  = CARRY(((!\t[10]~29COUT1_49 ) # (!t[11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[10]~29 ),
	.cin1(\t[10]~29COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[11]),
	.cout(),
	.cout0(\t[11]~31 ),
	.cout1(\t[11]~31COUT1_50 ));
// synopsys translate_off
defparam \t[11] .cin0_used = "true";
defparam \t[11] .cin1_used = "true";
defparam \t[11] .cin_used = "true";
defparam \t[11] .lut_mask = "3c3f";
defparam \t[11] .operation_mode = "arithmetic";
defparam \t[11] .output_mode = "reg_only";
defparam \t[11] .register_cascade_mode = "off";
defparam \t[11] .sum_lutc_input = "cin";
defparam \t[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \t[12] (
// Equation(s):
// t[12] = DFFEAS((t[12] $ ((!(!\t[9]~27  & \t[11]~31 ) # (\t[9]~27  & \t[11]~31COUT1_50 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[12]~33  = CARRY(((t[12] & !\t[11]~31 )))
// \t[12]~33COUT1_51  = CARRY(((t[12] & !\t[11]~31COUT1_50 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[11]~31 ),
	.cin1(\t[11]~31COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[12]),
	.cout(),
	.cout0(\t[12]~33 ),
	.cout1(\t[12]~33COUT1_51 ));
// synopsys translate_off
defparam \t[12] .cin0_used = "true";
defparam \t[12] .cin1_used = "true";
defparam \t[12] .cin_used = "true";
defparam \t[12] .lut_mask = "c30c";
defparam \t[12] .operation_mode = "arithmetic";
defparam \t[12] .output_mode = "reg_only";
defparam \t[12] .register_cascade_mode = "off";
defparam \t[12] .sum_lutc_input = "cin";
defparam \t[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \t[13] (
// Equation(s):
// t[13] = DFFEAS(t[13] $ (((((!\t[9]~27  & \t[12]~33 ) # (\t[9]~27  & \t[12]~33COUT1_51 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[13]~35  = CARRY(((!\t[12]~33 )) # (!t[13]))
// \t[13]~35COUT1_52  = CARRY(((!\t[12]~33COUT1_51 )) # (!t[13]))

	.clk(\clk~combout ),
	.dataa(t[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[12]~33 ),
	.cin1(\t[12]~33COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[13]),
	.cout(),
	.cout0(\t[13]~35 ),
	.cout1(\t[13]~35COUT1_52 ));
// synopsys translate_off
defparam \t[13] .cin0_used = "true";
defparam \t[13] .cin1_used = "true";
defparam \t[13] .cin_used = "true";
defparam \t[13] .lut_mask = "5a5f";
defparam \t[13] .operation_mode = "arithmetic";
defparam \t[13] .output_mode = "reg_only";
defparam \t[13] .register_cascade_mode = "off";
defparam \t[13] .sum_lutc_input = "cin";
defparam \t[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \t[14] (
// Equation(s):
// t[14] = DFFEAS(t[14] $ ((((!(!\t[9]~27  & \t[13]~35 ) # (\t[9]~27  & \t[13]~35COUT1_52 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[14]~37  = CARRY((t[14] & ((!\t[13]~35COUT1_52 ))))

	.clk(\clk~combout ),
	.dataa(t[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[13]~35 ),
	.cin1(\t[13]~35COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[14]),
	.cout(\t[14]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[14] .cin0_used = "true";
defparam \t[14] .cin1_used = "true";
defparam \t[14] .cin_used = "true";
defparam \t[14] .lut_mask = "a50a";
defparam \t[14] .operation_mode = "arithmetic";
defparam \t[14] .output_mode = "reg_only";
defparam \t[14] .register_cascade_mode = "off";
defparam \t[14] .sum_lutc_input = "cin";
defparam \t[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \t[15] (
// Equation(s):
// t[15] = DFFEAS(t[15] $ ((((\t[14]~37 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[15]~39  = CARRY(((!\t[14]~37 )) # (!t[15]))
// \t[15]~39COUT1_53  = CARRY(((!\t[14]~37 )) # (!t[15]))

	.clk(\clk~combout ),
	.dataa(t[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[15]),
	.cout(),
	.cout0(\t[15]~39 ),
	.cout1(\t[15]~39COUT1_53 ));
// synopsys translate_off
defparam \t[15] .cin_used = "true";
defparam \t[15] .lut_mask = "5a5f";
defparam \t[15] .operation_mode = "arithmetic";
defparam \t[15] .output_mode = "reg_only";
defparam \t[15] .register_cascade_mode = "off";
defparam \t[15] .sum_lutc_input = "cin";
defparam \t[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \t[16] (
// Equation(s):
// t[16] = DFFEAS(t[16] $ ((((!(!\t[14]~37  & \t[15]~39 ) # (\t[14]~37  & \t[15]~39COUT1_53 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[16]~1  = CARRY((t[16] & ((!\t[15]~39 ))))
// \t[16]~1COUT1_54  = CARRY((t[16] & ((!\t[15]~39COUT1_53 ))))

	.clk(\clk~combout ),
	.dataa(t[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[15]~39 ),
	.cin1(\t[15]~39COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[16]),
	.cout(),
	.cout0(\t[16]~1 ),
	.cout1(\t[16]~1COUT1_54 ));
// synopsys translate_off
defparam \t[16] .cin0_used = "true";
defparam \t[16] .cin1_used = "true";
defparam \t[16] .cin_used = "true";
defparam \t[16] .lut_mask = "a50a";
defparam \t[16] .operation_mode = "arithmetic";
defparam \t[16] .output_mode = "reg_only";
defparam \t[16] .register_cascade_mode = "off";
defparam \t[16] .sum_lutc_input = "cin";
defparam \t[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \t[17] (
// Equation(s):
// t[17] = DFFEAS((t[17] $ (((!\t[14]~37  & \t[16]~1 ) # (\t[14]~37  & \t[16]~1COUT1_54 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[17]~3  = CARRY(((!\t[16]~1 ) # (!t[17])))
// \t[17]~3COUT1_55  = CARRY(((!\t[16]~1COUT1_54 ) # (!t[17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[16]~1 ),
	.cin1(\t[16]~1COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[17]),
	.cout(),
	.cout0(\t[17]~3 ),
	.cout1(\t[17]~3COUT1_55 ));
// synopsys translate_off
defparam \t[17] .cin0_used = "true";
defparam \t[17] .cin1_used = "true";
defparam \t[17] .cin_used = "true";
defparam \t[17] .lut_mask = "3c3f";
defparam \t[17] .operation_mode = "arithmetic";
defparam \t[17] .output_mode = "reg_only";
defparam \t[17] .register_cascade_mode = "off";
defparam \t[17] .sum_lutc_input = "cin";
defparam \t[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \t[18] (
// Equation(s):
// t[18] = DFFEAS(t[18] $ ((((!(!\t[14]~37  & \t[17]~3 ) # (\t[14]~37  & \t[17]~3COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[18]~5  = CARRY((t[18] & ((!\t[17]~3 ))))
// \t[18]~5COUT1_56  = CARRY((t[18] & ((!\t[17]~3COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(t[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[17]~3 ),
	.cin1(\t[17]~3COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[18]),
	.cout(),
	.cout0(\t[18]~5 ),
	.cout1(\t[18]~5COUT1_56 ));
// synopsys translate_off
defparam \t[18] .cin0_used = "true";
defparam \t[18] .cin1_used = "true";
defparam \t[18] .cin_used = "true";
defparam \t[18] .lut_mask = "a50a";
defparam \t[18] .operation_mode = "arithmetic";
defparam \t[18] .output_mode = "reg_only";
defparam \t[18] .register_cascade_mode = "off";
defparam \t[18] .sum_lutc_input = "cin";
defparam \t[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \t[19] (
// Equation(s):
// t[19] = DFFEAS((((!\t[14]~37  & \t[18]~5 ) # (\t[14]~37  & \t[18]~5COUT1_56 ) $ (t[19]))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(t[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[18]~5 ),
	.cin1(\t[18]~5COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[19] .cin0_used = "true";
defparam \t[19] .cin1_used = "true";
defparam \t[19] .cin_used = "true";
defparam \t[19] .lut_mask = "0ff0";
defparam \t[19] .operation_mode = "normal";
defparam \t[19] .output_mode = "reg_only";
defparam \t[19] .register_cascade_mode = "off";
defparam \t[19] .sum_lutc_input = "cin";
defparam \t[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!t[17]) # (!t[16])) # (!t[19])) # (!t[18])

	.clk(gnd),
	.dataa(t[18]),
	.datab(t[19]),
	.datac(t[16]),
	.datad(t[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7fff";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (((!t[13]) # (!t[14])) # (!t[12])) # (!t[15])

	.clk(gnd),
	.dataa(t[15]),
	.datab(t[12]),
	.datac(t[14]),
	.datad(t[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = "7fff";
defparam \LessThan3~5 .operation_mode = "normal";
defparam \LessThan3~5 .output_mode = "comb_only";
defparam \LessThan3~5 .register_cascade_mode = "off";
defparam \LessThan3~5 .sum_lutc_input = "datac";
defparam \LessThan3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (((!t[10]) # (!t[8])) # (!t[11])) # (!t[9])

	.clk(gnd),
	.dataa(t[9]),
	.datab(t[11]),
	.datac(t[8]),
	.datad(t[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = "7fff";
defparam \LessThan3~3 .operation_mode = "normal";
defparam \LessThan3~3 .output_mode = "comb_only";
defparam \LessThan3~3 .register_cascade_mode = "off";
defparam \LessThan3~3 .sum_lutc_input = "datac";
defparam \LessThan3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (((!t[5]) # (!t[6])) # (!t[7])) # (!t[4])

	.clk(gnd),
	.dataa(t[4]),
	.datab(t[7]),
	.datac(t[6]),
	.datad(t[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "7fff";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (((!t[3]) # (!t[0])) # (!t[1])) # (!t[2])

	.clk(gnd),
	.dataa(t[2]),
	.datab(t[1]),
	.datac(t[0]),
	.datad(t[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "7fff";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = ((\LessThan3~3_combout ) # ((\LessThan3~2_combout ) # (\LessThan3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan3~3_combout ),
	.datac(\LessThan3~2_combout ),
	.datad(\LessThan3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = "fffc";
defparam \LessThan3~4 .operation_mode = "normal";
defparam \LessThan3~4 .output_mode = "comb_only";
defparam \LessThan3~4 .register_cascade_mode = "off";
defparam \LessThan3~4 .sum_lutc_input = "datac";
defparam \LessThan3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!\LessThan0~0_combout  & (!\LessThan3~5_combout  & (!\LessThan3~4_combout )))

	.clk(gnd),
	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0101";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!t[15] & (!t[12] & (!t[14] & !t[13])))

	.clk(gnd),
	.dataa(t[15]),
	.datab(t[12]),
	.datac(t[14]),
	.datad(t[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "0001";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!t[18] & (!t[17] & (!t[16] & !t[19])))

	.clk(gnd),
	.dataa(t[18]),
	.datab(t[17]),
	.datac(t[16]),
	.datad(t[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "0001";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ((\LessThan1~0_combout  & (\LessThan3~0_combout  & \LessThan3~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "c000";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \tri_200us[2]~33 (
// Equation(s):
// \tri_200us[2]~33_combout  = ((\LessThan1~1_combout ) # ((tri_200us[12] & !\LessThan2~2_combout ))) # (!\tri_200us[2]~32_combout )

	.clk(gnd),
	.dataa(tri_200us[12]),
	.datab(\tri_200us[2]~32_combout ),
	.datac(\LessThan2~2_combout ),
	.datad(\LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[2]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2]~33 .lut_mask = "ff3b";
defparam \tri_200us[2]~33 .operation_mode = "normal";
defparam \tri_200us[2]~33 .output_mode = "comb_only";
defparam \tri_200us[2]~33 .register_cascade_mode = "off";
defparam \tri_200us[2]~33 .sum_lutc_input = "datac";
defparam \tri_200us[2]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \ad|always0~3 (
// Equation(s):
// \ad|always0~3_combout  = (!tri_200us[6] & (!tri_200us[1] & (!tri_200us[0] & !tri_200us[7])))

	.clk(gnd),
	.dataa(tri_200us[6]),
	.datab(tri_200us[1]),
	.datac(tri_200us[0]),
	.datad(tri_200us[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~3 .lut_mask = "0001";
defparam \ad|always0~3 .operation_mode = "normal";
defparam \ad|always0~3 .output_mode = "comb_only";
defparam \ad|always0~3 .register_cascade_mode = "off";
defparam \ad|always0~3 .sum_lutc_input = "datac";
defparam \ad|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \ad|always0~4 (
// Equation(s):
// \ad|always0~4_combout  = (!tri_200us[2] & (!tri_200us[5] & (!tri_200us[3] & !tri_200us[4])))

	.clk(gnd),
	.dataa(tri_200us[2]),
	.datab(tri_200us[5]),
	.datac(tri_200us[3]),
	.datad(tri_200us[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~4 .lut_mask = "0001";
defparam \ad|always0~4 .operation_mode = "normal";
defparam \ad|always0~4 .output_mode = "comb_only";
defparam \ad|always0~4 .register_cascade_mode = "off";
defparam \ad|always0~4 .sum_lutc_input = "datac";
defparam \ad|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \ad|always0~5 (
// Equation(s):
// \ad|always0~5_combout  = (!tri_200us[8] & (!tri_200us[9] & ((\ad|always0~4_combout ))))

	.clk(gnd),
	.dataa(tri_200us[8]),
	.datab(tri_200us[9]),
	.datac(vcc),
	.datad(\ad|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~5 .lut_mask = "1100";
defparam \ad|always0~5 .operation_mode = "normal";
defparam \ad|always0~5 .output_mode = "comb_only";
defparam \ad|always0~5 .register_cascade_mode = "off";
defparam \ad|always0~5 .sum_lutc_input = "datac";
defparam \ad|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \ad|always0~6 (
// Equation(s):
// \ad|always0~6_combout  = ((tri_200us[10]) # ((\ad|always0~3_combout  & \ad|always0~5_combout ))) # (!\tri_200us[2]~32_combout )

	.clk(gnd),
	.dataa(\ad|always0~3_combout ),
	.datab(\tri_200us[2]~32_combout ),
	.datac(tri_200us[10]),
	.datad(\ad|always0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~6 .lut_mask = "fbf3";
defparam \ad|always0~6 .operation_mode = "normal";
defparam \ad|always0~6 .output_mode = "comb_only";
defparam \ad|always0~6 .register_cascade_mode = "off";
defparam \ad|always0~6 .sum_lutc_input = "datac";
defparam \ad|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \ad|always0~1 (
// Equation(s):
// \ad|always0~1_combout  = (tri_200us[6]) # ((\ad|always0~0_combout  & ((tri_200us[1]) # (tri_200us[0]))))

	.clk(gnd),
	.dataa(\ad|always0~0_combout ),
	.datab(tri_200us[1]),
	.datac(tri_200us[0]),
	.datad(tri_200us[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~1 .lut_mask = "ffa8";
defparam \ad|always0~1 .operation_mode = "normal";
defparam \ad|always0~1 .output_mode = "comb_only";
defparam \ad|always0~1 .register_cascade_mode = "off";
defparam \ad|always0~1 .sum_lutc_input = "datac";
defparam \ad|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \ad|always0~2 (
// Equation(s):
// \ad|always0~2_combout  = (tri_200us[9] & ((tri_200us[8]) # ((tri_200us[7] & \ad|always0~1_combout ))))

	.clk(gnd),
	.dataa(tri_200us[8]),
	.datab(tri_200us[7]),
	.datac(\ad|always0~1_combout ),
	.datad(tri_200us[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~2 .lut_mask = "ea00";
defparam \ad|always0~2 .operation_mode = "normal";
defparam \ad|always0~2 .output_mode = "comb_only";
defparam \ad|always0~2 .register_cascade_mode = "off";
defparam \ad|always0~2 .sum_lutc_input = "datac";
defparam \ad|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \ad|cs_n (
// Equation(s):
// \ad|cs_n~regout  = DFFEAS((!tri_200us[12] & (!tri_200us[11] & (!\ad|always0~6_combout  & !\ad|always0~2_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(tri_200us[12]),
	.datab(tri_200us[11]),
	.datac(\ad|always0~6_combout ),
	.datad(\ad|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|cs_n .lut_mask = "0001";
defparam \ad|cs_n .operation_mode = "normal";
defparam \ad|cs_n .output_mode = "reg_only";
defparam \ad|cs_n .register_cascade_mode = "off";
defparam \ad|cs_n .sum_lutc_input = "datac";
defparam \ad|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \ad|clk_div[3] (
// Equation(s):
// \ad|clk_div [3] = DFFEAS(\ad|clk_div [3] $ ((((\ad|clk_div[2]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[3]~7  = CARRY(((!\ad|clk_div[2]~9COUT1_17 )) # (!\ad|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[2]~9 ),
	.cin1(\ad|clk_div[2]~9COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [3]),
	.cout(\ad|clk_div[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[3] .cin0_used = "true";
defparam \ad|clk_div[3] .cin1_used = "true";
defparam \ad|clk_div[3] .lut_mask = "5a5f";
defparam \ad|clk_div[3] .operation_mode = "arithmetic";
defparam \ad|clk_div[3] .output_mode = "reg_only";
defparam \ad|clk_div[3] .register_cascade_mode = "off";
defparam \ad|clk_div[3] .sum_lutc_input = "cin";
defparam \ad|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \ad|clk_div[4] (
// Equation(s):
// \ad|clk_div [4] = DFFEAS(\ad|clk_div [4] $ ((((!\ad|clk_div[3]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[4]~1  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))
// \ad|clk_div[4]~1COUT1_18  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [4]),
	.cout(),
	.cout0(\ad|clk_div[4]~1 ),
	.cout1(\ad|clk_div[4]~1COUT1_18 ));
// synopsys translate_off
defparam \ad|clk_div[4] .cin_used = "true";
defparam \ad|clk_div[4] .lut_mask = "a50a";
defparam \ad|clk_div[4] .operation_mode = "arithmetic";
defparam \ad|clk_div[4] .output_mode = "reg_only";
defparam \ad|clk_div[4] .register_cascade_mode = "off";
defparam \ad|clk_div[4] .sum_lutc_input = "cin";
defparam \ad|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \ad|clk_div[2]~12 (
// Equation(s):
// \ad|clk_div[2]~12_combout  = ((!\ad|clk_div [3] & ((!\ad|clk_div [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|clk_div [3]),
	.datac(vcc),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~12 .lut_mask = "0033";
defparam \ad|clk_div[2]~12 .operation_mode = "normal";
defparam \ad|clk_div[2]~12 .output_mode = "comb_only";
defparam \ad|clk_div[2]~12 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~12 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \ad|clk_div[2]~13 (
// Equation(s):
// \ad|clk_div[2]~13_combout  = ((\ad|clk_div [5] & ((\ad|Equal1~0_combout ) # (!\ad|clk_div[2]~12_combout )))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|Equal1~0_combout ),
	.datab(\ad|clk_div [5]),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|clk_div[2]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~13 .lut_mask = "8fcf";
defparam \ad|clk_div[2]~13 .operation_mode = "normal";
defparam \ad|clk_div[2]~13 .output_mode = "comb_only";
defparam \ad|clk_div[2]~13 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~13 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \ad|clk_div[5] (
// Equation(s):
// \ad|clk_div [5] = DFFEAS(\ad|clk_div [5] $ (((((!\ad|clk_div[3]~7  & \ad|clk_div[4]~1 ) # (\ad|clk_div[3]~7  & \ad|clk_div[4]~1COUT1_18 ))))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(\ad|clk_div[4]~1 ),
	.cin1(\ad|clk_div[4]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[5] .cin0_used = "true";
defparam \ad|clk_div[5] .cin1_used = "true";
defparam \ad|clk_div[5] .cin_used = "true";
defparam \ad|clk_div[5] .lut_mask = "5a5a";
defparam \ad|clk_div[5] .operation_mode = "normal";
defparam \ad|clk_div[5] .output_mode = "reg_only";
defparam \ad|clk_div[5] .register_cascade_mode = "off";
defparam \ad|clk_div[5] .sum_lutc_input = "cin";
defparam \ad|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \ad|Equal1~1 (
// Equation(s):
// \ad|Equal1~1_combout  = (((\ad|clk_div [4]) # (\ad|clk_div [3])) # (!\ad|Equal1~0_combout )) # (!\ad|clk_div [5])

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|Equal1~0_combout ),
	.datac(\ad|clk_div [4]),
	.datad(\ad|clk_div [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~1 .lut_mask = "fff7";
defparam \ad|Equal1~1 .operation_mode = "normal";
defparam \ad|Equal1~1 .output_mode = "comb_only";
defparam \ad|Equal1~1 .register_cascade_mode = "off";
defparam \ad|Equal1~1 .sum_lutc_input = "datac";
defparam \ad|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \ad|ad_count[3]~2 (
// Equation(s):
// \ad|ad_count[3]~2_combout  = (((\ad|ad_count [4]) # (!\ad|cs_n~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|ad_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[3]~2 .lut_mask = "ff0f";
defparam \ad|ad_count[3]~2 .operation_mode = "normal";
defparam \ad|ad_count[3]~2 .output_mode = "comb_only";
defparam \ad|ad_count[3]~2 .register_cascade_mode = "off";
defparam \ad|ad_count[3]~2 .sum_lutc_input = "datac";
defparam \ad|ad_count[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \ad|ad_count[3]~3 (
// Equation(s):
// \ad|ad_count[3]~3_combout  = ((\ad|Equal1~0_combout  & (\ad|clk_div [5] & \ad|clk_div[2]~12_combout ))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|Equal1~0_combout ),
	.datab(\ad|clk_div [5]),
	.datac(\ad|clk_div[2]~12_combout ),
	.datad(\ad|cs_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[3]~3 .lut_mask = "80ff";
defparam \ad|ad_count[3]~3 .operation_mode = "normal";
defparam \ad|ad_count[3]~3 .output_mode = "comb_only";
defparam \ad|ad_count[3]~3 .register_cascade_mode = "off";
defparam \ad|ad_count[3]~3 .sum_lutc_input = "datac";
defparam \ad|ad_count[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \ad|ad_count[0] (
// Equation(s):
// \ad|ad_count [0] = DFFEAS((!\ad|ad_count [0]), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[3]~3_combout , \~GND~combout , , , \ad|ad_count[3]~2_combout )
// \ad|ad_count[0]~11  = CARRY((\ad|ad_count [0]))
// \ad|ad_count[0]~11COUT1_13  = CARRY((\ad|ad_count [0]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [0]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[3]~2_combout ),
	.ena(\ad|ad_count[3]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [0]),
	.cout(),
	.cout0(\ad|ad_count[0]~11 ),
	.cout1(\ad|ad_count[0]~11COUT1_13 ));
// synopsys translate_off
defparam \ad|ad_count[0] .lut_mask = "55aa";
defparam \ad|ad_count[0] .operation_mode = "arithmetic";
defparam \ad|ad_count[0] .output_mode = "reg_only";
defparam \ad|ad_count[0] .register_cascade_mode = "off";
defparam \ad|ad_count[0] .sum_lutc_input = "datac";
defparam \ad|ad_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \ad|ad_count[1] (
// Equation(s):
// \ad|ad_count [1] = DFFEAS(\ad|ad_count [1] $ ((((\ad|ad_count[0]~11 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[3]~3_combout , \~GND~combout , , , \ad|ad_count[3]~2_combout )
// \ad|ad_count[1]~9  = CARRY(((!\ad|ad_count[0]~11 )) # (!\ad|ad_count [1]))
// \ad|ad_count[1]~9COUT1_14  = CARRY(((!\ad|ad_count[0]~11COUT1_13 )) # (!\ad|ad_count [1]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[3]~2_combout ),
	.ena(\ad|ad_count[3]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[0]~11 ),
	.cin1(\ad|ad_count[0]~11COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [1]),
	.cout(),
	.cout0(\ad|ad_count[1]~9 ),
	.cout1(\ad|ad_count[1]~9COUT1_14 ));
// synopsys translate_off
defparam \ad|ad_count[1] .cin0_used = "true";
defparam \ad|ad_count[1] .cin1_used = "true";
defparam \ad|ad_count[1] .lut_mask = "5a5f";
defparam \ad|ad_count[1] .operation_mode = "arithmetic";
defparam \ad|ad_count[1] .output_mode = "reg_only";
defparam \ad|ad_count[1] .register_cascade_mode = "off";
defparam \ad|ad_count[1] .sum_lutc_input = "cin";
defparam \ad|ad_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \ad|ad_count[2] (
// Equation(s):
// \ad|ad_count [2] = DFFEAS((\ad|ad_count [2] $ ((!\ad|ad_count[1]~9 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[3]~3_combout , \~GND~combout , , , \ad|ad_count[3]~2_combout )
// \ad|ad_count[2]~7  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9 )))
// \ad|ad_count[2]~7COUT1_15  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9COUT1_14 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[3]~2_combout ),
	.ena(\ad|ad_count[3]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[1]~9 ),
	.cin1(\ad|ad_count[1]~9COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [2]),
	.cout(),
	.cout0(\ad|ad_count[2]~7 ),
	.cout1(\ad|ad_count[2]~7COUT1_15 ));
// synopsys translate_off
defparam \ad|ad_count[2] .cin0_used = "true";
defparam \ad|ad_count[2] .cin1_used = "true";
defparam \ad|ad_count[2] .lut_mask = "c30c";
defparam \ad|ad_count[2] .operation_mode = "arithmetic";
defparam \ad|ad_count[2] .output_mode = "reg_only";
defparam \ad|ad_count[2] .register_cascade_mode = "off";
defparam \ad|ad_count[2] .sum_lutc_input = "cin";
defparam \ad|ad_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \ad|ad_count[3] (
// Equation(s):
// \ad|ad_count [3] = DFFEAS(\ad|ad_count [3] $ ((((\ad|ad_count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[3]~3_combout , \~GND~combout , , , \ad|ad_count[3]~2_combout )
// \ad|ad_count[3]~5  = CARRY(((!\ad|ad_count[2]~7 )) # (!\ad|ad_count [3]))
// \ad|ad_count[3]~5COUT1_16  = CARRY(((!\ad|ad_count[2]~7COUT1_15 )) # (!\ad|ad_count [3]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[3]~2_combout ),
	.ena(\ad|ad_count[3]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[2]~7 ),
	.cin1(\ad|ad_count[2]~7COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [3]),
	.cout(),
	.cout0(\ad|ad_count[3]~5 ),
	.cout1(\ad|ad_count[3]~5COUT1_16 ));
// synopsys translate_off
defparam \ad|ad_count[3] .cin0_used = "true";
defparam \ad|ad_count[3] .cin1_used = "true";
defparam \ad|ad_count[3] .lut_mask = "5a5f";
defparam \ad|ad_count[3] .operation_mode = "arithmetic";
defparam \ad|ad_count[3] .output_mode = "reg_only";
defparam \ad|ad_count[3] .register_cascade_mode = "off";
defparam \ad|ad_count[3] .sum_lutc_input = "cin";
defparam \ad|ad_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \ad|ad_count[4] (
// Equation(s):
// \ad|ad_count [4] = DFFEAS(((\ad|ad_count[3]~5  $ (!\ad|ad_count [4]))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[3]~3_combout , \ad|cs_n~regout , , , \ad|ad_count[3]~2_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|ad_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[3]~2_combout ),
	.ena(\ad|ad_count[3]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[3]~5 ),
	.cin1(\ad|ad_count[3]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4] .cin0_used = "true";
defparam \ad|ad_count[4] .cin1_used = "true";
defparam \ad|ad_count[4] .lut_mask = "f00f";
defparam \ad|ad_count[4] .operation_mode = "normal";
defparam \ad|ad_count[4] .output_mode = "reg_only";
defparam \ad|ad_count[4] .register_cascade_mode = "off";
defparam \ad|ad_count[4] .sum_lutc_input = "cin";
defparam \ad|ad_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \ad|rsr[15]~0 (
// Equation(s):
// \ad|rsr[15]~0_combout  = (!\ad|clk_div [2] & (\ad|clk_div [1] & (!\ad|clk_div [3] & \ad|clk_div [0])))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(\ad|clk_div [3]),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~0 .lut_mask = "0400";
defparam \ad|rsr[15]~0 .operation_mode = "normal";
defparam \ad|rsr[15]~0 .output_mode = "comb_only";
defparam \ad|rsr[15]~0 .register_cascade_mode = "off";
defparam \ad|rsr[15]~0 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \ad|adclk~0 (
// Equation(s):
// \ad|adclk~0_combout  = ((\ad|clk_div [4] & (!\ad|clk_div [5] & \ad|rsr[15]~0_combout ))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [4]),
	.datab(\ad|clk_div [5]),
	.datac(\ad|rsr[15]~0_combout ),
	.datad(\ad|cs_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|adclk~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk~0 .lut_mask = "20ff";
defparam \ad|adclk~0 .operation_mode = "normal";
defparam \ad|adclk~0 .output_mode = "comb_only";
defparam \ad|adclk~0 .register_cascade_mode = "off";
defparam \ad|adclk~0 .sum_lutc_input = "datac";
defparam \ad|adclk~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \ad|adclk (
// Equation(s):
// \ad|adclk~regout  = DFFEAS((!\ad|adclk~0_combout  & ((\ad|Equal1~1_combout  & (\ad|adclk~regout )) # (!\ad|Equal1~1_combout  & ((!\ad|ad_count [4]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad|adclk~regout ),
	.datab(\ad|Equal1~1_combout ),
	.datac(\ad|ad_count [4]),
	.datad(\ad|adclk~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|adclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk .lut_mask = "008b";
defparam \ad|adclk .operation_mode = "normal";
defparam \ad|adclk .output_mode = "reg_only";
defparam \ad|adclk .register_cascade_mode = "off";
defparam \ad|adclk .sum_lutc_input = "datac";
defparam \ad|adclk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sys_rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_rst_n~combout ),
	.padio(sys_rst_n));
// synopsys translate_off
defparam \sys_rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rx~combout ),
	.padio(rx));
// synopsys translate_off
defparam \rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \rs232|uart_rx_inst|rx_reg1 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg1~regout  = DFFEAS((((!\rx~combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rx~combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg1 .lut_mask = "00ff";
defparam \rs232|uart_rx_inst|rx_reg1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg1 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \rs232|uart_rx_inst|rx_reg2 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg2~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_reg1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg1~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg2 .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_reg2 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg2 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg2 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg2 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \rs232|uart_rx_inst|rx_reg3 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg3~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_reg2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg2~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg3 .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_reg3 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg3 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg3 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg3 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \rs232|uart_rx_inst|start_nedge (
// Equation(s):
// \rs232|uart_rx_inst|start_nedge~regout  = DFFEAS((((\rs232|uart_rx_inst|rx_reg2~regout  & !\rs232|uart_rx_inst|rx_reg3~regout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg2~regout ),
	.datad(\rs232|uart_rx_inst|rx_reg3~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|start_nedge~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|start_nedge .lut_mask = "00f0";
defparam \rs232|uart_rx_inst|start_nedge .operation_mode = "normal";
defparam \rs232|uart_rx_inst|start_nedge .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|start_nedge .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|start_nedge .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|start_nedge .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \rs232|uart_rx_inst|rx_flag (
// Equation(s):
// \rs232|uart_rx_inst|always4~1  = (\rs232|uart_rx_inst|bit_cnt [3] & (((\rs232|uart_rx_inst|bit_flag~regout  & \rs232|uart_rx_inst|always4~0 ))))
// \rs232|uart_rx_inst|rx_flag~regout  = DFFEAS(\rs232|uart_rx_inst|always4~1 , GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|bit_flag~regout ),
	.datad(\rs232|uart_rx_inst|always4~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always4~1 ),
	.regout(\rs232|uart_rx_inst|rx_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_flag .lut_mask = "a000";
defparam \rs232|uart_rx_inst|rx_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_flag .output_mode = "reg_and_comb";
defparam \rs232|uart_rx_inst|rx_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \rs232|uart_rx_inst|work_en (
// Equation(s):
// \rs232|uart_rx_inst|work_en~regout  = DFFEAS(((\rs232|uart_rx_inst|start_nedge~regout ) # ((\rs232|uart_rx_inst|work_en~regout  & !\rs232|uart_rx_inst|always4~1 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|work_en~regout ),
	.datac(\rs232|uart_rx_inst|start_nedge~regout ),
	.datad(\rs232|uart_rx_inst|always4~1 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|work_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|work_en .lut_mask = "f0fc";
defparam \rs232|uart_rx_inst|work_en .operation_mode = "normal";
defparam \rs232|uart_rx_inst|work_en .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|work_en .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|work_en .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|work_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \rs232|uart_rx_inst|baud_cnt[0] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [0] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [0] $ ((\rs232|uart_rx_inst|work_en~regout )), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[0]~17  = CARRY((\rs232|uart_rx_inst|baud_cnt [0] & (\rs232|uart_rx_inst|work_en~regout )))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [0]),
	.datab(\rs232|uart_rx_inst|work_en~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [0]),
	.cout(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[0] .lut_mask = "6688";
defparam \rs232|uart_rx_inst|baud_cnt[0] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|baud_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \rs232|uart_rx_inst|baud_cnt[1] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [1] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [1] $ ((((\rs232|uart_rx_inst|baud_cnt[0]~17 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[1]~13  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[0]~17 )) # (!\rs232|uart_rx_inst|baud_cnt [1]))
// \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[0]~17 )) # (!\rs232|uart_rx_inst|baud_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [1]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[1]~13 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[1] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[1] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[1] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[1] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \rs232|uart_rx_inst|baud_cnt[2] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [2] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [2] $ ((!(!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[1]~13 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[2]~19  = CARRY(((\rs232|uart_rx_inst|baud_cnt [2] & !\rs232|uart_rx_inst|baud_cnt[1]~13 )))
// \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28  = CARRY(((\rs232|uart_rx_inst|baud_cnt [2] & !\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[1]~13 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [2]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[2]~19 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|baud_cnt[2] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[2] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \rs232|uart_rx_inst|baud_cnt[3] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [3] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [3] $ (((!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[2]~19 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[3]~1  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[2]~19 ) # (!\rs232|uart_rx_inst|baud_cnt [3])))
// \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ) # (!\rs232|uart_rx_inst|baud_cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[2]~19 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [3]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[3]~1 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[3] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[3] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \rs232|uart_rx_inst|baud_cnt[4] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [4] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [4] $ ((((!(!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[3]~1 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[4]~3  = CARRY((\rs232|uart_rx_inst|baud_cnt [4] & ((!\rs232|uart_rx_inst|baud_cnt[3]~1 ))))
// \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30  = CARRY((\rs232|uart_rx_inst|baud_cnt [4] & ((!\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[3]~1 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [4]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[4]~3 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .lut_mask = "a50a";
defparam \rs232|uart_rx_inst|baud_cnt[4] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[4] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[4] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \rs232|uart_rx_inst|baud_cnt[5] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [5] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [5] $ (((!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[4]~3 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[5]~15  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ) # (!\rs232|uart_rx_inst|baud_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[4]~3 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [5]),
	.cout(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[5] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[5] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[5] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \rs232|uart_rx_inst|Equal1~2 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~2_combout  = (\rs232|uart_rx_inst|baud_cnt [0] & (!\rs232|uart_rx_inst|baud_cnt [5] & (!\rs232|uart_rx_inst|baud_cnt [1] & \rs232|uart_rx_inst|baud_cnt [2])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [0]),
	.datab(\rs232|uart_rx_inst|baud_cnt [5]),
	.datac(\rs232|uart_rx_inst|baud_cnt [1]),
	.datad(\rs232|uart_rx_inst|baud_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~2 .lut_mask = "0200";
defparam \rs232|uart_rx_inst|Equal1~2 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~2 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~2 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \rs232|uart_rx_inst|baud_cnt[6] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [6] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [6] $ ((!\rs232|uart_rx_inst|baud_cnt[5]~15 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[6]~25  = CARRY(((\rs232|uart_rx_inst|baud_cnt [6] & !\rs232|uart_rx_inst|baud_cnt[5]~15 )))
// \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31  = CARRY(((\rs232|uart_rx_inst|baud_cnt [6] & !\rs232|uart_rx_inst|baud_cnt[5]~15 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [6]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[6]~25 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[6] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[6] .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|baud_cnt[6] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[6] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \rs232|uart_rx_inst|baud_cnt[7] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [7] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [7] $ (((!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[6]~25 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[7]~5  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[6]~25 ) # (!\rs232|uart_rx_inst|baud_cnt [7])))
// \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ) # (!\rs232|uart_rx_inst|baud_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[6]~25 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [7]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[7]~5 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[7] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[7] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[7] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \rs232|uart_rx_inst|baud_cnt[8] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [8] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [8] $ ((!(!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[7]~5 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[8]~7  = CARRY(((\rs232|uart_rx_inst|baud_cnt [8] & !\rs232|uart_rx_inst|baud_cnt[7]~5 )))
// \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33  = CARRY(((\rs232|uart_rx_inst|baud_cnt [8] & !\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[7]~5 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [8]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[8]~7 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|baud_cnt[8] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[8] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[8] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[8] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \rs232|uart_rx_inst|baud_cnt[9] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [9] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [9] $ (((((!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[8]~7 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[9]~9  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[8]~7 )) # (!\rs232|uart_rx_inst|baud_cnt [9]))
// \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 )) # (!\rs232|uart_rx_inst|baud_cnt [9]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[8]~7 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [9]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[9]~9 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[9] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[9] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[9] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[9] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \rs232|uart_rx_inst|baud_cnt[10] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [10] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [10] $ ((((!(!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[9]~9 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[10]~11  = CARRY((\rs232|uart_rx_inst|baud_cnt [10] & ((!\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[9]~9 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [10]),
	.cout(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .lut_mask = "a50a";
defparam \rs232|uart_rx_inst|baud_cnt[10] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[10] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[10] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[10] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \rs232|uart_rx_inst|baud_cnt[11] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [11] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [11] $ ((((\rs232|uart_rx_inst|baud_cnt[10]~11 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[11]~21  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[10]~11 )) # (!\rs232|uart_rx_inst|baud_cnt [11]))
// \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[10]~11 )) # (!\rs232|uart_rx_inst|baud_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [11]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[11]~21 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[11] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[11] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[11] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[11] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[11] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[11] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \rs232|uart_rx_inst|baud_cnt[12] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [12] = DFFEAS((((!\rs232|uart_rx_inst|baud_cnt[10]~11  & \rs232|uart_rx_inst|baud_cnt[11]~21 ) # (\rs232|uart_rx_inst|baud_cnt[10]~11  & \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ) $ (!\rs232|uart_rx_inst|baud_cnt [12]))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|baud_cnt [12]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[11]~21 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .lut_mask = "f00f";
defparam \rs232|uart_rx_inst|baud_cnt[12] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|baud_cnt[12] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[12] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[12] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \rs232|uart_rx_inst|Equal1~3 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~3_combout  = (!\rs232|uart_rx_inst|baud_cnt [11] & (((\rs232|uart_rx_inst|baud_cnt [12] & \rs232|uart_rx_inst|baud_cnt [6]))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [12]),
	.datad(\rs232|uart_rx_inst|baud_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~3 .lut_mask = "5000";
defparam \rs232|uart_rx_inst|Equal1~3 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~3 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~3 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \rs232|uart_rx_inst|Equal1~0 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~0_combout  = (!\rs232|uart_rx_inst|baud_cnt [8] & (!\rs232|uart_rx_inst|baud_cnt [7] & (!\rs232|uart_rx_inst|baud_cnt [4] & !\rs232|uart_rx_inst|baud_cnt [3])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [8]),
	.datab(\rs232|uart_rx_inst|baud_cnt [7]),
	.datac(\rs232|uart_rx_inst|baud_cnt [4]),
	.datad(\rs232|uart_rx_inst|baud_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~0 .lut_mask = "0001";
defparam \rs232|uart_rx_inst|Equal1~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \rs232|uart_rx_inst|Equal1~1 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~1_combout  = (!\rs232|uart_rx_inst|baud_cnt [9] & (((!\rs232|uart_rx_inst|baud_cnt [10] & \rs232|uart_rx_inst|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [10]),
	.datad(\rs232|uart_rx_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~1 .lut_mask = "0500";
defparam \rs232|uart_rx_inst|Equal1~1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~1 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \rs232|uart_rx_inst|always5~0 (
// Equation(s):
// \rs232|uart_rx_inst|always5~0_combout  = ((\rs232|uart_rx_inst|Equal1~2_combout  & (\rs232|uart_rx_inst|Equal1~3_combout  & \rs232|uart_rx_inst|Equal1~1_combout ))) # (!\rs232|uart_rx_inst|work_en~regout )

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|work_en~regout ),
	.datab(\rs232|uart_rx_inst|Equal1~2_combout ),
	.datac(\rs232|uart_rx_inst|Equal1~3_combout ),
	.datad(\rs232|uart_rx_inst|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|always5~0 .lut_mask = "d555";
defparam \rs232|uart_rx_inst|always5~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|always5~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|always5~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|always5~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \rs232|uart_rx_inst|Equal2~0 (
// Equation(s):
// \rs232|uart_rx_inst|Equal2~0_combout  = (\rs232|uart_rx_inst|baud_cnt [1] & (!\rs232|uart_rx_inst|baud_cnt [2] & (!\rs232|uart_rx_inst|baud_cnt [0] & \rs232|uart_rx_inst|baud_cnt [5])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [1]),
	.datab(\rs232|uart_rx_inst|baud_cnt [2]),
	.datac(\rs232|uart_rx_inst|baud_cnt [0]),
	.datad(\rs232|uart_rx_inst|baud_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal2~0 .lut_mask = "0200";
defparam \rs232|uart_rx_inst|Equal2~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal2~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal2~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \rs232|uart_rx_inst|Equal2~1 (
// Equation(s):
// \rs232|uart_rx_inst|Equal2~1_combout  = (((!\rs232|uart_rx_inst|baud_cnt [12] & \rs232|uart_rx_inst|baud_cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [12]),
	.datad(\rs232|uart_rx_inst|baud_cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal2~1 .lut_mask = "0f00";
defparam \rs232|uart_rx_inst|Equal2~1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal2~1 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal2~1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \rs232|uart_rx_inst|bit_flag (
// Equation(s):
// \rs232|uart_rx_inst|bit_flag~regout  = DFFEAS((\rs232|uart_rx_inst|Equal2~0_combout  & (!\rs232|uart_rx_inst|baud_cnt [6] & (\rs232|uart_rx_inst|Equal1~1_combout  & \rs232|uart_rx_inst|Equal2~1_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|Equal2~0_combout ),
	.datab(\rs232|uart_rx_inst|baud_cnt [6]),
	.datac(\rs232|uart_rx_inst|Equal1~1_combout ),
	.datad(\rs232|uart_rx_inst|Equal2~1_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_flag .lut_mask = "2000";
defparam \rs232|uart_rx_inst|bit_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_flag .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \rs232|uart_rx_inst|Add1~15 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~15_combout  = \rs232|uart_rx_inst|bit_flag~regout  $ ((\rs232|uart_rx_inst|bit_cnt [0]))
// \rs232|uart_rx_inst|Add1~17  = CARRY((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|bit_cnt [0])))
// \rs232|uart_rx_inst|Add1~17COUT1_21  = CARRY((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|bit_cnt [0])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_flag~regout ),
	.datab(\rs232|uart_rx_inst|bit_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~17 ),
	.cout1(\rs232|uart_rx_inst|Add1~17COUT1_21 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~15 .lut_mask = "6688";
defparam \rs232|uart_rx_inst|Add1~15 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~15 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~15 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~15 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \rs232|uart_rx_inst|bit_cnt[0] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [0] = DFFEAS((\rs232|uart_rx_inst|Add1~15_combout  & (((!\rs232|uart_rx_inst|always4~0 ) # (!\rs232|uart_rx_inst|bit_flag~regout )) # (!\rs232|uart_rx_inst|bit_cnt [3]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|bit_cnt [3]),
	.datab(\rs232|uart_rx_inst|Add1~15_combout ),
	.datac(\rs232|uart_rx_inst|bit_flag~regout ),
	.datad(\rs232|uart_rx_inst|always4~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[0] .lut_mask = "4ccc";
defparam \rs232|uart_rx_inst|bit_cnt[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \rs232|uart_rx_inst|Add1~10 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~10_combout  = (\rs232|uart_rx_inst|bit_cnt [1] $ ((\rs232|uart_rx_inst|Add1~17 )))
// \rs232|uart_rx_inst|Add1~12  = CARRY(((!\rs232|uart_rx_inst|Add1~17 ) # (!\rs232|uart_rx_inst|bit_cnt [1])))
// \rs232|uart_rx_inst|Add1~12COUT1_22  = CARRY(((!\rs232|uart_rx_inst|Add1~17COUT1_21 ) # (!\rs232|uart_rx_inst|bit_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|bit_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~17 ),
	.cin1(\rs232|uart_rx_inst|Add1~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~12 ),
	.cout1(\rs232|uart_rx_inst|Add1~12COUT1_22 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~10 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~10 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~10 .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|Add1~10 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~10 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~10 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~10 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \rs232|uart_rx_inst|bit_cnt[1] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|Add1~10_combout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[1] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|bit_cnt[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[1] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \rs232|uart_rx_inst|bit_cnt[2] (
// Equation(s):
// \rs232|uart_rx_inst|always4~0  = ((!\rs232|uart_rx_inst|bit_cnt [1] & (!F1_bit_cnt[2] & !\rs232|uart_rx_inst|bit_cnt [0])))
// \rs232|uart_rx_inst|bit_cnt [2] = DFFEAS(\rs232|uart_rx_inst|always4~0 , GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|bit_cnt [1]),
	.datac(\rs232|uart_rx_inst|Add1~5_combout ),
	.datad(\rs232|uart_rx_inst|bit_cnt [0]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always4~0 ),
	.regout(\rs232|uart_rx_inst|bit_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[2] .lut_mask = "0003";
defparam \rs232|uart_rx_inst|bit_cnt[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[2] .output_mode = "reg_and_comb";
defparam \rs232|uart_rx_inst|bit_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[2] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|bit_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \rs232|uart_rx_inst|Add1~5 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~5_combout  = (\rs232|uart_rx_inst|bit_cnt [2] $ ((!\rs232|uart_rx_inst|Add1~12 )))
// \rs232|uart_rx_inst|Add1~7  = CARRY(((\rs232|uart_rx_inst|bit_cnt [2] & !\rs232|uart_rx_inst|Add1~12 )))
// \rs232|uart_rx_inst|Add1~7COUT1_23  = CARRY(((\rs232|uart_rx_inst|bit_cnt [2] & !\rs232|uart_rx_inst|Add1~12COUT1_22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~12 ),
	.cin1(\rs232|uart_rx_inst|Add1~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~7 ),
	.cout1(\rs232|uart_rx_inst|Add1~7COUT1_23 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~5 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~5 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~5 .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|Add1~5 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~5 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~5 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~5 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \rs232|uart_rx_inst|Add1~0 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~0_combout  = \rs232|uart_rx_inst|bit_cnt [3] $ ((((\rs232|uart_rx_inst|Add1~7 ))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~7 ),
	.cin1(\rs232|uart_rx_inst|Add1~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~0 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~0 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~0 .lut_mask = "5a5a";
defparam \rs232|uart_rx_inst|Add1~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Add1~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~0 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \rs232|uart_rx_inst|bit_cnt[3] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [3] = DFFEAS((\rs232|uart_rx_inst|Add1~0_combout  & (((!\rs232|uart_rx_inst|bit_cnt [3]) # (!\rs232|uart_rx_inst|bit_flag~regout )) # (!\rs232|uart_rx_inst|always4~0 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|always4~0 ),
	.datab(\rs232|uart_rx_inst|bit_flag~regout ),
	.datac(\rs232|uart_rx_inst|bit_cnt [3]),
	.datad(\rs232|uart_rx_inst|Add1~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[3] .lut_mask = "7f00";
defparam \rs232|uart_rx_inst|bit_cnt[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \rs232|uart_rx_inst|po_flag (
// Equation(s):
// \rs232|uart_rx_inst|po_flag~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_flag~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_flag~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_flag .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_flag .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_flag .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \rs232|uart_tx_inst|always3~0 (
// Equation(s):
// \rs232|uart_tx_inst|always3~0_combout  = (((!\rs232|uart_tx_inst|bit_flag~regout )) # (!\rs232|uart_tx_inst|work_en~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always3~0 .lut_mask = "33ff";
defparam \rs232|uart_tx_inst|always3~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always3~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always3~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always3~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \rs232|uart_tx_inst|bit_cnt[1] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [1] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [1] $ (((\rs232|uart_tx_inst|bit_cnt [0] & !\rs232|uart_tx_inst|always3~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|bit_cnt [1]),
	.datac(\rs232|uart_tx_inst|always3~0_combout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[1] .lut_mask = "00c6";
defparam \rs232|uart_tx_inst|bit_cnt[1] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[1] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \rs232|uart_tx_inst|Add1~0 (
// Equation(s):
// \rs232|uart_tx_inst|Add1~0_combout  = (\rs232|uart_tx_inst|bit_cnt [1] & (((\rs232|uart_tx_inst|bit_cnt [0]))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Add1~0 .lut_mask = "aa00";
defparam \rs232|uart_tx_inst|Add1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Add1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Add1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Add1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \rs232|uart_tx_inst|bit_cnt[2] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [2] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [2] $ (((\rs232|uart_tx_inst|Add1~0_combout  & !\rs232|uart_tx_inst|always3~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [2]),
	.datab(\rs232|uart_tx_inst|Add1~0_combout ),
	.datac(\rs232|uart_tx_inst|always3~0_combout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[2] .lut_mask = "00a6";
defparam \rs232|uart_tx_inst|bit_cnt[2] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[2] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \rs232|uart_tx_inst|Add1~1 (
// Equation(s):
// \rs232|uart_tx_inst|Add1~1_combout  = (\rs232|uart_tx_inst|bit_cnt [1] & (((\rs232|uart_tx_inst|bit_cnt [2] & \rs232|uart_tx_inst|bit_cnt [0]))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(\rs232|uart_tx_inst|bit_cnt [2]),
	.datad(\rs232|uart_tx_inst|bit_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Add1~1 .lut_mask = "a000";
defparam \rs232|uart_tx_inst|Add1~1 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Add1~1 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Add1~1 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Add1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \rs232|uart_tx_inst|bit_cnt[3] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [3] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [3] $ (((!\rs232|uart_tx_inst|always3~0_combout  & \rs232|uart_tx_inst|Add1~1_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|always0~6_combout ),
	.datab(\rs232|uart_tx_inst|bit_cnt [3]),
	.datac(\rs232|uart_tx_inst|always3~0_combout ),
	.datad(\rs232|uart_tx_inst|Add1~1_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[3] .lut_mask = "4144";
defparam \rs232|uart_tx_inst|bit_cnt[3] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[3] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \rs232|uart_tx_inst|always0~4 (
// Equation(s):
// \rs232|uart_tx_inst|always0~4_combout  = ((\rs232|uart_tx_inst|bit_cnt [3] & ((\rs232|uart_tx_inst|bit_flag~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|bit_cnt [3]),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~4 .lut_mask = "cc00";
defparam \rs232|uart_tx_inst|always0~4 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~4 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~4 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~4 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \rs232|uart_tx_inst|always0~5 (
// Equation(s):
// \rs232|uart_tx_inst|always0~5_combout  = (((!\rs232|uart_tx_inst|bit_cnt [2] & !\rs232|uart_tx_inst|bit_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_tx_inst|bit_cnt [2]),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~5 .lut_mask = "000f";
defparam \rs232|uart_tx_inst|always0~5 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~5 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~5 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~5 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \rs232|uart_tx_inst|bit_cnt[0] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [0] = DFFEAS((\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|always3~0_combout  & ((!\rs232|uart_tx_inst|always0~5_combout ) # (!\rs232|uart_tx_inst|always0~4_combout )))) # (!\rs232|uart_tx_inst|bit_cnt [0] & 
// (((!\rs232|uart_tx_inst|always3~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|always0~4_combout ),
	.datac(\rs232|uart_tx_inst|always3~0_combout ),
	.datad(\rs232|uart_tx_inst|always0~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[0] .lut_mask = "25a5";
defparam \rs232|uart_tx_inst|bit_cnt[0] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \rs232|uart_tx_inst|always0~6 (
// Equation(s):
// \rs232|uart_tx_inst|always0~6_combout  = (\rs232|uart_tx_inst|bit_flag~regout  & (\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|bit_cnt [3] & \rs232|uart_tx_inst|always0~5_combout )))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_flag~regout ),
	.datab(\rs232|uart_tx_inst|bit_cnt [0]),
	.datac(\rs232|uart_tx_inst|bit_cnt [3]),
	.datad(\rs232|uart_tx_inst|always0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~6 .lut_mask = "8000";
defparam \rs232|uart_tx_inst|always0~6 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~6 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~6 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~6 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \rs232|uart_tx_inst|work_en (
// Equation(s):
// \rs232|uart_tx_inst|work_en~regout  = DFFEAS(((\rs232|uart_rx_inst|po_flag~regout ) # ((\rs232|uart_tx_inst|work_en~regout  & !\rs232|uart_tx_inst|always0~6_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(\rs232|uart_rx_inst|po_flag~regout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|work_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|work_en .lut_mask = "f0fc";
defparam \rs232|uart_tx_inst|work_en .operation_mode = "normal";
defparam \rs232|uart_tx_inst|work_en .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|work_en .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|work_en .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|work_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \rs232|uart_tx_inst|baud_cnt[0] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [0] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [0] $ ((\rs232|uart_tx_inst|work_en~regout )), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[0]~1  = CARRY((\rs232|uart_tx_inst|baud_cnt [0] & (\rs232|uart_tx_inst|work_en~regout )))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [0]),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [0]),
	.cout(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[0] .lut_mask = "6688";
defparam \rs232|uart_tx_inst|baud_cnt[0] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|baud_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \rs232|uart_tx_inst|baud_cnt[1] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [1] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [1] $ ((((\rs232|uart_tx_inst|baud_cnt[0]~1 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[1]~3  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[0]~1 )) # (!\rs232|uart_tx_inst|baud_cnt [1]))
// \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[0]~1 )) # (!\rs232|uart_tx_inst|baud_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [1]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[1]~3 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[1] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[1] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[1] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[1] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \rs232|uart_tx_inst|baud_cnt[2] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [2] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [2] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[1]~3 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[2]~21  = CARRY((\rs232|uart_tx_inst|baud_cnt [2] & ((!\rs232|uart_tx_inst|baud_cnt[1]~3 ))))
// \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28  = CARRY((\rs232|uart_tx_inst|baud_cnt [2] & ((!\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[1]~3 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [2]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[2]~21 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .lut_mask = "a50a";
defparam \rs232|uart_tx_inst|baud_cnt[2] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[2] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \rs232|uart_tx_inst|baud_cnt[3] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [3] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [3] $ (((((!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[2]~21 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[3]~5  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[2]~21 )) # (!\rs232|uart_tx_inst|baud_cnt [3]))
// \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 )) # (!\rs232|uart_tx_inst|baud_cnt [3]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[2]~21 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [3]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[3]~5 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[3] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[3] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \rs232|uart_tx_inst|baud_cnt[4] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [4] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [4] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[3]~5 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[4]~7  = CARRY((\rs232|uart_tx_inst|baud_cnt [4] & ((!\rs232|uart_tx_inst|baud_cnt[3]~5 ))))
// \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30  = CARRY((\rs232|uart_tx_inst|baud_cnt [4] & ((!\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[3]~5 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [4]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[4]~7 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .lut_mask = "a50a";
defparam \rs232|uart_tx_inst|baud_cnt[4] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[4] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[4] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[4] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \rs232|uart_tx_inst|baud_cnt[5] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [5] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [5] $ (((!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[4]~7 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[5]~9  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ) # (!\rs232|uart_tx_inst|baud_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[4]~7 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [5]),
	.cout(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .lut_mask = "3c3f";
defparam \rs232|uart_tx_inst|baud_cnt[5] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[5] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[5] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[5] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \rs232|uart_tx_inst|baud_cnt[6] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [6] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [6] $ ((!\rs232|uart_tx_inst|baud_cnt[5]~9 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[6]~23  = CARRY(((\rs232|uart_tx_inst|baud_cnt [6] & !\rs232|uart_tx_inst|baud_cnt[5]~9 )))
// \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31  = CARRY(((\rs232|uart_tx_inst|baud_cnt [6] & !\rs232|uart_tx_inst|baud_cnt[5]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [6]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[6]~23 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[6] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[6] .lut_mask = "c30c";
defparam \rs232|uart_tx_inst|baud_cnt[6] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[6] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[6] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[6] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \rs232|uart_tx_inst|baud_cnt[7] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [7] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [7] $ (((!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[6]~23 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[7]~11  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[6]~23 ) # (!\rs232|uart_tx_inst|baud_cnt [7])))
// \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ) # (!\rs232|uart_tx_inst|baud_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[6]~23 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [7]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[7]~11 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .lut_mask = "3c3f";
defparam \rs232|uart_tx_inst|baud_cnt[7] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[7] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[7] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[7] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \rs232|uart_tx_inst|baud_cnt[8] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [8] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [8] $ ((!(!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[7]~11 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[8]~13  = CARRY(((\rs232|uart_tx_inst|baud_cnt [8] & !\rs232|uart_tx_inst|baud_cnt[7]~11 )))
// \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33  = CARRY(((\rs232|uart_tx_inst|baud_cnt [8] & !\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[7]~11 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [8]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[8]~13 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .lut_mask = "c30c";
defparam \rs232|uart_tx_inst|baud_cnt[8] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[8] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[8] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[8] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \rs232|uart_tx_inst|baud_cnt[9] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [9] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [9] $ (((((!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[8]~13 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[9]~15  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[8]~13 )) # (!\rs232|uart_tx_inst|baud_cnt [9]))
// \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 )) # (!\rs232|uart_tx_inst|baud_cnt [9]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[8]~13 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [9]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[9]~15 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[9] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[9] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[9] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[9] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \rs232|uart_tx_inst|baud_cnt[10] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [10] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [10] $ ((!(!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[9]~15 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[10]~17  = CARRY(((\rs232|uart_tx_inst|baud_cnt [10] & !\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[9]~15 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [10]),
	.cout(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .lut_mask = "c30c";
defparam \rs232|uart_tx_inst|baud_cnt[10] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[10] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[10] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[10] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \rs232|uart_tx_inst|baud_cnt[11] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [11] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [11] $ ((((\rs232|uart_tx_inst|baud_cnt[10]~17 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[11]~19  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[10]~17 )) # (!\rs232|uart_tx_inst|baud_cnt [11]))
// \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[10]~17 )) # (!\rs232|uart_tx_inst|baud_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [11]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[11]~19 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[11] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[11] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[11] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[11] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[11] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[11] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \rs232|uart_tx_inst|baud_cnt[12] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [12] = DFFEAS((((!\rs232|uart_tx_inst|baud_cnt[10]~17  & \rs232|uart_tx_inst|baud_cnt[11]~19 ) # (\rs232|uart_tx_inst|baud_cnt[10]~17  & \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ) $ (!\rs232|uart_tx_inst|baud_cnt [12]))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|baud_cnt [12]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[11]~19 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .lut_mask = "f00f";
defparam \rs232|uart_tx_inst|baud_cnt[12] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|baud_cnt[12] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[12] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[12] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \rs232|uart_tx_inst|Equal1~3 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~3_combout  = (((\rs232|uart_tx_inst|baud_cnt [12] & \rs232|uart_tx_inst|baud_cnt [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_tx_inst|baud_cnt [12]),
	.datad(\rs232|uart_tx_inst|baud_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~3 .lut_mask = "f000";
defparam \rs232|uart_tx_inst|Equal1~3 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~3 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~3 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \rs232|uart_tx_inst|Equal1~1 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~1_combout  = (!\rs232|uart_tx_inst|baud_cnt [9] & (!\rs232|uart_tx_inst|baud_cnt [8] & (!\rs232|uart_tx_inst|baud_cnt [5] & !\rs232|uart_tx_inst|baud_cnt [7])))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [9]),
	.datab(\rs232|uart_tx_inst|baud_cnt [8]),
	.datac(\rs232|uart_tx_inst|baud_cnt [5]),
	.datad(\rs232|uart_tx_inst|baud_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~1 .lut_mask = "0001";
defparam \rs232|uart_tx_inst|Equal1~1 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~1 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~1 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \rs232|uart_tx_inst|Equal1~0 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~0_combout  = (\rs232|uart_tx_inst|baud_cnt [0] & (!\rs232|uart_tx_inst|baud_cnt [3] & (!\rs232|uart_tx_inst|baud_cnt [1] & !\rs232|uart_tx_inst|baud_cnt [4])))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [0]),
	.datab(\rs232|uart_tx_inst|baud_cnt [3]),
	.datac(\rs232|uart_tx_inst|baud_cnt [1]),
	.datad(\rs232|uart_tx_inst|baud_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~0 .lut_mask = "0002";
defparam \rs232|uart_tx_inst|Equal1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \rs232|uart_tx_inst|Equal1~2 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~2_combout  = (!\rs232|uart_tx_inst|baud_cnt [11] & (!\rs232|uart_tx_inst|baud_cnt [10] & (\rs232|uart_tx_inst|Equal1~1_combout  & \rs232|uart_tx_inst|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [11]),
	.datab(\rs232|uart_tx_inst|baud_cnt [10]),
	.datac(\rs232|uart_tx_inst|Equal1~1_combout ),
	.datad(\rs232|uart_tx_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~2 .lut_mask = "1000";
defparam \rs232|uart_tx_inst|Equal1~2 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~2 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~2 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \rs232|uart_tx_inst|always1~0 (
// Equation(s):
// \rs232|uart_tx_inst|always1~0_combout  = ((\rs232|uart_tx_inst|baud_cnt [2] & (\rs232|uart_tx_inst|Equal1~3_combout  & \rs232|uart_tx_inst|Equal1~2_combout ))) # (!\rs232|uart_tx_inst|work_en~regout )

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [2]),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(\rs232|uart_tx_inst|Equal1~3_combout ),
	.datad(\rs232|uart_tx_inst|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always1~0 .lut_mask = "b333";
defparam \rs232|uart_tx_inst|always1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \rs232|uart_tx_inst|bit_flag (
// Equation(s):
// \rs232|uart_tx_inst|bit_flag~regout  = DFFEAS((!\rs232|uart_tx_inst|baud_cnt [6] & (!\rs232|uart_tx_inst|baud_cnt [12] & (!\rs232|uart_tx_inst|baud_cnt [2] & \rs232|uart_tx_inst|Equal1~2_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [6]),
	.datab(\rs232|uart_tx_inst|baud_cnt [12]),
	.datac(\rs232|uart_tx_inst|baud_cnt [2]),
	.datad(\rs232|uart_tx_inst|Equal1~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_flag .lut_mask = "0100";
defparam \rs232|uart_tx_inst|bit_flag .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_flag .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_flag .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_flag .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \rs232|uart_rx_inst|always8~0 (
// Equation(s):
// \rs232|uart_rx_inst|always8~0_combout  = ((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|bit_cnt [3] $ (!\rs232|uart_rx_inst|always4~0 ))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|bit_flag~regout ),
	.datad(\rs232|uart_rx_inst|always4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|always8~0 .lut_mask = "a050";
defparam \rs232|uart_rx_inst|always8~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|always8~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|always8~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|always8~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \rs232|uart_rx_inst|rx_data[7] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [7] = DFFEAS((((!\rs232|uart_rx_inst|rx_reg3~regout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg3~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[7] .lut_mask = "0f0f";
defparam \rs232|uart_rx_inst|rx_data[7] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[7] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[7] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \rs232|uart_rx_inst|rx_data[6] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [7]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[6] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[6] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[6] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \rs232|uart_rx_inst|rx_data[5] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [6]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[5] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[5] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[5] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[5] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \rs232|uart_rx_inst|rx_data[4] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [4] = DFFEAS((((\rs232|uart_rx_inst|rx_data [5]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [5]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[4] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|rx_data[4] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[4] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[4] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \rs232|uart_rx_inst|rx_data[3] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [3] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [4]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[3] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \rs232|uart_rx_inst|rx_data[2] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [2] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [3]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[2] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[2] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[2] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \rs232|uart_rx_inst|rx_data[1] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [2]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[1] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[1] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \rs232|uart_rx_inst|rx_data[0] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [0] = DFFEAS((((\rs232|uart_rx_inst|rx_data [1]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [1]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[0] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|rx_data[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \rs232|uart_rx_inst|po_data[0] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [0] = DFFEAS((((\rs232|uart_rx_inst|rx_data [0]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [0]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[0] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|po_data[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \rs232|uart_rx_inst|po_data[2] (
// Equation(s):
// \rs232|uart_tx_inst|tx~0  = ((\rs232|uart_tx_inst|bit_cnt [1] & ((F1_po_data[2]))) # (!\rs232|uart_tx_inst|bit_cnt [1] & (\rs232|uart_rx_inst|po_data [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|po_data [0]),
	.datac(\rs232|uart_rx_inst|rx_data [2]),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~0 ),
	.regout(\rs232|uart_rx_inst|po_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[2] .lut_mask = "f0cc";
defparam \rs232|uart_rx_inst|po_data[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[2] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[2] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \rs232|uart_rx_inst|po_data[1] (
// Equation(s):
// \rs232|uart_tx_inst|tx~1  = (\rs232|uart_tx_inst|bit_cnt [0] & (((\rs232|uart_tx_inst|tx~0 )))) # (!\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|bit_cnt [1] & (F1_po_data[1])))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|bit_cnt [1]),
	.datac(\rs232|uart_rx_inst|rx_data [1]),
	.datad(\rs232|uart_tx_inst|tx~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~1 ),
	.regout(\rs232|uart_rx_inst|po_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[1] .lut_mask = "ea40";
defparam \rs232|uart_rx_inst|po_data[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[1] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[1] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \rs232|uart_rx_inst|po_data[6] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , \rs232|uart_rx_inst|rx_data [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [6]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[6] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_data[6] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[6] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \rs232|uart_rx_inst|po_data[3] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [3] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , \rs232|uart_rx_inst|rx_data [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [3]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[3] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_data[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \rs232|uart_rx_inst|po_data[4] (
// Equation(s):
// \rs232|uart_tx_inst|Mux0~0  = (\rs232|uart_tx_inst|bit_cnt [1] & (\rs232|uart_tx_inst|bit_cnt [0])) # (!\rs232|uart_tx_inst|bit_cnt [1] & ((\rs232|uart_tx_inst|bit_cnt [0] & (F1_po_data[4])) # (!\rs232|uart_tx_inst|bit_cnt [0] & 
// ((\rs232|uart_rx_inst|po_data [3])))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(\rs232|uart_tx_inst|bit_cnt [0]),
	.datac(\rs232|uart_rx_inst|rx_data [4]),
	.datad(\rs232|uart_rx_inst|po_data [3]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Mux0~0 ),
	.regout(\rs232|uart_rx_inst|po_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[4] .lut_mask = "d9c8";
defparam \rs232|uart_rx_inst|po_data[4] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[4] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[4] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \rs232|uart_rx_inst|po_data[5] (
// Equation(s):
// \rs232|uart_tx_inst|Mux0~1  = (\rs232|uart_tx_inst|bit_cnt [1] & ((\rs232|uart_tx_inst|Mux0~0  & (\rs232|uart_rx_inst|po_data [6])) # (!\rs232|uart_tx_inst|Mux0~0  & ((F1_po_data[5]))))) # (!\rs232|uart_tx_inst|bit_cnt [1] & (((\rs232|uart_tx_inst|Mux0~0 
// ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(\rs232|uart_rx_inst|po_data [6]),
	.datac(\rs232|uart_rx_inst|rx_data [5]),
	.datad(\rs232|uart_tx_inst|Mux0~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Mux0~1 ),
	.regout(\rs232|uart_rx_inst|po_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[5] .lut_mask = "dda0";
defparam \rs232|uart_rx_inst|po_data[5] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[5] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[5] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \rs232|uart_tx_inst|tx~2 (
// Equation(s):
// \rs232|uart_tx_inst|tx~2_combout  = (\rs232|uart_tx_inst|bit_flag~regout  & ((\rs232|uart_tx_inst|bit_cnt [2] & ((\rs232|uart_tx_inst|Mux0~1 ))) # (!\rs232|uart_tx_inst|bit_cnt [2] & (\rs232|uart_tx_inst|tx~1 ))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [2]),
	.datab(\rs232|uart_tx_inst|bit_flag~regout ),
	.datac(\rs232|uart_tx_inst|tx~1 ),
	.datad(\rs232|uart_tx_inst|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|tx~2 .lut_mask = "c840";
defparam \rs232|uart_tx_inst|tx~2 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|tx~2 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|tx~2 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|tx~2 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|tx~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \rs232|uart_rx_inst|po_data[7] (
// Equation(s):
// \rs232|uart_tx_inst|tx~3  = (\rs232|uart_tx_inst|always0~4_combout  & ((\rs232|uart_tx_inst|bit_cnt [0]) # ((F1_po_data[7]) # (!\rs232|uart_tx_inst|always0~5_combout ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|always0~5_combout ),
	.datac(\rs232|uart_rx_inst|rx_data [7]),
	.datad(\rs232|uart_tx_inst|always0~4_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~3 ),
	.regout(\rs232|uart_rx_inst|po_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[7] .lut_mask = "fb00";
defparam \rs232|uart_rx_inst|po_data[7] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[7] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[7] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \rs232|uart_tx_inst|tx (
// Equation(s):
// \rs232|uart_tx_inst|tx~regout  = DFFEAS((!\rs232|uart_tx_inst|tx~2_combout  & (!\rs232|uart_tx_inst|tx~3  & ((\rs232|uart_tx_inst|bit_flag~regout ) # (\rs232|uart_tx_inst|tx~regout )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_flag~regout ),
	.datab(\rs232|uart_tx_inst|tx~regout ),
	.datac(\rs232|uart_tx_inst|tx~2_combout ),
	.datad(\rs232|uart_tx_inst|tx~3 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|tx~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|tx .lut_mask = "000e";
defparam \rs232|uart_tx_inst|tx .operation_mode = "normal";
defparam \rs232|uart_tx_inst|tx .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|tx .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|tx .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|tx .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \TEM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\TEM~combout ),
	.padio(TEM));
// synopsys translate_off
defparam \TEM~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \DoublePulse4|sigin_syn[0] (
// Equation(s):
// \DoublePulse4|sigin_syn [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \TEM~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\TEM~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|sigin_syn [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|sigin_syn[0] .lut_mask = "0000";
defparam \DoublePulse4|sigin_syn[0] .operation_mode = "normal";
defparam \DoublePulse4|sigin_syn[0] .output_mode = "reg_only";
defparam \DoublePulse4|sigin_syn[0] .register_cascade_mode = "off";
defparam \DoublePulse4|sigin_syn[0] .sum_lutc_input = "datac";
defparam \DoublePulse4|sigin_syn[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \DoublePulse1|cnt_1us[0] (
// Equation(s):
// \DoublePulse1|cnt_1us [0] = DFFEAS(((!\DoublePulse1|cnt_1us [0])), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[0]~5  = CARRY(((\DoublePulse1|cnt_1us [0])))
// \DoublePulse1|cnt_1us[0]~5COUT1_18  = CARRY(((\DoublePulse1|cnt_1us [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_1us [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [0]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[0]~5 ),
	.cout1(\DoublePulse1|cnt_1us[0]~5COUT1_18 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[0] .lut_mask = "33cc";
defparam \DoublePulse1|cnt_1us[0] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[0] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[0] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[0] .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_1us[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \DoublePulse1|cnt_1us[1] (
// Equation(s):
// \DoublePulse1|cnt_1us [1] = DFFEAS((\DoublePulse1|cnt_1us [1] $ ((\DoublePulse1|cnt_1us[0]~5 ))), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[1]~7  = CARRY(((!\DoublePulse1|cnt_1us[0]~5 ) # (!\DoublePulse1|cnt_1us [1])))
// \DoublePulse1|cnt_1us[1]~7COUT1_19  = CARRY(((!\DoublePulse1|cnt_1us[0]~5COUT1_18 ) # (!\DoublePulse1|cnt_1us [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_1us [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_1us[0]~5 ),
	.cin1(\DoublePulse1|cnt_1us[0]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [1]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[1]~7 ),
	.cout1(\DoublePulse1|cnt_1us[1]~7COUT1_19 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[1] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[1] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[1] .lut_mask = "3c3f";
defparam \DoublePulse1|cnt_1us[1] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[1] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[1] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[1] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \DoublePulse1|cnt_1us[2] (
// Equation(s):
// \DoublePulse1|cnt_1us [2] = DFFEAS((\DoublePulse1|cnt_1us [2] $ ((!\DoublePulse1|cnt_1us[1]~7 ))), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[2]~1  = CARRY(((\DoublePulse1|cnt_1us [2] & !\DoublePulse1|cnt_1us[1]~7 )))
// \DoublePulse1|cnt_1us[2]~1COUT1_20  = CARRY(((\DoublePulse1|cnt_1us [2] & !\DoublePulse1|cnt_1us[1]~7COUT1_19 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_1us [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_1us[1]~7 ),
	.cin1(\DoublePulse1|cnt_1us[1]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [2]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[2]~1 ),
	.cout1(\DoublePulse1|cnt_1us[2]~1COUT1_20 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[2] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[2] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[2] .lut_mask = "c30c";
defparam \DoublePulse1|cnt_1us[2] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[2] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[2] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[2] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \DoublePulse1|cnt_1us[3] (
// Equation(s):
// \DoublePulse1|cnt_1us [3] = DFFEAS(\DoublePulse1|cnt_1us [3] $ ((((\DoublePulse1|cnt_1us[2]~1 )))), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[3]~3  = CARRY(((!\DoublePulse1|cnt_1us[2]~1 )) # (!\DoublePulse1|cnt_1us [3]))
// \DoublePulse1|cnt_1us[3]~3COUT1_21  = CARRY(((!\DoublePulse1|cnt_1us[2]~1COUT1_20 )) # (!\DoublePulse1|cnt_1us [3]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_1us [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_1us[2]~1 ),
	.cin1(\DoublePulse1|cnt_1us[2]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [3]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[3]~3 ),
	.cout1(\DoublePulse1|cnt_1us[3]~3COUT1_21 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[3] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[3] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[3] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_1us[3] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[3] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[3] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[3] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \DoublePulse1|Equal0~0 (
// Equation(s):
// \DoublePulse1|Equal0~0_combout  = (\DoublePulse1|cnt_1us [3]) # ((\DoublePulse1|cnt_1us [2]) # ((!\DoublePulse1|cnt_1us [1]) # (!\DoublePulse1|cnt_1us [0])))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_1us [3]),
	.datab(\DoublePulse1|cnt_1us [2]),
	.datac(\DoublePulse1|cnt_1us [0]),
	.datad(\DoublePulse1|cnt_1us [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|Equal0~0 .lut_mask = "efff";
defparam \DoublePulse1|Equal0~0 .operation_mode = "normal";
defparam \DoublePulse1|Equal0~0 .output_mode = "comb_only";
defparam \DoublePulse1|Equal0~0 .register_cascade_mode = "off";
defparam \DoublePulse1|Equal0~0 .sum_lutc_input = "datac";
defparam \DoublePulse1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \DoublePulse4|sigin_syn[1] (
// Equation(s):
// \DoublePulse1|cnt_1us[3]~16  = (\DoublePulse1|Equal0~1_combout  & (\DoublePulse4|sigin_syn [0] $ ((B2_sigin_syn[1])))) # (!\DoublePulse1|Equal0~1_combout  & ((\DoublePulse4|sigin_syn [0] $ (B2_sigin_syn[1])) # (!\DoublePulse1|Equal0~0_combout )))
// \DoublePulse4|sigin_syn [1] = DFFEAS(\DoublePulse1|cnt_1us[3]~16 , GLOBAL(\clk~combout ), VCC, , , \DoublePulse4|sigin_syn [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|sigin_syn [0]),
	.datab(\DoublePulse1|Equal0~1_combout ),
	.datac(\DoublePulse4|sigin_syn [0]),
	.datad(\DoublePulse1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_1us[3]~16 ),
	.regout(\DoublePulse4|sigin_syn [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|sigin_syn[1] .lut_mask = "5a7b";
defparam \DoublePulse4|sigin_syn[1] .operation_mode = "normal";
defparam \DoublePulse4|sigin_syn[1] .output_mode = "reg_and_comb";
defparam \DoublePulse4|sigin_syn[1] .register_cascade_mode = "off";
defparam \DoublePulse4|sigin_syn[1] .sum_lutc_input = "qfbk";
defparam \DoublePulse4|sigin_syn[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \DoublePulse1|cnt_1us[4] (
// Equation(s):
// \DoublePulse1|cnt_1us [4] = DFFEAS(\DoublePulse1|cnt_1us [4] $ ((((!\DoublePulse1|cnt_1us[3]~3 )))), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[4]~9  = CARRY((\DoublePulse1|cnt_1us [4] & ((!\DoublePulse1|cnt_1us[3]~3COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_1us [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_1us[3]~3 ),
	.cin1(\DoublePulse1|cnt_1us[3]~3COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [4]),
	.cout(\DoublePulse1|cnt_1us[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[4] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[4] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[4] .lut_mask = "a50a";
defparam \DoublePulse1|cnt_1us[4] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[4] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[4] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[4] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \DoublePulse1|cnt_1us[5] (
// Equation(s):
// \DoublePulse1|cnt_1us [5] = DFFEAS(\DoublePulse1|cnt_1us [5] $ ((((\DoublePulse1|cnt_1us[4]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[5]~13  = CARRY(((!\DoublePulse1|cnt_1us[4]~9 )) # (!\DoublePulse1|cnt_1us [5]))
// \DoublePulse1|cnt_1us[5]~13COUT1_22  = CARRY(((!\DoublePulse1|cnt_1us[4]~9 )) # (!\DoublePulse1|cnt_1us [5]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_1us [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\DoublePulse1|cnt_1us[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [5]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[5]~13 ),
	.cout1(\DoublePulse1|cnt_1us[5]~13COUT1_22 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[5] .cin_used = "true";
defparam \DoublePulse1|cnt_1us[5] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_1us[5] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[5] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[5] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[5] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \DoublePulse1|cnt_1us[6] (
// Equation(s):
// \DoublePulse1|cnt_1us [6] = DFFEAS(\DoublePulse1|cnt_1us [6] $ ((((!(!\DoublePulse1|cnt_1us[4]~9  & \DoublePulse1|cnt_1us[5]~13 ) # (\DoublePulse1|cnt_1us[4]~9  & \DoublePulse1|cnt_1us[5]~13COUT1_22 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \DoublePulse1|cnt_1us[3]~16 , )
// \DoublePulse1|cnt_1us[6]~15  = CARRY((\DoublePulse1|cnt_1us [6] & ((!\DoublePulse1|cnt_1us[5]~13 ))))
// \DoublePulse1|cnt_1us[6]~15COUT1_23  = CARRY((\DoublePulse1|cnt_1us [6] & ((!\DoublePulse1|cnt_1us[5]~13COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_1us [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\DoublePulse1|cnt_1us[4]~9 ),
	.cin0(\DoublePulse1|cnt_1us[5]~13 ),
	.cin1(\DoublePulse1|cnt_1us[5]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [6]),
	.cout(),
	.cout0(\DoublePulse1|cnt_1us[6]~15 ),
	.cout1(\DoublePulse1|cnt_1us[6]~15COUT1_23 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[6] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[6] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[6] .cin_used = "true";
defparam \DoublePulse1|cnt_1us[6] .lut_mask = "a50a";
defparam \DoublePulse1|cnt_1us[6] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_1us[6] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[6] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[6] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \DoublePulse1|cnt_1us[7] (
// Equation(s):
// \DoublePulse1|cnt_1us [7] = DFFEAS((\DoublePulse1|cnt_1us [7] $ (((!\DoublePulse1|cnt_1us[4]~9  & \DoublePulse1|cnt_1us[6]~15 ) # (\DoublePulse1|cnt_1us[4]~9  & \DoublePulse1|cnt_1us[6]~15COUT1_23 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \DoublePulse1|cnt_1us[3]~16 , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_1us [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|cnt_1us[3]~16 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\DoublePulse1|cnt_1us[4]~9 ),
	.cin0(\DoublePulse1|cnt_1us[6]~15 ),
	.cin1(\DoublePulse1|cnt_1us[6]~15COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_1us [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_1us[7] .cin0_used = "true";
defparam \DoublePulse1|cnt_1us[7] .cin1_used = "true";
defparam \DoublePulse1|cnt_1us[7] .cin_used = "true";
defparam \DoublePulse1|cnt_1us[7] .lut_mask = "3c3c";
defparam \DoublePulse1|cnt_1us[7] .operation_mode = "normal";
defparam \DoublePulse1|cnt_1us[7] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_1us[7] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_1us[7] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_1us[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \DoublePulse1|Equal0~1 (
// Equation(s):
// \DoublePulse1|Equal0~1_combout  = (\DoublePulse1|cnt_1us [7]) # ((\DoublePulse1|cnt_1us [4]) # ((!\DoublePulse1|cnt_1us [5]) # (!\DoublePulse1|cnt_1us [6])))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_1us [7]),
	.datab(\DoublePulse1|cnt_1us [4]),
	.datac(\DoublePulse1|cnt_1us [6]),
	.datad(\DoublePulse1|cnt_1us [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|Equal0~1 .lut_mask = "efff";
defparam \DoublePulse1|Equal0~1 .operation_mode = "normal";
defparam \DoublePulse1|Equal0~1 .output_mode = "comb_only";
defparam \DoublePulse1|Equal0~1 .register_cascade_mode = "off";
defparam \DoublePulse1|Equal0~1 .sum_lutc_input = "datac";
defparam \DoublePulse1|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \DoublePulse1|cnt_shake[0] (
// Equation(s):
// \DoublePulse1|cnt_shake [0] = DFFEAS(((!\DoublePulse1|cnt_shake [0])), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[0]~9  = CARRY(((\DoublePulse1|cnt_shake [0])))
// \DoublePulse1|cnt_shake[0]~9COUT1_20  = CARRY(((\DoublePulse1|cnt_shake [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_shake [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [0]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[0]~9 ),
	.cout1(\DoublePulse1|cnt_shake[0]~9COUT1_20 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[0] .lut_mask = "33cc";
defparam \DoublePulse1|cnt_shake[0] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[0] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[0] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[0] .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_shake[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \DoublePulse1|cnt_shake[1] (
// Equation(s):
// \DoublePulse1|cnt_shake [1] = DFFEAS((\DoublePulse1|cnt_shake [1] $ ((\DoublePulse1|cnt_shake[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[1]~11  = CARRY(((!\DoublePulse1|cnt_shake[0]~9 ) # (!\DoublePulse1|cnt_shake [1])))
// \DoublePulse1|cnt_shake[1]~11COUT1_21  = CARRY(((!\DoublePulse1|cnt_shake[0]~9COUT1_20 ) # (!\DoublePulse1|cnt_shake [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_shake [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_shake[0]~9 ),
	.cin1(\DoublePulse1|cnt_shake[0]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [1]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[1]~11 ),
	.cout1(\DoublePulse1|cnt_shake[1]~11COUT1_21 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[1] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[1] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[1] .lut_mask = "3c3f";
defparam \DoublePulse1|cnt_shake[1] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[1] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[1] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[1] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \DoublePulse1|cnt_shake[2] (
// Equation(s):
// \DoublePulse1|cnt_shake [2] = DFFEAS((\DoublePulse1|cnt_shake [2] $ ((!\DoublePulse1|cnt_shake[1]~11 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[2]~13  = CARRY(((\DoublePulse1|cnt_shake [2] & !\DoublePulse1|cnt_shake[1]~11 )))
// \DoublePulse1|cnt_shake[2]~13COUT1_22  = CARRY(((\DoublePulse1|cnt_shake [2] & !\DoublePulse1|cnt_shake[1]~11COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_shake [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_shake[1]~11 ),
	.cin1(\DoublePulse1|cnt_shake[1]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [2]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[2]~13 ),
	.cout1(\DoublePulse1|cnt_shake[2]~13COUT1_22 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[2] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[2] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[2] .lut_mask = "c30c";
defparam \DoublePulse1|cnt_shake[2] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[2] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[2] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[2] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \DoublePulse1|cnt_shake[3] (
// Equation(s):
// \DoublePulse1|cnt_shake [3] = DFFEAS(\DoublePulse1|cnt_shake [3] $ ((((\DoublePulse1|cnt_shake[2]~13 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[3]~15  = CARRY(((!\DoublePulse1|cnt_shake[2]~13 )) # (!\DoublePulse1|cnt_shake [3]))
// \DoublePulse1|cnt_shake[3]~15COUT1_23  = CARRY(((!\DoublePulse1|cnt_shake[2]~13COUT1_22 )) # (!\DoublePulse1|cnt_shake [3]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_shake [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_shake[2]~13 ),
	.cin1(\DoublePulse1|cnt_shake[2]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [3]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[3]~15 ),
	.cout1(\DoublePulse1|cnt_shake[3]~15COUT1_23 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[3] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[3] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[3] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_shake[3] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[3] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[3] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[3] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \DoublePulse1|cnt_shake[4] (
// Equation(s):
// \DoublePulse1|cnt_shake [4] = DFFEAS(\DoublePulse1|cnt_shake [4] $ ((((!\DoublePulse1|cnt_shake[3]~15 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[4]~1  = CARRY((\DoublePulse1|cnt_shake [4] & ((!\DoublePulse1|cnt_shake[3]~15COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_shake [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_shake[3]~15 ),
	.cin1(\DoublePulse1|cnt_shake[3]~15COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [4]),
	.cout(\DoublePulse1|cnt_shake[4]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[4] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[4] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[4] .lut_mask = "a50a";
defparam \DoublePulse1|cnt_shake[4] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[4] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[4] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[4] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \DoublePulse1|cnt_shake[5] (
// Equation(s):
// \DoublePulse1|cnt_shake [5] = DFFEAS(\DoublePulse1|cnt_shake [5] $ ((((\DoublePulse1|cnt_shake[4]~1 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[5]~3  = CARRY(((!\DoublePulse1|cnt_shake[4]~1 )) # (!\DoublePulse1|cnt_shake [5]))
// \DoublePulse1|cnt_shake[5]~3COUT1_24  = CARRY(((!\DoublePulse1|cnt_shake[4]~1 )) # (!\DoublePulse1|cnt_shake [5]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_shake [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(\DoublePulse1|cnt_shake[4]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [5]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[5]~3 ),
	.cout1(\DoublePulse1|cnt_shake[5]~3COUT1_24 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[5] .cin_used = "true";
defparam \DoublePulse1|cnt_shake[5] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_shake[5] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[5] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[5] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[5] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \DoublePulse1|cnt_shake[6] (
// Equation(s):
// \DoublePulse1|cnt_shake [6] = DFFEAS(\DoublePulse1|cnt_shake [6] $ ((((!(!\DoublePulse1|cnt_shake[4]~1  & \DoublePulse1|cnt_shake[5]~3 ) # (\DoublePulse1|cnt_shake[4]~1  & \DoublePulse1|cnt_shake[5]~3COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_shake[6]~5  = CARRY((\DoublePulse1|cnt_shake [6] & ((!\DoublePulse1|cnt_shake[5]~3 ))))
// \DoublePulse1|cnt_shake[6]~5COUT1_25  = CARRY((\DoublePulse1|cnt_shake [6] & ((!\DoublePulse1|cnt_shake[5]~3COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_shake [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(\DoublePulse1|cnt_shake[4]~1 ),
	.cin0(\DoublePulse1|cnt_shake[5]~3 ),
	.cin1(\DoublePulse1|cnt_shake[5]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [6]),
	.cout(),
	.cout0(\DoublePulse1|cnt_shake[6]~5 ),
	.cout1(\DoublePulse1|cnt_shake[6]~5COUT1_25 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[6] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[6] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[6] .cin_used = "true";
defparam \DoublePulse1|cnt_shake[6] .lut_mask = "a50a";
defparam \DoublePulse1|cnt_shake[6] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_shake[6] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[6] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[6] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \DoublePulse1|cnt_shake[7] (
// Equation(s):
// \DoublePulse1|cnt_shake [7] = DFFEAS((\DoublePulse1|cnt_shake [7] $ (((!\DoublePulse1|cnt_shake[4]~1  & \DoublePulse1|cnt_shake[6]~5 ) # (\DoublePulse1|cnt_shake[4]~1  & \DoublePulse1|cnt_shake[6]~5COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|cnt_shake[6]~18_combout , , , !\DoublePulse4|sigin_syn [1], )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_shake [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_shake[6]~18_combout ),
	.cin(\DoublePulse1|cnt_shake[4]~1 ),
	.cin0(\DoublePulse1|cnt_shake[6]~5 ),
	.cin1(\DoublePulse1|cnt_shake[6]~5COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_shake [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[7] .cin0_used = "true";
defparam \DoublePulse1|cnt_shake[7] .cin1_used = "true";
defparam \DoublePulse1|cnt_shake[7] .cin_used = "true";
defparam \DoublePulse1|cnt_shake[7] .lut_mask = "3c3c";
defparam \DoublePulse1|cnt_shake[7] .operation_mode = "normal";
defparam \DoublePulse1|cnt_shake[7] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_shake[7] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[7] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_shake[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \DoublePulse1|cnt_shake[6]~16 (
// Equation(s):
// \DoublePulse1|cnt_shake[6]~16_combout  = (\DoublePulse1|cnt_shake [3] & (\DoublePulse1|cnt_shake [4] & ((\DoublePulse1|cnt_shake [1]) # (\DoublePulse1|cnt_shake [2]))))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_shake [1]),
	.datab(\DoublePulse1|cnt_shake [2]),
	.datac(\DoublePulse1|cnt_shake [3]),
	.datad(\DoublePulse1|cnt_shake [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_shake[6]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[6]~16 .lut_mask = "e000";
defparam \DoublePulse1|cnt_shake[6]~16 .operation_mode = "normal";
defparam \DoublePulse1|cnt_shake[6]~16 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_shake[6]~16 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[6]~16 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_shake[6]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \DoublePulse1|cnt_shake[6]~17 (
// Equation(s):
// \DoublePulse1|cnt_shake[6]~17_combout  = (\DoublePulse1|cnt_shake [6] & (\DoublePulse1|cnt_shake [7] & (\DoublePulse1|cnt_shake [5] & \DoublePulse1|cnt_shake[6]~16_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_shake [6]),
	.datab(\DoublePulse1|cnt_shake [7]),
	.datac(\DoublePulse1|cnt_shake [5]),
	.datad(\DoublePulse1|cnt_shake[6]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_shake[6]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[6]~17 .lut_mask = "8000";
defparam \DoublePulse1|cnt_shake[6]~17 .operation_mode = "normal";
defparam \DoublePulse1|cnt_shake[6]~17 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_shake[6]~17 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[6]~17 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_shake[6]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \DoublePulse1|cnt_shake[6]~18 (
// Equation(s):
// \DoublePulse1|cnt_shake[6]~18_combout  = ((!\DoublePulse1|Equal0~1_combout  & (!\DoublePulse1|Equal0~0_combout  & !\DoublePulse1|cnt_shake[6]~17_combout ))) # (!\DoublePulse4|sigin_syn [1])

	.clk(gnd),
	.dataa(\DoublePulse1|Equal0~1_combout ),
	.datab(\DoublePulse4|sigin_syn [1]),
	.datac(\DoublePulse1|Equal0~0_combout ),
	.datad(\DoublePulse1|cnt_shake[6]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_shake[6]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_shake[6]~18 .lut_mask = "3337";
defparam \DoublePulse1|cnt_shake[6]~18 .operation_mode = "normal";
defparam \DoublePulse1|cnt_shake[6]~18 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_shake[6]~18 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_shake[6]~18 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_shake[6]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \DoublePulse1|K1~1 (
// Equation(s):
// \DoublePulse1|K1~1_combout  = (!\DoublePulse1|cnt_shake [2] & (!\DoublePulse1|cnt_shake [3] & ((!\DoublePulse1|cnt_shake [0]) # (!\DoublePulse1|cnt_shake [1]))))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_shake [1]),
	.datab(\DoublePulse1|cnt_shake [2]),
	.datac(\DoublePulse1|cnt_shake [3]),
	.datad(\DoublePulse1|cnt_shake [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|K1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1~1 .lut_mask = "0103";
defparam \DoublePulse1|K1~1 .operation_mode = "normal";
defparam \DoublePulse1|K1~1 .output_mode = "comb_only";
defparam \DoublePulse1|K1~1 .register_cascade_mode = "off";
defparam \DoublePulse1|K1~1 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \DoublePulse1|cnt_lowshake[0] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [0] = DFFEAS(((!\DoublePulse1|cnt_lowshake [0])), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[0]~3  = CARRY(((\DoublePulse1|cnt_lowshake [0])))
// \DoublePulse1|cnt_lowshake[0]~3COUT1_20  = CARRY(((\DoublePulse1|cnt_lowshake [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [0]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[0]~3 ),
	.cout1(\DoublePulse1|cnt_lowshake[0]~3COUT1_20 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[0] .lut_mask = "33cc";
defparam \DoublePulse1|cnt_lowshake[0] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[0] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[0] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[0] .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_lowshake[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \DoublePulse1|cnt_lowshake[1] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [1] = DFFEAS((\DoublePulse1|cnt_lowshake [1] $ ((\DoublePulse1|cnt_lowshake[0]~3 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[1]~5  = CARRY(((!\DoublePulse1|cnt_lowshake[0]~3 ) # (!\DoublePulse1|cnt_lowshake [1])))
// \DoublePulse1|cnt_lowshake[1]~5COUT1_21  = CARRY(((!\DoublePulse1|cnt_lowshake[0]~3COUT1_20 ) # (!\DoublePulse1|cnt_lowshake [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_lowshake[0]~3 ),
	.cin1(\DoublePulse1|cnt_lowshake[0]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [1]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[1]~5 ),
	.cout1(\DoublePulse1|cnt_lowshake[1]~5COUT1_21 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[1] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[1] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[1] .lut_mask = "3c3f";
defparam \DoublePulse1|cnt_lowshake[1] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[1] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[1] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[1] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \DoublePulse1|cnt_lowshake[2] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [2] = DFFEAS((\DoublePulse1|cnt_lowshake [2] $ ((!\DoublePulse1|cnt_lowshake[1]~5 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[2]~1  = CARRY(((\DoublePulse1|cnt_lowshake [2] & !\DoublePulse1|cnt_lowshake[1]~5 )))
// \DoublePulse1|cnt_lowshake[2]~1COUT1_22  = CARRY(((\DoublePulse1|cnt_lowshake [2] & !\DoublePulse1|cnt_lowshake[1]~5COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_lowshake[1]~5 ),
	.cin1(\DoublePulse1|cnt_lowshake[1]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [2]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[2]~1 ),
	.cout1(\DoublePulse1|cnt_lowshake[2]~1COUT1_22 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[2] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[2] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[2] .lut_mask = "c30c";
defparam \DoublePulse1|cnt_lowshake[2] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[2] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[2] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[2] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \DoublePulse1|cnt_lowshake[3] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [3] = DFFEAS(\DoublePulse1|cnt_lowshake [3] $ ((((\DoublePulse1|cnt_lowshake[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[3]~9  = CARRY(((!\DoublePulse1|cnt_lowshake[2]~1 )) # (!\DoublePulse1|cnt_lowshake [3]))
// \DoublePulse1|cnt_lowshake[3]~9COUT1_23  = CARRY(((!\DoublePulse1|cnt_lowshake[2]~1COUT1_22 )) # (!\DoublePulse1|cnt_lowshake [3]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_lowshake [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_lowshake[2]~1 ),
	.cin1(\DoublePulse1|cnt_lowshake[2]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [3]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[3]~9 ),
	.cout1(\DoublePulse1|cnt_lowshake[3]~9COUT1_23 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[3] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[3] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[3] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_lowshake[3] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[3] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[3] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[3] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \DoublePulse1|cnt_lowshake[4] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [4] = DFFEAS((\DoublePulse1|cnt_lowshake [4] $ ((!\DoublePulse1|cnt_lowshake[3]~9 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[4]~11  = CARRY(((\DoublePulse1|cnt_lowshake [4] & !\DoublePulse1|cnt_lowshake[3]~9COUT1_23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(gnd),
	.cin0(\DoublePulse1|cnt_lowshake[3]~9 ),
	.cin1(\DoublePulse1|cnt_lowshake[3]~9COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [4]),
	.cout(\DoublePulse1|cnt_lowshake[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[4] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[4] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[4] .lut_mask = "c30c";
defparam \DoublePulse1|cnt_lowshake[4] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[4] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[4] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[4] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \DoublePulse1|cnt_lowshake[5] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [5] = DFFEAS(\DoublePulse1|cnt_lowshake [5] $ ((((\DoublePulse1|cnt_lowshake[4]~11 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[5]~13  = CARRY(((!\DoublePulse1|cnt_lowshake[4]~11 )) # (!\DoublePulse1|cnt_lowshake [5]))
// \DoublePulse1|cnt_lowshake[5]~13COUT1_24  = CARRY(((!\DoublePulse1|cnt_lowshake[4]~11 )) # (!\DoublePulse1|cnt_lowshake [5]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_lowshake [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(\DoublePulse1|cnt_lowshake[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [5]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[5]~13 ),
	.cout1(\DoublePulse1|cnt_lowshake[5]~13COUT1_24 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[5] .cin_used = "true";
defparam \DoublePulse1|cnt_lowshake[5] .lut_mask = "5a5f";
defparam \DoublePulse1|cnt_lowshake[5] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[5] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[5] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[5] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \DoublePulse1|cnt_lowshake[6] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [6] = DFFEAS(\DoublePulse1|cnt_lowshake [6] $ ((((!(!\DoublePulse1|cnt_lowshake[4]~11  & \DoublePulse1|cnt_lowshake[5]~13 ) # (\DoublePulse1|cnt_lowshake[4]~11  & \DoublePulse1|cnt_lowshake[5]~13COUT1_24 ))))), 
// GLOBAL(\clk~combout ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )
// \DoublePulse1|cnt_lowshake[6]~15  = CARRY((\DoublePulse1|cnt_lowshake [6] & ((!\DoublePulse1|cnt_lowshake[5]~13 ))))
// \DoublePulse1|cnt_lowshake[6]~15COUT1_25  = CARRY((\DoublePulse1|cnt_lowshake [6] & ((!\DoublePulse1|cnt_lowshake[5]~13COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|cnt_lowshake [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(\DoublePulse1|cnt_lowshake[4]~11 ),
	.cin0(\DoublePulse1|cnt_lowshake[5]~13 ),
	.cin1(\DoublePulse1|cnt_lowshake[5]~13COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [6]),
	.cout(),
	.cout0(\DoublePulse1|cnt_lowshake[6]~15 ),
	.cout1(\DoublePulse1|cnt_lowshake[6]~15COUT1_25 ));
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[6] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[6] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[6] .cin_used = "true";
defparam \DoublePulse1|cnt_lowshake[6] .lut_mask = "a50a";
defparam \DoublePulse1|cnt_lowshake[6] .operation_mode = "arithmetic";
defparam \DoublePulse1|cnt_lowshake[6] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[6] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[6] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \DoublePulse1|cnt_lowshake[7] (
// Equation(s):
// \DoublePulse1|cnt_lowshake [7] = DFFEAS((\DoublePulse1|cnt_lowshake [7] $ (((!\DoublePulse1|cnt_lowshake[4]~11  & \DoublePulse1|cnt_lowshake[6]~15 ) # (\DoublePulse1|cnt_lowshake[4]~11  & \DoublePulse1|cnt_lowshake[6]~15COUT1_25 )))), GLOBAL(\clk~combout 
// ), VCC, , \DoublePulse1|cnt_lowshake[0]~18_combout , , , \DoublePulse4|sigin_syn [1], )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|sigin_syn [1]),
	.sload(gnd),
	.ena(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.cin(\DoublePulse1|cnt_lowshake[4]~11 ),
	.cin0(\DoublePulse1|cnt_lowshake[6]~15 ),
	.cin1(\DoublePulse1|cnt_lowshake[6]~15COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|cnt_lowshake [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[7] .cin0_used = "true";
defparam \DoublePulse1|cnt_lowshake[7] .cin1_used = "true";
defparam \DoublePulse1|cnt_lowshake[7] .cin_used = "true";
defparam \DoublePulse1|cnt_lowshake[7] .lut_mask = "3c3c";
defparam \DoublePulse1|cnt_lowshake[7] .operation_mode = "normal";
defparam \DoublePulse1|cnt_lowshake[7] .output_mode = "reg_only";
defparam \DoublePulse1|cnt_lowshake[7] .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[7] .sum_lutc_input = "cin";
defparam \DoublePulse1|cnt_lowshake[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \DoublePulse1|cnt_lowshake[0]~16 (
// Equation(s):
// \DoublePulse1|cnt_lowshake[0]~16_combout  = (\DoublePulse1|cnt_lowshake [3] & (\DoublePulse1|cnt_lowshake [4] & ((\DoublePulse1|cnt_lowshake [1]) # (\DoublePulse1|cnt_lowshake [2]))))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_lowshake [3]),
	.datab(\DoublePulse1|cnt_lowshake [1]),
	.datac(\DoublePulse1|cnt_lowshake [4]),
	.datad(\DoublePulse1|cnt_lowshake [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_lowshake[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[0]~16 .lut_mask = "a080";
defparam \DoublePulse1|cnt_lowshake[0]~16 .operation_mode = "normal";
defparam \DoublePulse1|cnt_lowshake[0]~16 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_lowshake[0]~16 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[0]~16 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_lowshake[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \DoublePulse1|cnt_lowshake[0]~17 (
// Equation(s):
// \DoublePulse1|cnt_lowshake[0]~17_combout  = (\DoublePulse1|cnt_lowshake [7] & (\DoublePulse1|cnt_lowshake [5] & (\DoublePulse1|cnt_lowshake [6] & \DoublePulse1|cnt_lowshake[0]~16_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_lowshake [7]),
	.datab(\DoublePulse1|cnt_lowshake [5]),
	.datac(\DoublePulse1|cnt_lowshake [6]),
	.datad(\DoublePulse1|cnt_lowshake[0]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_lowshake[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[0]~17 .lut_mask = "8000";
defparam \DoublePulse1|cnt_lowshake[0]~17 .operation_mode = "normal";
defparam \DoublePulse1|cnt_lowshake[0]~17 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_lowshake[0]~17 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[0]~17 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_lowshake[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \DoublePulse1|cnt_lowshake[0]~18 (
// Equation(s):
// \DoublePulse1|cnt_lowshake[0]~18_combout  = (\DoublePulse4|sigin_syn [1]) # ((!\DoublePulse1|Equal0~0_combout  & (!\DoublePulse1|Equal0~1_combout  & !\DoublePulse1|cnt_lowshake[0]~17_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|Equal0~0_combout ),
	.datab(\DoublePulse4|sigin_syn [1]),
	.datac(\DoublePulse1|Equal0~1_combout ),
	.datad(\DoublePulse1|cnt_lowshake[0]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|cnt_lowshake[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|cnt_lowshake[0]~18 .lut_mask = "cccd";
defparam \DoublePulse1|cnt_lowshake[0]~18 .operation_mode = "normal";
defparam \DoublePulse1|cnt_lowshake[0]~18 .output_mode = "comb_only";
defparam \DoublePulse1|cnt_lowshake[0]~18 .register_cascade_mode = "off";
defparam \DoublePulse1|cnt_lowshake[0]~18 .sum_lutc_input = "datac";
defparam \DoublePulse1|cnt_lowshake[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \DoublePulse1|K1~3 (
// Equation(s):
// \DoublePulse1|K1~3_combout  = ((\DoublePulse1|cnt_lowshake [3]) # ((\DoublePulse1|cnt_lowshake [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DoublePulse1|cnt_lowshake [3]),
	.datac(\DoublePulse1|cnt_lowshake [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|K1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1~3 .lut_mask = "fcfc";
defparam \DoublePulse1|K1~3 .operation_mode = "normal";
defparam \DoublePulse1|K1~3 .output_mode = "comb_only";
defparam \DoublePulse1|K1~3 .register_cascade_mode = "off";
defparam \DoublePulse1|K1~3 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \DoublePulse1|K1~4 (
// Equation(s):
// \DoublePulse1|K1~4_combout  = (\DoublePulse1|cnt_lowshake [6]) # ((\DoublePulse1|cnt_lowshake [5]) # ((\DoublePulse1|cnt_lowshake [7]) # (\DoublePulse1|K1~3_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_lowshake [6]),
	.datab(\DoublePulse1|cnt_lowshake [5]),
	.datac(\DoublePulse1|cnt_lowshake [7]),
	.datad(\DoublePulse1|K1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|K1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1~4 .lut_mask = "fffe";
defparam \DoublePulse1|K1~4 .operation_mode = "normal";
defparam \DoublePulse1|K1~4 .output_mode = "comb_only";
defparam \DoublePulse1|K1~4 .register_cascade_mode = "off";
defparam \DoublePulse1|K1~4 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \DoublePulse1|K1~2 (
// Equation(s):
// \DoublePulse1|K1~2_combout  = (\DoublePulse1|K1~regout ) # ((\DoublePulse1|cnt_lowshake [2]) # ((\DoublePulse1|cnt_lowshake [0] & \DoublePulse1|cnt_lowshake [1])))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_lowshake [0]),
	.datab(\DoublePulse1|K1~regout ),
	.datac(\DoublePulse1|cnt_lowshake [1]),
	.datad(\DoublePulse1|cnt_lowshake [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|K1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1~2 .lut_mask = "ffec";
defparam \DoublePulse1|K1~2 .operation_mode = "normal";
defparam \DoublePulse1|K1~2 .output_mode = "comb_only";
defparam \DoublePulse1|K1~2 .register_cascade_mode = "off";
defparam \DoublePulse1|K1~2 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \DoublePulse1|K1~0 (
// Equation(s):
// \DoublePulse1|K1~0_combout  = (!\DoublePulse1|cnt_shake [5] & (!\DoublePulse1|cnt_shake [7] & (!\DoublePulse1|cnt_shake [6] & !\DoublePulse1|cnt_shake [4])))

	.clk(gnd),
	.dataa(\DoublePulse1|cnt_shake [5]),
	.datab(\DoublePulse1|cnt_shake [7]),
	.datac(\DoublePulse1|cnt_shake [6]),
	.datad(\DoublePulse1|cnt_shake [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|K1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1~0 .lut_mask = "0001";
defparam \DoublePulse1|K1~0 .operation_mode = "normal";
defparam \DoublePulse1|K1~0 .output_mode = "comb_only";
defparam \DoublePulse1|K1~0 .register_cascade_mode = "off";
defparam \DoublePulse1|K1~0 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \DoublePulse1|K1 (
// Equation(s):
// \DoublePulse1|K1~regout  = DFFEAS((\DoublePulse1|K1~1_combout  & (\DoublePulse1|K1~0_combout  & ((\DoublePulse1|K1~4_combout ) # (\DoublePulse1|K1~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|K1~1_combout ),
	.datab(\DoublePulse1|K1~4_combout ),
	.datac(\DoublePulse1|K1~2_combout ),
	.datad(\DoublePulse1|K1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|K1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1 .lut_mask = "a800";
defparam \DoublePulse1|K1 .operation_mode = "normal";
defparam \DoublePulse1|K1 .output_mode = "reg_only";
defparam \DoublePulse1|K1 .register_cascade_mode = "off";
defparam \DoublePulse1|K1 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_in~combout ),
	.padio(ad_in));
// synopsys translate_off
defparam \ad_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \ad|rsr[15]~1 (
// Equation(s):
// \ad|rsr[15]~1_combout  = (!\ad|clk_div [5] & (!\ad|ad_count [4] & (\ad|clk_div [4] & \ad|rsr[15]~0_combout )))

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|ad_count [4]),
	.datac(\ad|clk_div [4]),
	.datad(\ad|rsr[15]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~1 .lut_mask = "1000";
defparam \ad|rsr[15]~1 .operation_mode = "normal";
defparam \ad|rsr[15]~1 .output_mode = "comb_only";
defparam \ad|rsr[15]~1 .register_cascade_mode = "off";
defparam \ad|rsr[15]~1 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \ad|rsr[0] (
// Equation(s):
// \ad|rsr [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad_in~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[0] .lut_mask = "0000";
defparam \ad|rsr[0] .operation_mode = "normal";
defparam \ad|rsr[0] .output_mode = "reg_only";
defparam \ad|rsr[0] .register_cascade_mode = "off";
defparam \ad|rsr[0] .sum_lutc_input = "datac";
defparam \ad|rsr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \ad|rsr[1] (
// Equation(s):
// \ad|rsr [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[1] .lut_mask = "0000";
defparam \ad|rsr[1] .operation_mode = "normal";
defparam \ad|rsr[1] .output_mode = "reg_only";
defparam \ad|rsr[1] .register_cascade_mode = "off";
defparam \ad|rsr[1] .sum_lutc_input = "datac";
defparam \ad|rsr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \ad|rsr[2] (
// Equation(s):
// \ad|rsr [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[2] .lut_mask = "0000";
defparam \ad|rsr[2] .operation_mode = "normal";
defparam \ad|rsr[2] .output_mode = "reg_only";
defparam \ad|rsr[2] .register_cascade_mode = "off";
defparam \ad|rsr[2] .sum_lutc_input = "datac";
defparam \ad|rsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \ad|rsr[3] (
// Equation(s):
// \ad|rsr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[3] .lut_mask = "0000";
defparam \ad|rsr[3] .operation_mode = "normal";
defparam \ad|rsr[3] .output_mode = "reg_only";
defparam \ad|rsr[3] .register_cascade_mode = "off";
defparam \ad|rsr[3] .sum_lutc_input = "datac";
defparam \ad|rsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \ad|rsr[4] (
// Equation(s):
// \ad|rsr [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[4] .lut_mask = "0000";
defparam \ad|rsr[4] .operation_mode = "normal";
defparam \ad|rsr[4] .output_mode = "reg_only";
defparam \ad|rsr[4] .register_cascade_mode = "off";
defparam \ad|rsr[4] .sum_lutc_input = "datac";
defparam \ad|rsr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \ad|rsr[5] (
// Equation(s):
// \ad|rsr [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[5] .lut_mask = "0000";
defparam \ad|rsr[5] .operation_mode = "normal";
defparam \ad|rsr[5] .output_mode = "reg_only";
defparam \ad|rsr[5] .register_cascade_mode = "off";
defparam \ad|rsr[5] .sum_lutc_input = "datac";
defparam \ad|rsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \ad|rsr[6] (
// Equation(s):
// \ad|rsr [6] = DFFEAS((((\ad|rsr [5]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[6] .lut_mask = "ff00";
defparam \ad|rsr[6] .operation_mode = "normal";
defparam \ad|rsr[6] .output_mode = "reg_only";
defparam \ad|rsr[6] .register_cascade_mode = "off";
defparam \ad|rsr[6] .sum_lutc_input = "datac";
defparam \ad|rsr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \ad|rsr[7] (
// Equation(s):
// \ad|rsr [7] = DFFEAS((((\ad|rsr [6]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[7] .lut_mask = "ff00";
defparam \ad|rsr[7] .operation_mode = "normal";
defparam \ad|rsr[7] .output_mode = "reg_only";
defparam \ad|rsr[7] .register_cascade_mode = "off";
defparam \ad|rsr[7] .sum_lutc_input = "datac";
defparam \ad|rsr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \ad|rsr[8] (
// Equation(s):
// \ad|rsr [8] = DFFEAS((((\ad|rsr [7]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[8] .lut_mask = "ff00";
defparam \ad|rsr[8] .operation_mode = "normal";
defparam \ad|rsr[8] .output_mode = "reg_only";
defparam \ad|rsr[8] .register_cascade_mode = "off";
defparam \ad|rsr[8] .sum_lutc_input = "datac";
defparam \ad|rsr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \ad|rsr[9] (
// Equation(s):
// \ad|rsr [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[9] .lut_mask = "0000";
defparam \ad|rsr[9] .operation_mode = "normal";
defparam \ad|rsr[9] .output_mode = "reg_only";
defparam \ad|rsr[9] .register_cascade_mode = "off";
defparam \ad|rsr[9] .sum_lutc_input = "datac";
defparam \ad|rsr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \ad|rsr[10] (
// Equation(s):
// \ad|rsr [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[10] .lut_mask = "0000";
defparam \ad|rsr[10] .operation_mode = "normal";
defparam \ad|rsr[10] .output_mode = "reg_only";
defparam \ad|rsr[10] .register_cascade_mode = "off";
defparam \ad|rsr[10] .sum_lutc_input = "datac";
defparam \ad|rsr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \ad|rsr[11] (
// Equation(s):
// \ad|rsr [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[11] .lut_mask = "0000";
defparam \ad|rsr[11] .operation_mode = "normal";
defparam \ad|rsr[11] .output_mode = "reg_only";
defparam \ad|rsr[11] .register_cascade_mode = "off";
defparam \ad|rsr[11] .sum_lutc_input = "datac";
defparam \ad|rsr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \ad|volt[8] (
// Equation(s):
// \LessThan8~0  = (\ad|volt [10]) # (((C1_volt[8]) # (\ad|volt [9])))
// \ad|volt [8] = DFFEAS(\LessThan8~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [10]),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(\ad|volt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~0 ),
	.regout(\ad|volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[8] .lut_mask = "fffa";
defparam \ad|volt[8] .operation_mode = "normal";
defparam \ad|volt[8] .output_mode = "reg_and_comb";
defparam \ad|volt[8] .register_cascade_mode = "off";
defparam \ad|volt[8] .sum_lutc_input = "qfbk";
defparam \ad|volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \ad|volt[4] (
// Equation(s):
// \LessThan10~1  = (!\ad|volt [9] & (!\ad|volt [5] & (!C1_volt[4] & !\ad|volt [8])))
// \ad|volt [4] = DFFEAS(\LessThan10~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [9]),
	.datab(\ad|volt [5]),
	.datac(\ad|rsr [4]),
	.datad(\ad|volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~1 ),
	.regout(\ad|volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[4] .lut_mask = "0001";
defparam \ad|volt[4] .operation_mode = "normal";
defparam \ad|volt[4] .output_mode = "reg_and_comb";
defparam \ad|volt[4] .register_cascade_mode = "off";
defparam \ad|volt[4] .sum_lutc_input = "qfbk";
defparam \ad|volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \ad|volt[1] (
// Equation(s):
// \ad|volt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[1] .lut_mask = "0000";
defparam \ad|volt[1] .operation_mode = "normal";
defparam \ad|volt[1] .output_mode = "reg_only";
defparam \ad|volt[1] .register_cascade_mode = "off";
defparam \ad|volt[1] .sum_lutc_input = "datac";
defparam \ad|volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \ad|volt[3] (
// Equation(s):
// \ad|volt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[3] .lut_mask = "0000";
defparam \ad|volt[3] .operation_mode = "normal";
defparam \ad|volt[3] .output_mode = "reg_only";
defparam \ad|volt[3] .register_cascade_mode = "off";
defparam \ad|volt[3] .sum_lutc_input = "datac";
defparam \ad|volt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \ad|volt[0] (
// Equation(s):
// \LessThan8~1  = (\ad|volt [1]) # ((\ad|volt [3]) # ((C1_volt[0]) # (\ad|volt [2])))
// \ad|volt [0] = DFFEAS(\LessThan8~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [1]),
	.datab(\ad|volt [3]),
	.datac(\ad|rsr [0]),
	.datad(\ad|volt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~1 ),
	.regout(\ad|volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[0] .lut_mask = "fffe";
defparam \ad|volt[0] .operation_mode = "normal";
defparam \ad|volt[0] .output_mode = "reg_and_comb";
defparam \ad|volt[0] .register_cascade_mode = "off";
defparam \ad|volt[0] .sum_lutc_input = "qfbk";
defparam \ad|volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \ad|volt[2] (
// Equation(s):
// \LessThan10~0  = (\ad|volt [3] & (C1_volt[2] & ((\ad|volt [0]) # (\ad|volt [1]))))
// \ad|volt [2] = DFFEAS(\LessThan10~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [0]),
	.datab(\ad|volt [3]),
	.datac(\ad|rsr [2]),
	.datad(\ad|volt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~0 ),
	.regout(\ad|volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[2] .lut_mask = "c080";
defparam \ad|volt[2] .operation_mode = "normal";
defparam \ad|volt[2] .output_mode = "reg_and_comb";
defparam \ad|volt[2] .register_cascade_mode = "off";
defparam \ad|volt[2] .sum_lutc_input = "qfbk";
defparam \ad|volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \ad|volt[5] (
// Equation(s):
// \LessThan8~2  = ((\ad|volt [4] & (C1_volt[5] & \LessThan8~1 )))
// \ad|volt [5] = DFFEAS(\LessThan8~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [4]),
	.datac(\ad|rsr [5]),
	.datad(\LessThan8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~2 ),
	.regout(\ad|volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[5] .lut_mask = "c000";
defparam \ad|volt[5] .operation_mode = "normal";
defparam \ad|volt[5] .output_mode = "reg_and_comb";
defparam \ad|volt[5] .register_cascade_mode = "off";
defparam \ad|volt[5] .sum_lutc_input = "qfbk";
defparam \ad|volt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \ad|volt[11] (
// Equation(s):
// \always2~0  = ((\ad|volt [6] & (C1_volt[11] & \ad|volt [5])))
// \ad|volt [11] = DFFEAS(\always2~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [6]),
	.datac(\ad|rsr [11]),
	.datad(\ad|volt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0 ),
	.regout(\ad|volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[11] .lut_mask = "c000";
defparam \ad|volt[11] .operation_mode = "normal";
defparam \ad|volt[11] .output_mode = "reg_and_comb";
defparam \ad|volt[11] .register_cascade_mode = "off";
defparam \ad|volt[11] .sum_lutc_input = "qfbk";
defparam \ad|volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \ad|volt[10] (
// Equation(s):
// \LED2_reg~0  = (((C1_volt[10] & \ad|volt [11])))
// \ad|volt [10] = DFFEAS(\LED2_reg~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [10]),
	.datad(\ad|volt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~0 ),
	.regout(\ad|volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[10] .lut_mask = "f000";
defparam \ad|volt[10] .operation_mode = "normal";
defparam \ad|volt[10] .output_mode = "reg_and_comb";
defparam \ad|volt[10] .register_cascade_mode = "off";
defparam \ad|volt[10] .sum_lutc_input = "qfbk";
defparam \ad|volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \ad|volt[6] (
// Equation(s):
// \LessThan8~3  = (\LessThan8~0 ) # ((\ad|volt [7] & ((C1_volt[6]) # (\LessThan8~2 ))))
// \ad|volt [6] = DFFEAS(\LessThan8~3 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [7]),
	.datab(\LessThan8~0 ),
	.datac(\ad|rsr [6]),
	.datad(\LessThan8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~3 ),
	.regout(\ad|volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[6] .lut_mask = "eeec";
defparam \ad|volt[6] .operation_mode = "normal";
defparam \ad|volt[6] .output_mode = "reg_and_comb";
defparam \ad|volt[6] .register_cascade_mode = "off";
defparam \ad|volt[6] .sum_lutc_input = "qfbk";
defparam \ad|volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \ad|volt[7] (
// Equation(s):
// \LessThan10~2  = ((!\ad|volt [6] & (!C1_volt[7])))
// \ad|volt [7] = DFFEAS(\LessThan10~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [6]),
	.datac(\ad|rsr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~2 ),
	.regout(\ad|volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[7] .lut_mask = "0303";
defparam \ad|volt[7] .operation_mode = "normal";
defparam \ad|volt[7] .output_mode = "reg_and_comb";
defparam \ad|volt[7] .register_cascade_mode = "off";
defparam \ad|volt[7] .sum_lutc_input = "qfbk";
defparam \ad|volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \ad|volt[9] (
// Equation(s):
// \always2~2  = (\ad|volt [7]) # ((\ad|volt [8]) # ((C1_volt[9]) # (\ad|volt [10])))
// \ad|volt [9] = DFFEAS(\always2~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [7]),
	.datab(\ad|volt [8]),
	.datac(\ad|rsr [9]),
	.datad(\ad|volt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~2 ),
	.regout(\ad|volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[9] .lut_mask = "fffe";
defparam \ad|volt[9] .operation_mode = "normal";
defparam \ad|volt[9] .output_mode = "reg_and_comb";
defparam \ad|volt[9] .register_cascade_mode = "off";
defparam \ad|volt[9] .sum_lutc_input = "qfbk";
defparam \ad|volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \LED2_reg~1 (
// Equation(s):
// \LED2_reg~1_combout  = (\LED2_reg~0  & (((\LessThan10~0 ) # (!\LessThan10~2 )) # (!\LessThan10~1 )))

	.clk(gnd),
	.dataa(\LessThan10~1 ),
	.datab(\LessThan10~0 ),
	.datac(\LessThan10~2 ),
	.datad(\LED2_reg~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2_reg~1 .lut_mask = "df00";
defparam \LED2_reg~1 .operation_mode = "normal";
defparam \LED2_reg~1 .output_mode = "comb_only";
defparam \LED2_reg~1 .register_cascade_mode = "off";
defparam \LED2_reg~1 .sum_lutc_input = "datac";
defparam \LED2_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \ad|rsr[12] (
// Equation(s):
// \ad|rsr [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[12] .lut_mask = "0000";
defparam \ad|rsr[12] .operation_mode = "normal";
defparam \ad|rsr[12] .output_mode = "reg_only";
defparam \ad|rsr[12] .register_cascade_mode = "off";
defparam \ad|rsr[12] .sum_lutc_input = "datac";
defparam \ad|rsr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \ad|rsr[13] (
// Equation(s):
// \ad|rsr [13] = DFFEAS((((\ad|rsr [12]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[13] .lut_mask = "ff00";
defparam \ad|rsr[13] .operation_mode = "normal";
defparam \ad|rsr[13] .output_mode = "reg_only";
defparam \ad|rsr[13] .register_cascade_mode = "off";
defparam \ad|rsr[13] .sum_lutc_input = "datac";
defparam \ad|rsr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \ad|rsr[14] (
// Equation(s):
// \ad|rsr [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[14] .lut_mask = "0000";
defparam \ad|rsr[14] .operation_mode = "normal";
defparam \ad|rsr[14] .output_mode = "reg_only";
defparam \ad|rsr[14] .register_cascade_mode = "off";
defparam \ad|rsr[14] .sum_lutc_input = "datac";
defparam \ad|rsr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \ad|volt[14] (
// Equation(s):
// \ad|volt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[14] .lut_mask = "0000";
defparam \ad|volt[14] .operation_mode = "normal";
defparam \ad|volt[14] .output_mode = "reg_only";
defparam \ad|volt[14] .register_cascade_mode = "off";
defparam \ad|volt[14] .sum_lutc_input = "datac";
defparam \ad|volt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \ad|volt[13] (
// Equation(s):
// \ad|volt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[13] .lut_mask = "0000";
defparam \ad|volt[13] .operation_mode = "normal";
defparam \ad|volt[13] .output_mode = "reg_only";
defparam \ad|volt[13] .register_cascade_mode = "off";
defparam \ad|volt[13] .sum_lutc_input = "datac";
defparam \ad|volt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \ad|rsr[15] (
// Equation(s):
// \ad|rsr [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15] .lut_mask = "0000";
defparam \ad|rsr[15] .operation_mode = "normal";
defparam \ad|rsr[15] .output_mode = "reg_only";
defparam \ad|rsr[15] .register_cascade_mode = "off";
defparam \ad|rsr[15] .sum_lutc_input = "datac";
defparam \ad|rsr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \ad|volt[15] (
// Equation(s):
// \ad|volt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[15] .lut_mask = "0000";
defparam \ad|volt[15] .operation_mode = "normal";
defparam \ad|volt[15] .output_mode = "reg_only";
defparam \ad|volt[15] .register_cascade_mode = "off";
defparam \ad|volt[15] .sum_lutc_input = "datac";
defparam \ad|volt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \ad|volt[12] (
// Equation(s):
// \LED1_reg~2  = (!\ad|volt [14] & (!\ad|volt [13] & (!C1_volt[12] & !\ad|volt [15])))

	.clk(\clk~combout ),
	.dataa(\ad|volt [14]),
	.datab(\ad|volt [13]),
	.datac(\ad|rsr [12]),
	.datad(\ad|volt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~2 ),
	.regout(\ad|volt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[12] .lut_mask = "0001";
defparam \ad|volt[12] .operation_mode = "normal";
defparam \ad|volt[12] .output_mode = "comb_only";
defparam \ad|volt[12] .register_cascade_mode = "off";
defparam \ad|volt[12] .sum_lutc_input = "qfbk";
defparam \ad|volt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = ((\LessThan3~0_combout  & ((\LessThan3~4_combout ) # (\LessThan3~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan3~0_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(\LessThan3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = "ccc0";
defparam \LessThan3~6 .operation_mode = "normal";
defparam \LessThan3~6 .output_mode = "comb_only";
defparam \LessThan3~6 .register_cascade_mode = "off";
defparam \LessThan3~6 .sum_lutc_input = "datac";
defparam \LessThan3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \LessThan8~4 (
// Equation(s):
// \LessThan8~4_combout  = (((\ad|volt [11] & \LessThan8~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|volt [11]),
	.datad(\LessThan8~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan8~4 .lut_mask = "f000";
defparam \LessThan8~4 .operation_mode = "normal";
defparam \LessThan8~4 .output_mode = "comb_only";
defparam \LessThan8~4 .register_cascade_mode = "off";
defparam \LessThan8~4 .sum_lutc_input = "datac";
defparam \LessThan8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (\ad|volt [10]) # ((\LessThan8~1 ) # ((!\LessThan10~1 ) # (!\LessThan10~2 )))

	.clk(gnd),
	.dataa(\ad|volt [10]),
	.datab(\LessThan8~1 ),
	.datac(\LessThan10~2 ),
	.datad(\LessThan10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = "efff";
defparam \LessThan6~0 .operation_mode = "normal";
defparam \LessThan6~0 .output_mode = "comb_only";
defparam \LessThan6~0 .register_cascade_mode = "off";
defparam \LessThan6~0 .sum_lutc_input = "datac";
defparam \LessThan6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \always2~1 (
// Equation(s):
// \always2~1_combout  = ((\always2~0  & ((\ad|volt [4]) # (\LessThan8~1 )))) # (!\LED1_reg~2 )

	.clk(gnd),
	.dataa(\always2~0 ),
	.datab(\LED1_reg~2 ),
	.datac(\ad|volt [4]),
	.datad(\LessThan8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~1 .lut_mask = "bbb3";
defparam \always2~1 .operation_mode = "normal";
defparam \always2~1 .output_mode = "comb_only";
defparam \always2~1 .register_cascade_mode = "off";
defparam \always2~1 .sum_lutc_input = "datac";
defparam \always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \always2~3 (
// Equation(s):
// \always2~3_combout  = (\always2~1_combout ) # ((\ad|volt [11] & (\always2~2 )) # (!\ad|volt [11] & ((!\LessThan6~0_combout ))))

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\always2~2 ),
	.datac(\LessThan6~0_combout ),
	.datad(\always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~3 .lut_mask = "ff8d";
defparam \always2~3 .operation_mode = "normal";
defparam \always2~3 .output_mode = "comb_only";
defparam \always2~3 .register_cascade_mode = "off";
defparam \always2~3 .sum_lutc_input = "datac";
defparam \always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \LED1_reg~4 (
// Equation(s):
// \LED1_reg~4_combout  = (\always2~3_combout ) # ((\LessThan3~0_combout  & ((\LessThan3~5_combout ) # (\LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~5_combout ),
	.datab(\LessThan3~0_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(\always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1_reg~4 .lut_mask = "ffc8";
defparam \LED1_reg~4 .operation_mode = "normal";
defparam \LED1_reg~4 .output_mode = "comb_only";
defparam \LED1_reg~4 .register_cascade_mode = "off";
defparam \LED1_reg~4 .sum_lutc_input = "datac";
defparam \LED1_reg~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell LED1_reg(
// Equation(s):
// \LED1_reg~regout  = DFFEAS((!\LessThan3~6_combout  & (((\LED2_reg~1_combout  & \LessThan8~4_combout )) # (!\LED1_reg~2 ))), GLOBAL(\clk~combout ), VCC, , \LED1_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LED2_reg~1_combout ),
	.datab(\LED1_reg~2 ),
	.datac(\LessThan3~6_combout ),
	.datad(\LessThan8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED1_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED1_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED1_reg.lut_mask = "0b03";
defparam LED1_reg.operation_mode = "normal";
defparam LED1_reg.output_mode = "reg_only";
defparam LED1_reg.register_cascade_mode = "off";
defparam LED1_reg.sum_lutc_input = "datac";
defparam LED1_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \LED2_reg~2 (
// Equation(s):
// \LED2_reg~2_combout  = (((\LED2_reg~1_combout ) # (!\LessThan8~3 )) # (!\LED1_reg~2 )) # (!\ad|volt [11])

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\LED1_reg~2 ),
	.datac(\LED2_reg~1_combout ),
	.datad(\LessThan8~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2_reg~2 .lut_mask = "f7ff";
defparam \LED2_reg~2 .operation_mode = "normal";
defparam \LED2_reg~2 .output_mode = "comb_only";
defparam \LED2_reg~2 .register_cascade_mode = "off";
defparam \LED2_reg~2 .sum_lutc_input = "datac";
defparam \LED2_reg~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell LED2_reg(
// Equation(s):
// \LED2_reg~regout  = DFFEAS((!\LessThan3~6_combout  & ((\always2~3_combout  & ((!\LED2_reg~2_combout ))) # (!\always2~3_combout  & (\LED2_reg~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LED2_reg~regout ),
	.datab(\always2~3_combout ),
	.datac(\LessThan3~6_combout ),
	.datad(\LED2_reg~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED2_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED2_reg.lut_mask = "020e";
defparam LED2_reg.operation_mode = "normal";
defparam LED2_reg.output_mode = "reg_only";
defparam LED2_reg.register_cascade_mode = "off";
defparam LED2_reg.sum_lutc_input = "datac";
defparam LED2_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \LED3_reg~0 (
// Equation(s):
// \LED3_reg~0_combout  = (((!\LED1_reg~2 ) # (!\ad|volt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|volt [11]),
	.datad(\LED1_reg~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED3_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3_reg~0 .lut_mask = "0fff";
defparam \LED3_reg~0 .operation_mode = "normal";
defparam \LED3_reg~0 .output_mode = "comb_only";
defparam \LED3_reg~0 .register_cascade_mode = "off";
defparam \LED3_reg~0 .sum_lutc_input = "datac";
defparam \LED3_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell LED3_reg(
// Equation(s):
// \LED3_reg~regout  = DFFEAS((!\LED3_reg~0_combout  & (\LessThan6~0_combout  & (!\LessThan3~6_combout  & !\LessThan8~4_combout ))), GLOBAL(\clk~combout ), VCC, , \LED1_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LED3_reg~0_combout ),
	.datab(\LessThan6~0_combout ),
	.datac(\LessThan3~6_combout ),
	.datad(\LessThan8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED1_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED3_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED3_reg.lut_mask = "0004";
defparam LED3_reg.operation_mode = "normal";
defparam LED3_reg.output_mode = "reg_only";
defparam LED3_reg.register_cascade_mode = "off";
defparam LED3_reg.sum_lutc_input = "datac";
defparam LED3_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell LED4_reg(
// Equation(s):
// \LED4_reg~regout  = DFFEAS((((!\LED1_reg~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\LED1_reg~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED4_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED4_reg.lut_mask = "00ff";
defparam LED4_reg.operation_mode = "normal";
defparam LED4_reg.output_mode = "reg_only";
defparam LED4_reg.register_cascade_mode = "off";
defparam LED4_reg.sum_lutc_input = "datac";
defparam LED4_reg.synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ERR~combout [3]),
	.padio(ERR[3]));
// synopsys translate_off
defparam \ERR[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \err4|signal_in_dly (
// Equation(s):
// \err4|signal_in_dly~regout  = DFFEAS((((!\ERR~combout [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ERR~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|signal_in_dly~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|signal_in_dly .lut_mask = "00ff";
defparam \err4|signal_in_dly .operation_mode = "normal";
defparam \err4|signal_in_dly .output_mode = "reg_only";
defparam \err4|signal_in_dly .register_cascade_mode = "off";
defparam \err4|signal_in_dly .sum_lutc_input = "datac";
defparam \err4|signal_in_dly .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \err4|always1~0 (
// Equation(s):
// \err4|always1~0_combout  = \ERR~combout [3] $ ((((!\err4|signal_in_dly~regout ))))

	.clk(gnd),
	.dataa(\ERR~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\err4|signal_in_dly~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err4|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|always1~0 .lut_mask = "aa55";
defparam \err4|always1~0 .operation_mode = "normal";
defparam \err4|always1~0 .output_mode = "comb_only";
defparam \err4|always1~0 .register_cascade_mode = "off";
defparam \err4|always1~0 .sum_lutc_input = "datac";
defparam \err4|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \err4|count[5]~14 (
// Equation(s):
// \err4|count[5]~14_combout  = ((\ERR~combout [3] $ (!\err4|signal_in_dly~regout )) # (!\err4|LessThan0~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ERR~combout [3]),
	.datac(\err4|signal_in_dly~regout ),
	.datad(\err4|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err4|count[5]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|count[5]~14 .lut_mask = "c3ff";
defparam \err4|count[5]~14 .operation_mode = "normal";
defparam \err4|count[5]~14 .output_mode = "comb_only";
defparam \err4|count[5]~14 .register_cascade_mode = "off";
defparam \err4|count[5]~14 .sum_lutc_input = "datac";
defparam \err4|count[5]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \err4|count[0] (
// Equation(s):
// \err4|count [0] = DFFEAS(((!\err4|count [0])), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[0]~18  = CARRY(((\err4|count [0])))
// \err4|count[0]~18COUT1_20  = CARRY(((\err4|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err4|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [0]),
	.cout(),
	.cout0(\err4|count[0]~18 ),
	.cout1(\err4|count[0]~18COUT1_20 ));
// synopsys translate_off
defparam \err4|count[0] .lut_mask = "33cc";
defparam \err4|count[0] .operation_mode = "arithmetic";
defparam \err4|count[0] .output_mode = "reg_only";
defparam \err4|count[0] .register_cascade_mode = "off";
defparam \err4|count[0] .sum_lutc_input = "datac";
defparam \err4|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \err4|count[1] (
// Equation(s):
// \err4|count [1] = DFFEAS((\err4|count [1] $ ((\err4|count[0]~18 ))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[1]~16  = CARRY(((!\err4|count[0]~18 ) # (!\err4|count [1])))
// \err4|count[1]~16COUT1_21  = CARRY(((!\err4|count[0]~18COUT1_20 ) # (!\err4|count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err4|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(gnd),
	.cin0(\err4|count[0]~18 ),
	.cin1(\err4|count[0]~18COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [1]),
	.cout(),
	.cout0(\err4|count[1]~16 ),
	.cout1(\err4|count[1]~16COUT1_21 ));
// synopsys translate_off
defparam \err4|count[1] .cin0_used = "true";
defparam \err4|count[1] .cin1_used = "true";
defparam \err4|count[1] .lut_mask = "3c3f";
defparam \err4|count[1] .operation_mode = "arithmetic";
defparam \err4|count[1] .output_mode = "reg_only";
defparam \err4|count[1] .register_cascade_mode = "off";
defparam \err4|count[1] .sum_lutc_input = "cin";
defparam \err4|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \err4|count[2] (
// Equation(s):
// \err4|count [2] = DFFEAS((\err4|count [2] $ ((!\err4|count[1]~16 ))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[2]~1  = CARRY(((\err4|count [2] & !\err4|count[1]~16 )))
// \err4|count[2]~1COUT1_22  = CARRY(((\err4|count [2] & !\err4|count[1]~16COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err4|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(gnd),
	.cin0(\err4|count[1]~16 ),
	.cin1(\err4|count[1]~16COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [2]),
	.cout(),
	.cout0(\err4|count[2]~1 ),
	.cout1(\err4|count[2]~1COUT1_22 ));
// synopsys translate_off
defparam \err4|count[2] .cin0_used = "true";
defparam \err4|count[2] .cin1_used = "true";
defparam \err4|count[2] .lut_mask = "c30c";
defparam \err4|count[2] .operation_mode = "arithmetic";
defparam \err4|count[2] .output_mode = "reg_only";
defparam \err4|count[2] .register_cascade_mode = "off";
defparam \err4|count[2] .sum_lutc_input = "cin";
defparam \err4|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \err4|count[3] (
// Equation(s):
// \err4|count [3] = DFFEAS(\err4|count [3] $ ((((\err4|count[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[3]~3  = CARRY(((!\err4|count[2]~1 )) # (!\err4|count [3]))
// \err4|count[3]~3COUT1_23  = CARRY(((!\err4|count[2]~1COUT1_22 )) # (!\err4|count [3]))

	.clk(\clk~combout ),
	.dataa(\err4|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(gnd),
	.cin0(\err4|count[2]~1 ),
	.cin1(\err4|count[2]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [3]),
	.cout(),
	.cout0(\err4|count[3]~3 ),
	.cout1(\err4|count[3]~3COUT1_23 ));
// synopsys translate_off
defparam \err4|count[3] .cin0_used = "true";
defparam \err4|count[3] .cin1_used = "true";
defparam \err4|count[3] .lut_mask = "5a5f";
defparam \err4|count[3] .operation_mode = "arithmetic";
defparam \err4|count[3] .output_mode = "reg_only";
defparam \err4|count[3] .register_cascade_mode = "off";
defparam \err4|count[3] .sum_lutc_input = "cin";
defparam \err4|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \err4|count[4] (
// Equation(s):
// \err4|count [4] = DFFEAS(\err4|count [4] $ ((((!\err4|count[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[4]~5  = CARRY((\err4|count [4] & ((!\err4|count[3]~3COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\err4|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(gnd),
	.cin0(\err4|count[3]~3 ),
	.cin1(\err4|count[3]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [4]),
	.cout(\err4|count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|count[4] .cin0_used = "true";
defparam \err4|count[4] .cin1_used = "true";
defparam \err4|count[4] .lut_mask = "a50a";
defparam \err4|count[4] .operation_mode = "arithmetic";
defparam \err4|count[4] .output_mode = "reg_only";
defparam \err4|count[4] .register_cascade_mode = "off";
defparam \err4|count[4] .sum_lutc_input = "cin";
defparam \err4|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \err4|count[5] (
// Equation(s):
// \err4|count [5] = DFFEAS(\err4|count [5] $ ((((\err4|count[4]~5 )))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[5]~7  = CARRY(((!\err4|count[4]~5 )) # (!\err4|count [5]))
// \err4|count[5]~7COUT1_24  = CARRY(((!\err4|count[4]~5 )) # (!\err4|count [5]))

	.clk(\clk~combout ),
	.dataa(\err4|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(\err4|count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [5]),
	.cout(),
	.cout0(\err4|count[5]~7 ),
	.cout1(\err4|count[5]~7COUT1_24 ));
// synopsys translate_off
defparam \err4|count[5] .cin_used = "true";
defparam \err4|count[5] .lut_mask = "5a5f";
defparam \err4|count[5] .operation_mode = "arithmetic";
defparam \err4|count[5] .output_mode = "reg_only";
defparam \err4|count[5] .register_cascade_mode = "off";
defparam \err4|count[5] .sum_lutc_input = "cin";
defparam \err4|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \err4|count[6] (
// Equation(s):
// \err4|count [6] = DFFEAS(\err4|count [6] $ ((((!(!\err4|count[4]~5  & \err4|count[5]~7 ) # (\err4|count[4]~5  & \err4|count[5]~7COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[6]~9  = CARRY((\err4|count [6] & ((!\err4|count[5]~7 ))))
// \err4|count[6]~9COUT1_25  = CARRY((\err4|count [6] & ((!\err4|count[5]~7COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\err4|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(\err4|count[4]~5 ),
	.cin0(\err4|count[5]~7 ),
	.cin1(\err4|count[5]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [6]),
	.cout(),
	.cout0(\err4|count[6]~9 ),
	.cout1(\err4|count[6]~9COUT1_25 ));
// synopsys translate_off
defparam \err4|count[6] .cin0_used = "true";
defparam \err4|count[6] .cin1_used = "true";
defparam \err4|count[6] .cin_used = "true";
defparam \err4|count[6] .lut_mask = "a50a";
defparam \err4|count[6] .operation_mode = "arithmetic";
defparam \err4|count[6] .output_mode = "reg_only";
defparam \err4|count[6] .register_cascade_mode = "off";
defparam \err4|count[6] .sum_lutc_input = "cin";
defparam \err4|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \err4|count[7] (
// Equation(s):
// \err4|count [7] = DFFEAS((\err4|count [7] $ (((!\err4|count[4]~5  & \err4|count[6]~9 ) # (\err4|count[4]~5  & \err4|count[6]~9COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )
// \err4|count[7]~11  = CARRY(((!\err4|count[6]~9 ) # (!\err4|count [7])))
// \err4|count[7]~11COUT1_26  = CARRY(((!\err4|count[6]~9COUT1_25 ) # (!\err4|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err4|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(\err4|count[4]~5 ),
	.cin0(\err4|count[6]~9 ),
	.cin1(\err4|count[6]~9COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [7]),
	.cout(),
	.cout0(\err4|count[7]~11 ),
	.cout1(\err4|count[7]~11COUT1_26 ));
// synopsys translate_off
defparam \err4|count[7] .cin0_used = "true";
defparam \err4|count[7] .cin1_used = "true";
defparam \err4|count[7] .cin_used = "true";
defparam \err4|count[7] .lut_mask = "3c3f";
defparam \err4|count[7] .operation_mode = "arithmetic";
defparam \err4|count[7] .output_mode = "reg_only";
defparam \err4|count[7] .register_cascade_mode = "off";
defparam \err4|count[7] .sum_lutc_input = "cin";
defparam \err4|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \err4|count[8] (
// Equation(s):
// \err4|count [8] = DFFEAS((((!\err4|count[4]~5  & \err4|count[7]~11 ) # (\err4|count[4]~5  & \err4|count[7]~11COUT1_26 ) $ (!\err4|count [8]))), GLOBAL(\clk~combout ), VCC, , \err4|count[5]~14_combout , , , \err4|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\err4|count [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err4|always1~0_combout ),
	.sload(gnd),
	.ena(\err4|count[5]~14_combout ),
	.cin(\err4|count[4]~5 ),
	.cin0(\err4|count[7]~11 ),
	.cin1(\err4|count[7]~11COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|count [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|count[8] .cin0_used = "true";
defparam \err4|count[8] .cin1_used = "true";
defparam \err4|count[8] .cin_used = "true";
defparam \err4|count[8] .lut_mask = "f00f";
defparam \err4|count[8] .operation_mode = "normal";
defparam \err4|count[8] .output_mode = "reg_only";
defparam \err4|count[8] .register_cascade_mode = "off";
defparam \err4|count[8] .sum_lutc_input = "cin";
defparam \err4|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \err4|LessThan0~0 (
// Equation(s):
// \err4|LessThan0~0_combout  = (\err4|count [5]) # ((\err4|count [2]) # ((\err4|count [4]) # (\err4|count [3])))

	.clk(gnd),
	.dataa(\err4|count [5]),
	.datab(\err4|count [2]),
	.datac(\err4|count [4]),
	.datad(\err4|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err4|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|LessThan0~0 .lut_mask = "fffe";
defparam \err4|LessThan0~0 .operation_mode = "normal";
defparam \err4|LessThan0~0 .output_mode = "comb_only";
defparam \err4|LessThan0~0 .register_cascade_mode = "off";
defparam \err4|LessThan0~0 .sum_lutc_input = "datac";
defparam \err4|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \err4|LessThan0~1 (
// Equation(s):
// \err4|LessThan0~1_combout  = (\err4|count [8]) # ((\err4|count [7]) # ((\err4|count [6]) # (\err4|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\err4|count [8]),
	.datab(\err4|count [7]),
	.datac(\err4|count [6]),
	.datad(\err4|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err4|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|LessThan0~1 .lut_mask = "fffe";
defparam \err4|LessThan0~1 .operation_mode = "normal";
defparam \err4|LessThan0~1 .output_mode = "comb_only";
defparam \err4|LessThan0~1 .register_cascade_mode = "off";
defparam \err4|LessThan0~1 .sum_lutc_input = "datac";
defparam \err4|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \err4|signal_out (
// Equation(s):
// \err4|signal_out~regout  = DFFEAS((\err4|LessThan0~1_combout  & (!\ERR~combout [3] & ((\err4|signal_in_dly~regout )))) # (!\err4|LessThan0~1_combout  & (\err4|signal_out~regout  & (\ERR~combout [3] $ (\err4|signal_in_dly~regout )))), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ERR~combout [3]),
	.datab(\err4|signal_out~regout ),
	.datac(\err4|signal_in_dly~regout ),
	.datad(\err4|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err4|signal_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err4|signal_out .lut_mask = "5048";
defparam \err4|signal_out .operation_mode = "normal";
defparam \err4|signal_out .output_mode = "reg_only";
defparam \err4|signal_out .register_cascade_mode = "off";
defparam \err4|signal_out .sum_lutc_input = "datac";
defparam \err4|signal_out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ERR~combout [2]),
	.padio(ERR[2]));
// synopsys translate_off
defparam \ERR[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \err3|signal_in_dly (
// Equation(s):
// \err3|signal_in_dly~regout  = DFFEAS((((!\ERR~combout [2]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|signal_in_dly~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|signal_in_dly .lut_mask = "0f0f";
defparam \err3|signal_in_dly .operation_mode = "normal";
defparam \err3|signal_in_dly .output_mode = "reg_only";
defparam \err3|signal_in_dly .register_cascade_mode = "off";
defparam \err3|signal_in_dly .sum_lutc_input = "datac";
defparam \err3|signal_in_dly .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \err3|always1~0 (
// Equation(s):
// \err3|always1~0_combout  = ((\ERR~combout [2] $ (!\err3|signal_in_dly~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [2]),
	.datad(\err3|signal_in_dly~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err3|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|always1~0 .lut_mask = "f00f";
defparam \err3|always1~0 .operation_mode = "normal";
defparam \err3|always1~0 .output_mode = "comb_only";
defparam \err3|always1~0 .register_cascade_mode = "off";
defparam \err3|always1~0 .sum_lutc_input = "datac";
defparam \err3|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \err3|count[3]~14 (
// Equation(s):
// \err3|count[3]~14_combout  = ((\ERR~combout [2] $ (!\err3|signal_in_dly~regout )) # (!\err3|LessThan0~1_combout ))

	.clk(gnd),
	.dataa(\ERR~combout [2]),
	.datab(vcc),
	.datac(\err3|signal_in_dly~regout ),
	.datad(\err3|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err3|count[3]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|count[3]~14 .lut_mask = "a5ff";
defparam \err3|count[3]~14 .operation_mode = "normal";
defparam \err3|count[3]~14 .output_mode = "comb_only";
defparam \err3|count[3]~14 .register_cascade_mode = "off";
defparam \err3|count[3]~14 .sum_lutc_input = "datac";
defparam \err3|count[3]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \err3|count[0] (
// Equation(s):
// \err3|count [0] = DFFEAS(((!\err3|count [0])), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[0]~18  = CARRY(((\err3|count [0])))
// \err3|count[0]~18COUT1_20  = CARRY(((\err3|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err3|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [0]),
	.cout(),
	.cout0(\err3|count[0]~18 ),
	.cout1(\err3|count[0]~18COUT1_20 ));
// synopsys translate_off
defparam \err3|count[0] .lut_mask = "33cc";
defparam \err3|count[0] .operation_mode = "arithmetic";
defparam \err3|count[0] .output_mode = "reg_only";
defparam \err3|count[0] .register_cascade_mode = "off";
defparam \err3|count[0] .sum_lutc_input = "datac";
defparam \err3|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \err3|count[1] (
// Equation(s):
// \err3|count [1] = DFFEAS((\err3|count [1] $ ((\err3|count[0]~18 ))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[1]~16  = CARRY(((!\err3|count[0]~18 ) # (!\err3|count [1])))
// \err3|count[1]~16COUT1_21  = CARRY(((!\err3|count[0]~18COUT1_20 ) # (!\err3|count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err3|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err3|count[0]~18 ),
	.cin1(\err3|count[0]~18COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [1]),
	.cout(),
	.cout0(\err3|count[1]~16 ),
	.cout1(\err3|count[1]~16COUT1_21 ));
// synopsys translate_off
defparam \err3|count[1] .cin0_used = "true";
defparam \err3|count[1] .cin1_used = "true";
defparam \err3|count[1] .lut_mask = "3c3f";
defparam \err3|count[1] .operation_mode = "arithmetic";
defparam \err3|count[1] .output_mode = "reg_only";
defparam \err3|count[1] .register_cascade_mode = "off";
defparam \err3|count[1] .sum_lutc_input = "cin";
defparam \err3|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \err3|count[2] (
// Equation(s):
// \err3|count [2] = DFFEAS((\err3|count [2] $ ((!\err3|count[1]~16 ))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[2]~1  = CARRY(((\err3|count [2] & !\err3|count[1]~16 )))
// \err3|count[2]~1COUT1_22  = CARRY(((\err3|count [2] & !\err3|count[1]~16COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err3|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err3|count[1]~16 ),
	.cin1(\err3|count[1]~16COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [2]),
	.cout(),
	.cout0(\err3|count[2]~1 ),
	.cout1(\err3|count[2]~1COUT1_22 ));
// synopsys translate_off
defparam \err3|count[2] .cin0_used = "true";
defparam \err3|count[2] .cin1_used = "true";
defparam \err3|count[2] .lut_mask = "c30c";
defparam \err3|count[2] .operation_mode = "arithmetic";
defparam \err3|count[2] .output_mode = "reg_only";
defparam \err3|count[2] .register_cascade_mode = "off";
defparam \err3|count[2] .sum_lutc_input = "cin";
defparam \err3|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \err3|count[3] (
// Equation(s):
// \err3|count [3] = DFFEAS(\err3|count [3] $ ((((\err3|count[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[3]~3  = CARRY(((!\err3|count[2]~1 )) # (!\err3|count [3]))
// \err3|count[3]~3COUT1_23  = CARRY(((!\err3|count[2]~1COUT1_22 )) # (!\err3|count [3]))

	.clk(\clk~combout ),
	.dataa(\err3|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err3|count[2]~1 ),
	.cin1(\err3|count[2]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [3]),
	.cout(),
	.cout0(\err3|count[3]~3 ),
	.cout1(\err3|count[3]~3COUT1_23 ));
// synopsys translate_off
defparam \err3|count[3] .cin0_used = "true";
defparam \err3|count[3] .cin1_used = "true";
defparam \err3|count[3] .lut_mask = "5a5f";
defparam \err3|count[3] .operation_mode = "arithmetic";
defparam \err3|count[3] .output_mode = "reg_only";
defparam \err3|count[3] .register_cascade_mode = "off";
defparam \err3|count[3] .sum_lutc_input = "cin";
defparam \err3|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \err3|count[4] (
// Equation(s):
// \err3|count [4] = DFFEAS(\err3|count [4] $ ((((!\err3|count[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[4]~5  = CARRY((\err3|count [4] & ((!\err3|count[3]~3COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\err3|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err3|count[3]~3 ),
	.cin1(\err3|count[3]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [4]),
	.cout(\err3|count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|count[4] .cin0_used = "true";
defparam \err3|count[4] .cin1_used = "true";
defparam \err3|count[4] .lut_mask = "a50a";
defparam \err3|count[4] .operation_mode = "arithmetic";
defparam \err3|count[4] .output_mode = "reg_only";
defparam \err3|count[4] .register_cascade_mode = "off";
defparam \err3|count[4] .sum_lutc_input = "cin";
defparam \err3|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \err3|count[5] (
// Equation(s):
// \err3|count [5] = DFFEAS(\err3|count [5] $ ((((\err3|count[4]~5 )))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[5]~7  = CARRY(((!\err3|count[4]~5 )) # (!\err3|count [5]))
// \err3|count[5]~7COUT1_24  = CARRY(((!\err3|count[4]~5 )) # (!\err3|count [5]))

	.clk(\clk~combout ),
	.dataa(\err3|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(\err3|count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [5]),
	.cout(),
	.cout0(\err3|count[5]~7 ),
	.cout1(\err3|count[5]~7COUT1_24 ));
// synopsys translate_off
defparam \err3|count[5] .cin_used = "true";
defparam \err3|count[5] .lut_mask = "5a5f";
defparam \err3|count[5] .operation_mode = "arithmetic";
defparam \err3|count[5] .output_mode = "reg_only";
defparam \err3|count[5] .register_cascade_mode = "off";
defparam \err3|count[5] .sum_lutc_input = "cin";
defparam \err3|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \err3|count[6] (
// Equation(s):
// \err3|count [6] = DFFEAS(\err3|count [6] $ ((((!(!\err3|count[4]~5  & \err3|count[5]~7 ) # (\err3|count[4]~5  & \err3|count[5]~7COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[6]~9  = CARRY((\err3|count [6] & ((!\err3|count[5]~7 ))))
// \err3|count[6]~9COUT1_25  = CARRY((\err3|count [6] & ((!\err3|count[5]~7COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\err3|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(\err3|count[4]~5 ),
	.cin0(\err3|count[5]~7 ),
	.cin1(\err3|count[5]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [6]),
	.cout(),
	.cout0(\err3|count[6]~9 ),
	.cout1(\err3|count[6]~9COUT1_25 ));
// synopsys translate_off
defparam \err3|count[6] .cin0_used = "true";
defparam \err3|count[6] .cin1_used = "true";
defparam \err3|count[6] .cin_used = "true";
defparam \err3|count[6] .lut_mask = "a50a";
defparam \err3|count[6] .operation_mode = "arithmetic";
defparam \err3|count[6] .output_mode = "reg_only";
defparam \err3|count[6] .register_cascade_mode = "off";
defparam \err3|count[6] .sum_lutc_input = "cin";
defparam \err3|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \err3|count[7] (
// Equation(s):
// \err3|count [7] = DFFEAS((\err3|count [7] $ (((!\err3|count[4]~5  & \err3|count[6]~9 ) # (\err3|count[4]~5  & \err3|count[6]~9COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )
// \err3|count[7]~11  = CARRY(((!\err3|count[6]~9 ) # (!\err3|count [7])))
// \err3|count[7]~11COUT1_26  = CARRY(((!\err3|count[6]~9COUT1_25 ) # (!\err3|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err3|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(\err3|count[4]~5 ),
	.cin0(\err3|count[6]~9 ),
	.cin1(\err3|count[6]~9COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [7]),
	.cout(),
	.cout0(\err3|count[7]~11 ),
	.cout1(\err3|count[7]~11COUT1_26 ));
// synopsys translate_off
defparam \err3|count[7] .cin0_used = "true";
defparam \err3|count[7] .cin1_used = "true";
defparam \err3|count[7] .cin_used = "true";
defparam \err3|count[7] .lut_mask = "3c3f";
defparam \err3|count[7] .operation_mode = "arithmetic";
defparam \err3|count[7] .output_mode = "reg_only";
defparam \err3|count[7] .register_cascade_mode = "off";
defparam \err3|count[7] .sum_lutc_input = "cin";
defparam \err3|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \err3|count[8] (
// Equation(s):
// \err3|count [8] = DFFEAS((((!\err3|count[4]~5  & \err3|count[7]~11 ) # (\err3|count[4]~5  & \err3|count[7]~11COUT1_26 ) $ (!\err3|count [8]))), GLOBAL(\clk~combout ), VCC, , \err3|count[3]~14_combout , , , \err3|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\err3|count [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err3|always1~0_combout ),
	.sload(gnd),
	.ena(\err3|count[3]~14_combout ),
	.cin(\err3|count[4]~5 ),
	.cin0(\err3|count[7]~11 ),
	.cin1(\err3|count[7]~11COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|count [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|count[8] .cin0_used = "true";
defparam \err3|count[8] .cin1_used = "true";
defparam \err3|count[8] .cin_used = "true";
defparam \err3|count[8] .lut_mask = "f00f";
defparam \err3|count[8] .operation_mode = "normal";
defparam \err3|count[8] .output_mode = "reg_only";
defparam \err3|count[8] .register_cascade_mode = "off";
defparam \err3|count[8] .sum_lutc_input = "cin";
defparam \err3|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \err3|LessThan0~0 (
// Equation(s):
// \err3|LessThan0~0_combout  = (\err3|count [5]) # ((\err3|count [2]) # ((\err3|count [4]) # (\err3|count [3])))

	.clk(gnd),
	.dataa(\err3|count [5]),
	.datab(\err3|count [2]),
	.datac(\err3|count [4]),
	.datad(\err3|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err3|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|LessThan0~0 .lut_mask = "fffe";
defparam \err3|LessThan0~0 .operation_mode = "normal";
defparam \err3|LessThan0~0 .output_mode = "comb_only";
defparam \err3|LessThan0~0 .register_cascade_mode = "off";
defparam \err3|LessThan0~0 .sum_lutc_input = "datac";
defparam \err3|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \err3|LessThan0~1 (
// Equation(s):
// \err3|LessThan0~1_combout  = (\err3|count [8]) # ((\err3|count [7]) # ((\err3|count [6]) # (\err3|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\err3|count [8]),
	.datab(\err3|count [7]),
	.datac(\err3|count [6]),
	.datad(\err3|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err3|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|LessThan0~1 .lut_mask = "fffe";
defparam \err3|LessThan0~1 .operation_mode = "normal";
defparam \err3|LessThan0~1 .output_mode = "comb_only";
defparam \err3|LessThan0~1 .register_cascade_mode = "off";
defparam \err3|LessThan0~1 .sum_lutc_input = "datac";
defparam \err3|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \err3|signal_out (
// Equation(s):
// \err3|signal_out~regout  = DFFEAS((\err3|LessThan0~1_combout  & (((\err3|signal_in_dly~regout  & !\ERR~combout [2])))) # (!\err3|LessThan0~1_combout  & (\err3|signal_out~regout  & (\err3|signal_in_dly~regout  $ (\ERR~combout [2])))), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\err3|signal_out~regout ),
	.datab(\err3|signal_in_dly~regout ),
	.datac(\ERR~combout [2]),
	.datad(\err3|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err3|signal_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err3|signal_out .lut_mask = "0c28";
defparam \err3|signal_out .operation_mode = "normal";
defparam \err3|signal_out .output_mode = "reg_only";
defparam \err3|signal_out .register_cascade_mode = "off";
defparam \err3|signal_out .sum_lutc_input = "datac";
defparam \err3|signal_out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ERR~combout [1]),
	.padio(ERR[1]));
// synopsys translate_off
defparam \ERR[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \err2|signal_in_dly (
// Equation(s):
// \err2|signal_in_dly~regout  = DFFEAS((((!\ERR~combout [1]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|signal_in_dly~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|signal_in_dly .lut_mask = "0f0f";
defparam \err2|signal_in_dly .operation_mode = "normal";
defparam \err2|signal_in_dly .output_mode = "reg_only";
defparam \err2|signal_in_dly .register_cascade_mode = "off";
defparam \err2|signal_in_dly .sum_lutc_input = "datac";
defparam \err2|signal_in_dly .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \err2|always1~0 (
// Equation(s):
// \err2|always1~0_combout  = ((\ERR~combout [1] $ (!\err2|signal_in_dly~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [1]),
	.datad(\err2|signal_in_dly~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err2|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|always1~0 .lut_mask = "f00f";
defparam \err2|always1~0 .operation_mode = "normal";
defparam \err2|always1~0 .output_mode = "comb_only";
defparam \err2|always1~0 .register_cascade_mode = "off";
defparam \err2|always1~0 .sum_lutc_input = "datac";
defparam \err2|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \err2|count[0]~14 (
// Equation(s):
// \err2|count[0]~14_combout  = ((\ERR~combout [1] $ (!\err2|signal_in_dly~regout )) # (!\err2|LessThan0~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ERR~combout [1]),
	.datac(\err2|signal_in_dly~regout ),
	.datad(\err2|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err2|count[0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|count[0]~14 .lut_mask = "c3ff";
defparam \err2|count[0]~14 .operation_mode = "normal";
defparam \err2|count[0]~14 .output_mode = "comb_only";
defparam \err2|count[0]~14 .register_cascade_mode = "off";
defparam \err2|count[0]~14 .sum_lutc_input = "datac";
defparam \err2|count[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \err2|count[0] (
// Equation(s):
// \err2|count [0] = DFFEAS(((!\err2|count [0])), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[0]~18  = CARRY(((\err2|count [0])))
// \err2|count[0]~18COUT1_20  = CARRY(((\err2|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err2|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [0]),
	.cout(),
	.cout0(\err2|count[0]~18 ),
	.cout1(\err2|count[0]~18COUT1_20 ));
// synopsys translate_off
defparam \err2|count[0] .lut_mask = "33cc";
defparam \err2|count[0] .operation_mode = "arithmetic";
defparam \err2|count[0] .output_mode = "reg_only";
defparam \err2|count[0] .register_cascade_mode = "off";
defparam \err2|count[0] .sum_lutc_input = "datac";
defparam \err2|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \err2|count[1] (
// Equation(s):
// \err2|count [1] = DFFEAS((\err2|count [1] $ ((\err2|count[0]~18 ))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[1]~16  = CARRY(((!\err2|count[0]~18 ) # (!\err2|count [1])))
// \err2|count[1]~16COUT1_21  = CARRY(((!\err2|count[0]~18COUT1_20 ) # (!\err2|count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err2|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(gnd),
	.cin0(\err2|count[0]~18 ),
	.cin1(\err2|count[0]~18COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [1]),
	.cout(),
	.cout0(\err2|count[1]~16 ),
	.cout1(\err2|count[1]~16COUT1_21 ));
// synopsys translate_off
defparam \err2|count[1] .cin0_used = "true";
defparam \err2|count[1] .cin1_used = "true";
defparam \err2|count[1] .lut_mask = "3c3f";
defparam \err2|count[1] .operation_mode = "arithmetic";
defparam \err2|count[1] .output_mode = "reg_only";
defparam \err2|count[1] .register_cascade_mode = "off";
defparam \err2|count[1] .sum_lutc_input = "cin";
defparam \err2|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \err2|count[2] (
// Equation(s):
// \err2|count [2] = DFFEAS((\err2|count [2] $ ((!\err2|count[1]~16 ))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[2]~1  = CARRY(((\err2|count [2] & !\err2|count[1]~16 )))
// \err2|count[2]~1COUT1_22  = CARRY(((\err2|count [2] & !\err2|count[1]~16COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err2|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(gnd),
	.cin0(\err2|count[1]~16 ),
	.cin1(\err2|count[1]~16COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [2]),
	.cout(),
	.cout0(\err2|count[2]~1 ),
	.cout1(\err2|count[2]~1COUT1_22 ));
// synopsys translate_off
defparam \err2|count[2] .cin0_used = "true";
defparam \err2|count[2] .cin1_used = "true";
defparam \err2|count[2] .lut_mask = "c30c";
defparam \err2|count[2] .operation_mode = "arithmetic";
defparam \err2|count[2] .output_mode = "reg_only";
defparam \err2|count[2] .register_cascade_mode = "off";
defparam \err2|count[2] .sum_lutc_input = "cin";
defparam \err2|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \err2|count[3] (
// Equation(s):
// \err2|count [3] = DFFEAS(\err2|count [3] $ ((((\err2|count[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[3]~3  = CARRY(((!\err2|count[2]~1 )) # (!\err2|count [3]))
// \err2|count[3]~3COUT1_23  = CARRY(((!\err2|count[2]~1COUT1_22 )) # (!\err2|count [3]))

	.clk(\clk~combout ),
	.dataa(\err2|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(gnd),
	.cin0(\err2|count[2]~1 ),
	.cin1(\err2|count[2]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [3]),
	.cout(),
	.cout0(\err2|count[3]~3 ),
	.cout1(\err2|count[3]~3COUT1_23 ));
// synopsys translate_off
defparam \err2|count[3] .cin0_used = "true";
defparam \err2|count[3] .cin1_used = "true";
defparam \err2|count[3] .lut_mask = "5a5f";
defparam \err2|count[3] .operation_mode = "arithmetic";
defparam \err2|count[3] .output_mode = "reg_only";
defparam \err2|count[3] .register_cascade_mode = "off";
defparam \err2|count[3] .sum_lutc_input = "cin";
defparam \err2|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \err2|count[4] (
// Equation(s):
// \err2|count [4] = DFFEAS(\err2|count [4] $ ((((!\err2|count[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[4]~5  = CARRY((\err2|count [4] & ((!\err2|count[3]~3COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\err2|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(gnd),
	.cin0(\err2|count[3]~3 ),
	.cin1(\err2|count[3]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [4]),
	.cout(\err2|count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|count[4] .cin0_used = "true";
defparam \err2|count[4] .cin1_used = "true";
defparam \err2|count[4] .lut_mask = "a50a";
defparam \err2|count[4] .operation_mode = "arithmetic";
defparam \err2|count[4] .output_mode = "reg_only";
defparam \err2|count[4] .register_cascade_mode = "off";
defparam \err2|count[4] .sum_lutc_input = "cin";
defparam \err2|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \err2|count[5] (
// Equation(s):
// \err2|count [5] = DFFEAS(\err2|count [5] $ ((((\err2|count[4]~5 )))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[5]~7  = CARRY(((!\err2|count[4]~5 )) # (!\err2|count [5]))
// \err2|count[5]~7COUT1_24  = CARRY(((!\err2|count[4]~5 )) # (!\err2|count [5]))

	.clk(\clk~combout ),
	.dataa(\err2|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(\err2|count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [5]),
	.cout(),
	.cout0(\err2|count[5]~7 ),
	.cout1(\err2|count[5]~7COUT1_24 ));
// synopsys translate_off
defparam \err2|count[5] .cin_used = "true";
defparam \err2|count[5] .lut_mask = "5a5f";
defparam \err2|count[5] .operation_mode = "arithmetic";
defparam \err2|count[5] .output_mode = "reg_only";
defparam \err2|count[5] .register_cascade_mode = "off";
defparam \err2|count[5] .sum_lutc_input = "cin";
defparam \err2|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \err2|count[6] (
// Equation(s):
// \err2|count [6] = DFFEAS(\err2|count [6] $ ((((!(!\err2|count[4]~5  & \err2|count[5]~7 ) # (\err2|count[4]~5  & \err2|count[5]~7COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[6]~9  = CARRY((\err2|count [6] & ((!\err2|count[5]~7 ))))
// \err2|count[6]~9COUT1_25  = CARRY((\err2|count [6] & ((!\err2|count[5]~7COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\err2|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(\err2|count[4]~5 ),
	.cin0(\err2|count[5]~7 ),
	.cin1(\err2|count[5]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [6]),
	.cout(),
	.cout0(\err2|count[6]~9 ),
	.cout1(\err2|count[6]~9COUT1_25 ));
// synopsys translate_off
defparam \err2|count[6] .cin0_used = "true";
defparam \err2|count[6] .cin1_used = "true";
defparam \err2|count[6] .cin_used = "true";
defparam \err2|count[6] .lut_mask = "a50a";
defparam \err2|count[6] .operation_mode = "arithmetic";
defparam \err2|count[6] .output_mode = "reg_only";
defparam \err2|count[6] .register_cascade_mode = "off";
defparam \err2|count[6] .sum_lutc_input = "cin";
defparam \err2|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \err2|count[7] (
// Equation(s):
// \err2|count [7] = DFFEAS((\err2|count [7] $ (((!\err2|count[4]~5  & \err2|count[6]~9 ) # (\err2|count[4]~5  & \err2|count[6]~9COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )
// \err2|count[7]~11  = CARRY(((!\err2|count[6]~9 ) # (!\err2|count [7])))
// \err2|count[7]~11COUT1_26  = CARRY(((!\err2|count[6]~9COUT1_25 ) # (!\err2|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err2|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(\err2|count[4]~5 ),
	.cin0(\err2|count[6]~9 ),
	.cin1(\err2|count[6]~9COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [7]),
	.cout(),
	.cout0(\err2|count[7]~11 ),
	.cout1(\err2|count[7]~11COUT1_26 ));
// synopsys translate_off
defparam \err2|count[7] .cin0_used = "true";
defparam \err2|count[7] .cin1_used = "true";
defparam \err2|count[7] .cin_used = "true";
defparam \err2|count[7] .lut_mask = "3c3f";
defparam \err2|count[7] .operation_mode = "arithmetic";
defparam \err2|count[7] .output_mode = "reg_only";
defparam \err2|count[7] .register_cascade_mode = "off";
defparam \err2|count[7] .sum_lutc_input = "cin";
defparam \err2|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \err2|count[8] (
// Equation(s):
// \err2|count [8] = DFFEAS((((!\err2|count[4]~5  & \err2|count[7]~11 ) # (\err2|count[4]~5  & \err2|count[7]~11COUT1_26 ) $ (!\err2|count [8]))), GLOBAL(\clk~combout ), VCC, , \err2|count[0]~14_combout , , , \err2|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\err2|count [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err2|always1~0_combout ),
	.sload(gnd),
	.ena(\err2|count[0]~14_combout ),
	.cin(\err2|count[4]~5 ),
	.cin0(\err2|count[7]~11 ),
	.cin1(\err2|count[7]~11COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|count [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|count[8] .cin0_used = "true";
defparam \err2|count[8] .cin1_used = "true";
defparam \err2|count[8] .cin_used = "true";
defparam \err2|count[8] .lut_mask = "f00f";
defparam \err2|count[8] .operation_mode = "normal";
defparam \err2|count[8] .output_mode = "reg_only";
defparam \err2|count[8] .register_cascade_mode = "off";
defparam \err2|count[8] .sum_lutc_input = "cin";
defparam \err2|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \err2|LessThan0~0 (
// Equation(s):
// \err2|LessThan0~0_combout  = (\err2|count [5]) # ((\err2|count [2]) # ((\err2|count [4]) # (\err2|count [3])))

	.clk(gnd),
	.dataa(\err2|count [5]),
	.datab(\err2|count [2]),
	.datac(\err2|count [4]),
	.datad(\err2|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err2|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|LessThan0~0 .lut_mask = "fffe";
defparam \err2|LessThan0~0 .operation_mode = "normal";
defparam \err2|LessThan0~0 .output_mode = "comb_only";
defparam \err2|LessThan0~0 .register_cascade_mode = "off";
defparam \err2|LessThan0~0 .sum_lutc_input = "datac";
defparam \err2|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \err2|LessThan0~1 (
// Equation(s):
// \err2|LessThan0~1_combout  = (\err2|count [8]) # ((\err2|count [7]) # ((\err2|count [6]) # (\err2|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\err2|count [8]),
	.datab(\err2|count [7]),
	.datac(\err2|count [6]),
	.datad(\err2|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err2|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|LessThan0~1 .lut_mask = "fffe";
defparam \err2|LessThan0~1 .operation_mode = "normal";
defparam \err2|LessThan0~1 .output_mode = "comb_only";
defparam \err2|LessThan0~1 .register_cascade_mode = "off";
defparam \err2|LessThan0~1 .sum_lutc_input = "datac";
defparam \err2|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \err2|signal_out (
// Equation(s):
// \err2|signal_out~regout  = DFFEAS((\err2|LessThan0~1_combout  & (\err2|signal_in_dly~regout  & ((!\ERR~combout [1])))) # (!\err2|LessThan0~1_combout  & (\err2|signal_out~regout  & (\err2|signal_in_dly~regout  $ (\ERR~combout [1])))), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\err2|signal_in_dly~regout ),
	.datab(\err2|signal_out~regout ),
	.datac(\ERR~combout [1]),
	.datad(\err2|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err2|signal_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err2|signal_out .lut_mask = "0a48";
defparam \err2|signal_out .operation_mode = "normal";
defparam \err2|signal_out .output_mode = "reg_only";
defparam \err2|signal_out .register_cascade_mode = "off";
defparam \err2|signal_out .sum_lutc_input = "datac";
defparam \err2|signal_out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ERR~combout [0]),
	.padio(ERR[0]));
// synopsys translate_off
defparam \ERR[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \err1|signal_in_dly (
// Equation(s):
// \err1|signal_in_dly~regout  = DFFEAS((((!\ERR~combout [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|signal_in_dly~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|signal_in_dly .lut_mask = "0f0f";
defparam \err1|signal_in_dly .operation_mode = "normal";
defparam \err1|signal_in_dly .output_mode = "reg_only";
defparam \err1|signal_in_dly .register_cascade_mode = "off";
defparam \err1|signal_in_dly .sum_lutc_input = "datac";
defparam \err1|signal_in_dly .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \err1|always1~0 (
// Equation(s):
// \err1|always1~0_combout  = ((\ERR~combout [0] $ (!\err1|signal_in_dly~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ERR~combout [0]),
	.datad(\err1|signal_in_dly~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err1|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|always1~0 .lut_mask = "f00f";
defparam \err1|always1~0 .operation_mode = "normal";
defparam \err1|always1~0 .output_mode = "comb_only";
defparam \err1|always1~0 .register_cascade_mode = "off";
defparam \err1|always1~0 .sum_lutc_input = "datac";
defparam \err1|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \err1|count[3]~14 (
// Equation(s):
// \err1|count[3]~14_combout  = ((\ERR~combout [0] $ (!\err1|signal_in_dly~regout )) # (!\err1|LessThan0~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ERR~combout [0]),
	.datac(\err1|signal_in_dly~regout ),
	.datad(\err1|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err1|count[3]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|count[3]~14 .lut_mask = "c3ff";
defparam \err1|count[3]~14 .operation_mode = "normal";
defparam \err1|count[3]~14 .output_mode = "comb_only";
defparam \err1|count[3]~14 .register_cascade_mode = "off";
defparam \err1|count[3]~14 .sum_lutc_input = "datac";
defparam \err1|count[3]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \err1|count[0] (
// Equation(s):
// \err1|count [0] = DFFEAS(((!\err1|count [0])), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[0]~18  = CARRY(((\err1|count [0])))
// \err1|count[0]~18COUT1_20  = CARRY(((\err1|count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err1|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [0]),
	.cout(),
	.cout0(\err1|count[0]~18 ),
	.cout1(\err1|count[0]~18COUT1_20 ));
// synopsys translate_off
defparam \err1|count[0] .lut_mask = "33cc";
defparam \err1|count[0] .operation_mode = "arithmetic";
defparam \err1|count[0] .output_mode = "reg_only";
defparam \err1|count[0] .register_cascade_mode = "off";
defparam \err1|count[0] .sum_lutc_input = "datac";
defparam \err1|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \err1|count[1] (
// Equation(s):
// \err1|count [1] = DFFEAS((\err1|count [1] $ ((\err1|count[0]~18 ))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[1]~16  = CARRY(((!\err1|count[0]~18 ) # (!\err1|count [1])))
// \err1|count[1]~16COUT1_21  = CARRY(((!\err1|count[0]~18COUT1_20 ) # (!\err1|count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err1|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err1|count[0]~18 ),
	.cin1(\err1|count[0]~18COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [1]),
	.cout(),
	.cout0(\err1|count[1]~16 ),
	.cout1(\err1|count[1]~16COUT1_21 ));
// synopsys translate_off
defparam \err1|count[1] .cin0_used = "true";
defparam \err1|count[1] .cin1_used = "true";
defparam \err1|count[1] .lut_mask = "3c3f";
defparam \err1|count[1] .operation_mode = "arithmetic";
defparam \err1|count[1] .output_mode = "reg_only";
defparam \err1|count[1] .register_cascade_mode = "off";
defparam \err1|count[1] .sum_lutc_input = "cin";
defparam \err1|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \err1|count[2] (
// Equation(s):
// \err1|count [2] = DFFEAS((\err1|count [2] $ ((!\err1|count[1]~16 ))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[2]~1  = CARRY(((\err1|count [2] & !\err1|count[1]~16 )))
// \err1|count[2]~1COUT1_22  = CARRY(((\err1|count [2] & !\err1|count[1]~16COUT1_21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err1|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err1|count[1]~16 ),
	.cin1(\err1|count[1]~16COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [2]),
	.cout(),
	.cout0(\err1|count[2]~1 ),
	.cout1(\err1|count[2]~1COUT1_22 ));
// synopsys translate_off
defparam \err1|count[2] .cin0_used = "true";
defparam \err1|count[2] .cin1_used = "true";
defparam \err1|count[2] .lut_mask = "c30c";
defparam \err1|count[2] .operation_mode = "arithmetic";
defparam \err1|count[2] .output_mode = "reg_only";
defparam \err1|count[2] .register_cascade_mode = "off";
defparam \err1|count[2] .sum_lutc_input = "cin";
defparam \err1|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \err1|count[3] (
// Equation(s):
// \err1|count [3] = DFFEAS(\err1|count [3] $ ((((\err1|count[2]~1 )))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[3]~3  = CARRY(((!\err1|count[2]~1 )) # (!\err1|count [3]))
// \err1|count[3]~3COUT1_23  = CARRY(((!\err1|count[2]~1COUT1_22 )) # (!\err1|count [3]))

	.clk(\clk~combout ),
	.dataa(\err1|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err1|count[2]~1 ),
	.cin1(\err1|count[2]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [3]),
	.cout(),
	.cout0(\err1|count[3]~3 ),
	.cout1(\err1|count[3]~3COUT1_23 ));
// synopsys translate_off
defparam \err1|count[3] .cin0_used = "true";
defparam \err1|count[3] .cin1_used = "true";
defparam \err1|count[3] .lut_mask = "5a5f";
defparam \err1|count[3] .operation_mode = "arithmetic";
defparam \err1|count[3] .output_mode = "reg_only";
defparam \err1|count[3] .register_cascade_mode = "off";
defparam \err1|count[3] .sum_lutc_input = "cin";
defparam \err1|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \err1|count[4] (
// Equation(s):
// \err1|count [4] = DFFEAS(\err1|count [4] $ ((((!\err1|count[3]~3 )))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[4]~5  = CARRY((\err1|count [4] & ((!\err1|count[3]~3COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\err1|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(gnd),
	.cin0(\err1|count[3]~3 ),
	.cin1(\err1|count[3]~3COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [4]),
	.cout(\err1|count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|count[4] .cin0_used = "true";
defparam \err1|count[4] .cin1_used = "true";
defparam \err1|count[4] .lut_mask = "a50a";
defparam \err1|count[4] .operation_mode = "arithmetic";
defparam \err1|count[4] .output_mode = "reg_only";
defparam \err1|count[4] .register_cascade_mode = "off";
defparam \err1|count[4] .sum_lutc_input = "cin";
defparam \err1|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \err1|count[5] (
// Equation(s):
// \err1|count [5] = DFFEAS(\err1|count [5] $ ((((\err1|count[4]~5 )))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[5]~7  = CARRY(((!\err1|count[4]~5 )) # (!\err1|count [5]))
// \err1|count[5]~7COUT1_24  = CARRY(((!\err1|count[4]~5 )) # (!\err1|count [5]))

	.clk(\clk~combout ),
	.dataa(\err1|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(\err1|count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [5]),
	.cout(),
	.cout0(\err1|count[5]~7 ),
	.cout1(\err1|count[5]~7COUT1_24 ));
// synopsys translate_off
defparam \err1|count[5] .cin_used = "true";
defparam \err1|count[5] .lut_mask = "5a5f";
defparam \err1|count[5] .operation_mode = "arithmetic";
defparam \err1|count[5] .output_mode = "reg_only";
defparam \err1|count[5] .register_cascade_mode = "off";
defparam \err1|count[5] .sum_lutc_input = "cin";
defparam \err1|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \err1|count[6] (
// Equation(s):
// \err1|count [6] = DFFEAS(\err1|count [6] $ ((((!(!\err1|count[4]~5  & \err1|count[5]~7 ) # (\err1|count[4]~5  & \err1|count[5]~7COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[6]~9  = CARRY((\err1|count [6] & ((!\err1|count[5]~7 ))))
// \err1|count[6]~9COUT1_25  = CARRY((\err1|count [6] & ((!\err1|count[5]~7COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\err1|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(\err1|count[4]~5 ),
	.cin0(\err1|count[5]~7 ),
	.cin1(\err1|count[5]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [6]),
	.cout(),
	.cout0(\err1|count[6]~9 ),
	.cout1(\err1|count[6]~9COUT1_25 ));
// synopsys translate_off
defparam \err1|count[6] .cin0_used = "true";
defparam \err1|count[6] .cin1_used = "true";
defparam \err1|count[6] .cin_used = "true";
defparam \err1|count[6] .lut_mask = "a50a";
defparam \err1|count[6] .operation_mode = "arithmetic";
defparam \err1|count[6] .output_mode = "reg_only";
defparam \err1|count[6] .register_cascade_mode = "off";
defparam \err1|count[6] .sum_lutc_input = "cin";
defparam \err1|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \err1|count[7] (
// Equation(s):
// \err1|count [7] = DFFEAS((\err1|count [7] $ (((!\err1|count[4]~5  & \err1|count[6]~9 ) # (\err1|count[4]~5  & \err1|count[6]~9COUT1_25 )))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )
// \err1|count[7]~11  = CARRY(((!\err1|count[6]~9 ) # (!\err1|count [7])))
// \err1|count[7]~11COUT1_26  = CARRY(((!\err1|count[6]~9COUT1_25 ) # (!\err1|count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err1|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(\err1|count[4]~5 ),
	.cin0(\err1|count[6]~9 ),
	.cin1(\err1|count[6]~9COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [7]),
	.cout(),
	.cout0(\err1|count[7]~11 ),
	.cout1(\err1|count[7]~11COUT1_26 ));
// synopsys translate_off
defparam \err1|count[7] .cin0_used = "true";
defparam \err1|count[7] .cin1_used = "true";
defparam \err1|count[7] .cin_used = "true";
defparam \err1|count[7] .lut_mask = "3c3f";
defparam \err1|count[7] .operation_mode = "arithmetic";
defparam \err1|count[7] .output_mode = "reg_only";
defparam \err1|count[7] .register_cascade_mode = "off";
defparam \err1|count[7] .sum_lutc_input = "cin";
defparam \err1|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \err1|count[8] (
// Equation(s):
// \err1|count [8] = DFFEAS((((!\err1|count[4]~5  & \err1|count[7]~11 ) # (\err1|count[4]~5  & \err1|count[7]~11COUT1_26 ) $ (!\err1|count [8]))), GLOBAL(\clk~combout ), VCC, , \err1|count[3]~14_combout , , , \err1|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\err1|count [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\err1|always1~0_combout ),
	.sload(gnd),
	.ena(\err1|count[3]~14_combout ),
	.cin(\err1|count[4]~5 ),
	.cin0(\err1|count[7]~11 ),
	.cin1(\err1|count[7]~11COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|count [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|count[8] .cin0_used = "true";
defparam \err1|count[8] .cin1_used = "true";
defparam \err1|count[8] .cin_used = "true";
defparam \err1|count[8] .lut_mask = "f00f";
defparam \err1|count[8] .operation_mode = "normal";
defparam \err1|count[8] .output_mode = "reg_only";
defparam \err1|count[8] .register_cascade_mode = "off";
defparam \err1|count[8] .sum_lutc_input = "cin";
defparam \err1|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \err1|LessThan0~0 (
// Equation(s):
// \err1|LessThan0~0_combout  = (\err1|count [3]) # ((\err1|count [5]) # ((\err1|count [2]) # (\err1|count [4])))

	.clk(gnd),
	.dataa(\err1|count [3]),
	.datab(\err1|count [5]),
	.datac(\err1|count [2]),
	.datad(\err1|count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|LessThan0~0 .lut_mask = "fffe";
defparam \err1|LessThan0~0 .operation_mode = "normal";
defparam \err1|LessThan0~0 .output_mode = "comb_only";
defparam \err1|LessThan0~0 .register_cascade_mode = "off";
defparam \err1|LessThan0~0 .sum_lutc_input = "datac";
defparam \err1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \err1|LessThan0~1 (
// Equation(s):
// \err1|LessThan0~1_combout  = (\err1|count [7]) # ((\err1|count [8]) # ((\err1|count [6]) # (\err1|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\err1|count [7]),
	.datab(\err1|count [8]),
	.datac(\err1|count [6]),
	.datad(\err1|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err1|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|LessThan0~1 .lut_mask = "fffe";
defparam \err1|LessThan0~1 .operation_mode = "normal";
defparam \err1|LessThan0~1 .output_mode = "comb_only";
defparam \err1|LessThan0~1 .register_cascade_mode = "off";
defparam \err1|LessThan0~1 .sum_lutc_input = "datac";
defparam \err1|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \err1|signal_out (
// Equation(s):
// \err1|signal_out~regout  = DFFEAS((\err1|LessThan0~1_combout  & (\err1|signal_in_dly~regout  & (!\ERR~combout [0]))) # (!\err1|LessThan0~1_combout  & (\err1|signal_out~regout  & (\err1|signal_in_dly~regout  $ (\ERR~combout [0])))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\err1|signal_in_dly~regout ),
	.datab(\ERR~combout [0]),
	.datac(\err1|signal_out~regout ),
	.datad(\err1|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err1|signal_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err1|signal_out .lut_mask = "2260";
defparam \err1|signal_out .operation_mode = "normal";
defparam \err1|signal_out .output_mode = "reg_only";
defparam \err1|signal_out .register_cascade_mode = "off";
defparam \err1|signal_out .sum_lutc_input = "datac";
defparam \err1|signal_out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \adclk~I (
	.datain(!\ad|adclk~regout ),
	.oe(vcc),
	.combout(),
	.padio(adclk));
// synopsys translate_off
defparam \adclk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tx~I (
	.datain(!\rs232|uart_tx_inst|tx~regout ),
	.oe(vcc),
	.combout(),
	.padio(tx));
// synopsys translate_off
defparam \tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cs_n~I (
	.datain(!\ad|cs_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(cs_n));
// synopsys translate_off
defparam \cs_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_1~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_1));
// synopsys translate_off
defparam \K_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_2~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_2));
// synopsys translate_off
defparam \K_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_3~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_3));
// synopsys translate_off
defparam \K_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_4~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_4));
// synopsys translate_off
defparam \K_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED1~I (
	.datain(!\LED1_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED1));
// synopsys translate_off
defparam \LED1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED2~I (
	.datain(!\LED2_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED2));
// synopsys translate_off
defparam \LED2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED3~I (
	.datain(!\LED3_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED3));
// synopsys translate_off
defparam \LED3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED4~I (
	.datain(!\LED4_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED4));
// synopsys translate_off
defparam \LED4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED5~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED5));
// synopsys translate_off
defparam \LED5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED7~I (
	.datain(!\err4|signal_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED7));
// synopsys translate_off
defparam \LED7~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED8~I (
	.datain(!\err3|signal_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED8));
// synopsys translate_off
defparam \LED8~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED9~I (
	.datain(!\err2|signal_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED9));
// synopsys translate_off
defparam \LED9~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED10~I (
	.datain(!\err1|signal_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED10));
// synopsys translate_off
defparam \LED10~I .operation_mode = "output";
// synopsys translate_on

endmodule
