{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745951432268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745951432279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 15:30:32 2025 " "Processing started: Tue Apr 29 15:30:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745951432279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951432279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula06 -c aula06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula06 -c aula06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951432279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745951432956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745951432956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/somador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745951437755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951437755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aula06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aula06 " "Found entity 1: aula06" {  } { { "aula06.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745951437759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951437759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_hexadecimal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_hexadecimal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_hexadecimal " "Found entity 1: display_hexadecimal" {  } { { "display_hexadecimal.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/display_hexadecimal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745951437763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951437763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula06_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aula06_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aula06_final " "Found entity 1: aula06_final" {  } { { "aula06_final.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745951437768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951437768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula06 " "Elaborating entity \"aula06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745951437919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_hexadecimal display_hexadecimal:inst3 " "Elaborating entity \"display_hexadecimal\" for hierarchy \"display_hexadecimal:inst3\"" {  } { { "aula06.bdf" "inst3" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { { 352 2032 2128 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745951438066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_completo:inst7 " "Elaborating entity \"somador_completo\" for hierarchy \"somador_completo:inst7\"" {  } { { "aula06.bdf" "inst7" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { { 1120 1480 1576 1216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745951438069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sc1 GND " "Pin \"sc1\" is stuck at GND" {  } { { "aula06.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { { 1280 2352 2528 1296 "sc1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745951440030 "|aula06|sc1"} { "Warning" "WMLS_MLS_STUCK_PIN" "sc2 GND " "Pin \"sc2\" is stuck at GND" {  } { { "aula06.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { { 1296 2352 2528 1312 "sc2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745951440030 "|aula06|sc2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sc6 VCC " "Pin \"sc6\" is stuck at VCC" {  } { { "aula06.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula06/aula06.bdf" { { 1360 2352 2528 1376 "sc6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745951440030 "|aula06|sc6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745951440030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745951440081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745951441541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745951441541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745951442474 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745951442474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745951442474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745951442474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745951443291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 15:30:43 2025 " "Processing ended: Tue Apr 29 15:30:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745951443291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745951443291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745951443291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745951443291 ""}
