$date
	Thu Feb 22 22:26:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestBench $end
$var wire 1 ! y $end
$upscope $end
$scope module TestBench $end
$var reg 1 " x2 $end
$upscope $end
$scope module TestBench $end
$var reg 1 # x1 $end
$upscope $end
$scope module TestBench $end
$var reg 1 $ x0 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#20
0!
1$
#40
1!
0$
1#
#60
0!
1$
#80
1!
0$
0#
1"
#100
1$
#120
0$
1#
#140
0!
1$
#160
