{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 00:34:31 2023 " "Info: Processing started: Sun Nov 12 00:34:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator-kalkulator_arc " "Info: Found design unit 1: kalkulator-kalkulator_arc" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator " "Info: Found entity 1: kalkulator" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux D:/SISDIG/Prak 4/4D/mux.vhd " "Warning: Entity \"mux\" obtained from \"D:/SISDIG/Prak 4/4D/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arc " "Info: Found design unit 1: mux-mux_arc" {  } { { "mux.vhd" "" { Text "D:/SISDIG/Prak 4/4D/mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/SISDIG/Prak 4/4D/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arc " "Info: Found design unit 1: comparator-comparator_arc" {  } { { "comparator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/comparator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/comparator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-regis_arc " "Info: Found design unit 1: regis-regis_arc" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-subtractor_arc " "Info: Found design unit 1: subtractor-subtractor_arc" {  } { { "subtractor.vhd" "" { Text "D:/SISDIG/Prak 4/4D/subtractor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "D:/SISDIG/Prak 4/4D/subtractor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arc " "Info: Found design unit 1: fsm-fsm_arc" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kalkulator " "Info: Elaborating entity \"kalkulator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:TOFSM " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:TOFSM\"" {  } { { "kalkulator.vhd" "TOFSM" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nState fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"nState\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xsel fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"xsel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ysel fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"ysel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xld fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"xld\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yld fsm.vhd(24) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(24): inferring latch(es) for signal or variable \"yld\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yld fsm.vhd(24) " "Info (10041): Inferred latch for \"yld\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xld fsm.vhd(24) " "Info (10041): Inferred latch for \"xld\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ysel fsm.vhd(24) " "Info (10041): Inferred latch for \"ysel\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xsel fsm.vhd(24) " "Info (10041): Inferred latch for \"xsel\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable fsm.vhd(24) " "Info (10041): Inferred latch for \"enable\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s5 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s5\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s4 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s4\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s3 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s3\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s2 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s2\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s1 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s1\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.s0 fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.s0\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nState.init fsm.vhd(24) " "Info (10041): Inferred latch for \"nState.init\" at fsm.vhd(24)" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:X_MUX " "Info: Elaborating entity \"mux\" for hierarchy \"mux:X_MUX\"" {  } { { "kalkulator.vhd" "X_MUX" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis regis:X_REG " "Info: Elaborating entity \"regis\" for hierarchy \"regis:X_REG\"" {  } { { "kalkulator.vhd" "X_REG" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:U_COMP " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:U_COMP\"" {  } { { "kalkulator.vhd" "U_COMP" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:X_SUB " "Info: Elaborating entity \"subtractor\" for hierarchy \"subtractor:X_SUB\"" {  } { { "kalkulator.vhd" "X_SUB" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "d_o\[0\] GND " "Warning (13410): Pin \"d_o\[0\]\" is stuck at GND" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d_o\[1\] GND " "Warning (13410): Pin \"d_o\[1\]\" is stuck at GND" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d_o\[2\] GND " "Warning (13410): Pin \"d_o\[2\]\" is stuck at GND" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d_o\[3\] GND " "Warning (13410): Pin \"d_o\[3\]\" is stuck at GND" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 15 " "Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:X_REG\|output\[3\] " "Info: Register \"regis:X_REG\|output\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:X_REG\|output\[2\] " "Info: Register \"regis:X_REG\|output\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:X_REG\|output\[1\] " "Info: Register \"regis:X_REG\|output\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:X_REG\|output\[0\] " "Info: Register \"regis:X_REG\|output\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:Y_REG\|output\[3\] " "Info: Register \"regis:Y_REG\|output\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:Y_REG\|output\[2\] " "Info: Register \"regis:Y_REG\|output\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:Y_REG\|output\[1\] " "Info: Register \"regis:Y_REG\|output\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "regis:Y_REG\|output\[0\] " "Info: Register \"regis:Y_REG\|output\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.init " "Info: Register \"fsm:TOFSM\|cState.init\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s0 " "Info: Register \"fsm:TOFSM\|cState.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s1 " "Info: Register \"fsm:TOFSM\|cState.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s2 " "Info: Register \"fsm:TOFSM\|cState.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s3 " "Info: Register \"fsm:TOFSM\|cState.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s4 " "Info: Register \"fsm:TOFSM\|cState.s4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:TOFSM\|cState.s5 " "Info: Register \"fsm:TOFSM\|cState.s5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Warning: Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "go_i " "Warning (15610): No output dependent on input pin \"go_i\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_i\[3\] " "Warning (15610): No output dependent on input pin \"x_i\[3\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_i\[2\] " "Warning (15610): No output dependent on input pin \"x_i\[2\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_i\[1\] " "Warning (15610): No output dependent on input pin \"x_i\[1\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_i\[0\] " "Warning (15610): No output dependent on input pin \"x_i\[0\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_i\[3\] " "Warning (15610): No output dependent on input pin \"y_i\[3\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_i\[2\] " "Warning (15610): No output dependent on input pin \"y_i\[2\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_i\[1\] " "Warning (15610): No output dependent on input pin \"y_i\[1\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_i\[0\] " "Warning (15610): No output dependent on input pin \"y_i\[0\]\"" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 00:34:33 2023 " "Info: Processing ended: Sun Nov 12 00:34:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
