{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79922,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000779066,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000503078,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000128459,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000503078,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 132.627,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 414.147,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 168.912,
	"finish__design__instance__count__class:inverter": 10,
	"finish__design__instance__area__class:inverter": 42.5408,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 141.386,
	"finish__design__instance__count__class:sequential_cell": 138,
	"finish__design__instance__area__class:sequential_cell": 4097.68,
	"finish__design__instance__count__class:multi_input_combinational_cell": 118,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1725.4,
	"finish__design__instance__count": 340,
	"finish__design__instance__area": 6722.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.72721,
	"finish__clock__skew__setup": 0.0107093,
	"finish__clock__skew__hold": 0.0107093,
	"finish__timing__drv__max_slew_limit": 0.702956,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.907896,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00288412,
	"finish__power__switching__total": 0.00142144,
	"finish__power__leakage__total": 2.3944e-09,
	"finish__power__total": 0.00430556,
	"finish__design__io": 31,
	"finish__design__die__area": 11188.4,
	"finish__design__core__area": 10369.9,
	"finish__design__instance__count": 476,
	"finish__design__instance__area": 6892.86,
	"finish__design__instance__count__stdcell": 476,
	"finish__design__instance__area__stdcell": 6892.86,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.664696,
	"finish__design__instance__utilization__stdcell": 0.664696,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8288,
	"finish__design__sites:unithd": 8288,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}