{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 18:44:18 2016 " "Info: Processing started: Sat May 21 18:44:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HWProject -c HWProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file store_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store_Control " "Info: Found entity 1: Store_Control" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Info: Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Info: Found entity 1: Shift_Left_2" {  } { { "Shift_Left_2.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Shift_Left_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uextend_shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uextend_shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 UExtend_ShiftLeft16 " "Info: Found entity 1: UExtend_ShiftLeft16" {  } { { "UExtend_ShiftLeft16.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/UExtend_ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uextend832.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uextend832.v" { { "Info" "ISGN_ENTITY_NAME" "1 UExtend832 " "Info: Found entity 1: UExtend832" {  } { { "UExtend832.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/UExtend832.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend2628_shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extend2628_shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend2628_ShiftLeft2 " "Info: Found entity 1: Extend2628_ShiftLeft2" {  } { { "Extend2628_ShiftLeft2.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Extend2628_ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5 " "Info: Found entity 1: Mux5" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Info: Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Multiplier.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Info: Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Divisor.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Info: Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jpcinst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jpcinst.v" { { "Info" "ISGN_ENTITY_NAME" "1 JPCINST " "Info: Found entity 1: JPCINST" {  } { { "JPCINST.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/JPCINST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jinsts.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jinsts.v" { { "Info" "ISGN_ENTITY_NAME" "1 JINSTS " "Info: Found entity 1: JINSTS" {  } { { "JINSTS.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/JINSTS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bspliter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bspliter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSPLITER " "Info: Found entity 1: BSPLITER" {  } { { "BSPLITER.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/BSPLITER.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaconst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulaconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAConst " "Info: Found entity 1: ULAConst" {  } { { "ULAConst.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/ULAConst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcconst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCConst " "Info: Found entity 1: PCConst" {  } { { "PCConst.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/PCConst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instspliter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instspliter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstSpliter " "Info: Found entity 1: InstSpliter" {  } { { "InstSpliter.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/InstSpliter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compoutextended.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file compoutextended.v" { { "Info" "ISGN_ENTITY_NAME" "1 CompOutExtended " "Info: Found entity 1: CompOutExtended" {  } { { "CompOutExtended.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/CompOutExtended.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Info: Found entity 1: Mux2_1" {  } { { "Mux2_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_5 " "Info: Found entity 1: Mux2_5" {  } { { "Mux2_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux2_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend1632.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extend1632.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend1632 " "Info: Found entity 1: Extend1632" {  } { { "Extend1632.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Extend1632.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uextend1632.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uextend1632.v" { { "Info" "ISGN_ENTITY_NAME" "1 UExtend1632 " "Info: Found entity 1: UExtend1632" {  } { { "UExtend1632.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/UExtend1632.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5_5 " "Info: Found entity 1: Mux5_5" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Info: Found entity 1: Mux3_1" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematic " "Info: Found entity 1: Schematic" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schematic " "Info: Elaborating entity \"Schematic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador HI " "Warning: Port \"Clk\" of type Registrador and instance \"HI\" is missing source signal" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 912 2520 2648 1096 "HI" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Divisor inst28 " "Warning: Port \"clk\" of type Divisor and instance \"inst28\" is missing source signal" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 376 2712 2840 584 "inst28" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Multiplier inst29 " "Warning: Port \"clk\" of type Multiplier and instance \"inst29\" is missing source signal" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 376 2520 2648 592 "inst29" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador LO " "Warning: Port \"Clk\" of type Registrador and instance \"LO\" is missing source signal" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 912 2712 2840 1096 "LO" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:SrcA " "Info: Elaborating entity \"Mux3\" for hierarchy \"Mux3:SrcA\"" {  } { { "Schematic.bdf" "SrcA" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -112 2032 2216 16 "SrcA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux3.v(9) " "Warning (10270): Verilog HDL Case Statement warning at Mux3.v(9): incomplete case statement has no default case item" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected Mux3.v(9) " "Warning (10240): Verilog HDL Always Construct warning at Mux3.v(9): inferring latch(es) for variable \"selected\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[0\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[1\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[2\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[3\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[4\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[4\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[5\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[5\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[6\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[6\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[7\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[7\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[8\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[8\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[9\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[9\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[10\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[10\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[11\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[11\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[12\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[12\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[13\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[13\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[14\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[14\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[15\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[15\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[16\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[16\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[17\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[17\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[18\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[18\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[19\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[19\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[20\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[20\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[21\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[21\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[22\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[22\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[23\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[23\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[24\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[24\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[25\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[25\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[26\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[26\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[27\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[27\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[28\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[28\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[29\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[29\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[30\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[30\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[31\] Mux3.v(9) " "Info (10041): Inferred latch for \"selected\[31\]\" at Mux3.v(9)" {  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RegPC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:RegPC\"" {  } { { "Schematic.bdf" "RegPC" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -80 -456 -272 48 "RegPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst " "Info: Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst\"" {  } { { "Schematic.bdf" "inst" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -792 408 616 -280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 StateMachine.v(185) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(185): truncated value with size 2 to match size of target (1)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 StateMachine.v(211) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(211): truncated value with size 2 to match size of target (1)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(691) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(691): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(718) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(718): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(896) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(896): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(930) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(930): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(964) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(964): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(1005) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1005): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(1040) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1040): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 StateMachine.v(1133) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1133): truncated value with size 3 to match size of target (2)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(1135) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1135): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 StateMachine.v(1157) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1157): truncated value with size 3 to match size of target (2)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(1159) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1159): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 StateMachine.v(1181) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1181): truncated value with size 3 to match size of target (2)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 StateMachine.v(1183) " "Warning (10230): Verilog HDL assignment warning at StateMachine.v(1183): truncated value with size 6 to match size of target (5)" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateMachine.v(683) " "Warning (10272): Verilog HDL Case Statement warning at StateMachine.v(683): case item expression covers a value already covered by a previous case item" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 683 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateMachine.v(1072) " "Warning (10272): Verilog HDL Case Statement warning at StateMachine.v(1072): case item expression covers a value already covered by a previous case item" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 1072 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst15 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst15\"" {  } { { "Schematic.bdf" "inst15" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -24 2312 2472 136 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:SrcB " "Info: Elaborating entity \"Mux4\" for hierarchy \"Mux4:SrcB\"" {  } { { "Schematic.bdf" "SrcB" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 24 2032 2216 152 "SrcB" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst1 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst1\"" {  } { { "Schematic.bdf" "inst1" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -8 1432 1656 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_5 Mux2_5:inst10 " "Info: Elaborating entity \"Mux2_5\" for hierarchy \"Mux2_5:inst10\"" {  } { { "Schematic.bdf" "inst10" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -88 1112 1272 8 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst9 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst9\"" {  } { { "Schematic.bdf" "inst9" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 72 656 856 200 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "Schematic.bdf" "Memoria" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 120 248 440 248 "Memoria" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } } { "Schematic.bdf" "" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 120 248 440 248 "Memoria" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5 Mux5:inst3 " "Info: Elaborating entity \"Mux5\" for hierarchy \"Mux5:inst3\"" {  } { { "Schematic.bdf" "inst3" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 8 -144 40 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux5.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Mux5.v(11): incomplete case statement has no default case item" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected Mux5.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Mux5.v(11): inferring latch(es) for variable \"selected\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[0\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[1\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[2\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[3\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[4\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[4\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[5\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[5\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[6\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[6\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[7\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[7\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[8\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[8\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[9\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[9\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[10\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[10\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[11\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[11\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[12\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[12\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[13\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[13\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[14\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[14\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[15\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[15\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[16\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[16\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[17\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[17\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[18\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[18\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[19\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[19\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[20\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[20\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[21\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[21\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[22\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[22\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[23\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[23\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[24\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[24\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[25\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[25\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[26\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[26\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[27\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[27\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[28\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[28\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[29\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[29\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[30\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[30\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[31\] Mux5.v(11) " "Info (10041): Inferred latch for \"selected\[31\]\" at Mux5.v(11)" {  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCConst PCConst:inst20 " "Info: Elaborating entity \"PCConst\" for hierarchy \"PCConst:inst20\"" {  } { { "Schematic.bdf" "inst20" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 56 -352 -216 152 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Store_Control Store_Control:inst4 " "Info: Elaborating entity \"Store_Control\" for hierarchy \"Store_Control:inst4\"" {  } { { "Schematic.bdf" "inst4" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 304 -32 168 400 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Store_Control.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Store_Control.v(11): incomplete case statement has no default case item" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toMemory Store_Control.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Store_Control.v(11): inferring latch(es) for variable \"toMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[0\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[0\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[1\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[1\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[2\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[2\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[3\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[3\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[4\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[4\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[5\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[5\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[6\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[6\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[7\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[7\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[8\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[8\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[9\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[9\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[10\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[10\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[11\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[11\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[12\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[12\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[13\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[13\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[14\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[14\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[15\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[15\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[16\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[16\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[17\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[17\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[18\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[18\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[19\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[19\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[20\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[20\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[21\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[21\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[22\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[22\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[23\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[23\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[24\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[24\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[25\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[25\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[26\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[26\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[27\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[27\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[28\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[28\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[29\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[29\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[30\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[30\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toMemory\[31\] Store_Control.v(11) " "Info (10041): Inferred latch for \"toMemory\[31\]\" at Store_Control.v(11)" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UExtend1632 UExtend1632:inst5 " "Info: Elaborating entity \"UExtend1632\" for hierarchy \"UExtend1632:inst5\"" {  } { { "Schematic.bdf" "inst5" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 304 376 520 400 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UExtend832 UExtend832:inst6 " "Info: Elaborating entity \"UExtend832\" for hierarchy \"UExtend832:inst6\"" {  } { { "Schematic.bdf" "inst6" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 416 376 512 512 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:inst2 " "Info: Elaborating entity \"Mux8\" for hierarchy \"Mux8:inst2\"" {  } { { "Schematic.bdf" "inst2" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 192 1232 1416 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:inst32 " "Info: Elaborating entity \"Mux2\" for hierarchy \"Mux2:inst32\"" {  } { { "Schematic.bdf" "inst32" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 680 2520 2616 856 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:inst28 " "Info: Elaborating entity \"Divisor\" for hierarchy \"Divisor:inst28\"" {  } { { "Schematic.bdf" "inst28" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 376 2712 2840 584 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Divisor.v(36) " "Warning (10230): Verilog HDL assignment warning at Divisor.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Divisor.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Divisor.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:inst29 " "Info: Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:inst29\"" {  } { { "Schematic.bdf" "inst29" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 376 2520 2648 592 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:inst34 " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:inst34\"" {  } { { "Schematic.bdf" "inst34" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 720 1312 1496 848 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSPLITER BSPLITER:inst16 " "Info: Elaborating entity \"BSPLITER\" for hierarchy \"BSPLITER:inst16\"" {  } { { "Schematic.bdf" "inst16" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 824 1976 2128 920 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstSpliter InstSpliter:inst21 " "Info: Elaborating entity \"InstSpliter\" for hierarchy \"InstSpliter:inst21\"" {  } { { "Schematic.bdf" "inst21" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 216 664 824 312 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompOutExtended CompOutExtended:inst30 " "Info: Elaborating entity \"CompOutExtended\" for hierarchy \"CompOutExtended:inst30\"" {  } { { "Schematic.bdf" "inst30" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -968 2928 3104 -872 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst24 " "Info: Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst24\"" {  } { { "Schematic.bdf" "inst24" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -864 3112 3208 -736 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_1 Mux3_1:inst23 " "Info: Elaborating entity \"Mux3_1\" for hierarchy \"Mux3_1:inst23\"" {  } { { "Schematic.bdf" "inst23" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -584 3112 3240 -432 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux3_1.v(9) " "Warning (10270): Verilog HDL Case Statement warning at Mux3_1.v(9): incomplete case statement has no default case item" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected Mux3_1.v(9) " "Warning (10240): Verilog HDL Always Construct warning at Mux3_1.v(9): inferring latch(es) for variable \"selected\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected Mux3_1.v(9) " "Info (10041): Inferred latch for \"selected\" at Mux3_1.v(9)" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5_5 Mux5_5:inst8 " "Info: Elaborating entity \"Mux5_5\" for hierarchy \"Mux5_5:inst8\"" {  } { { "Schematic.bdf" "inst8" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 24 1112 1288 184 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux5_5.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Mux5_5.v(11): incomplete case statement has no default case item" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected Mux5_5.v(11) " "Warning (10240): Verilog HDL Always Construct warning at Mux5_5.v(11): inferring latch(es) for variable \"selected\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] Mux5_5.v(11) " "Info (10041): Inferred latch for \"selected\[0\]\" at Mux5_5.v(11)" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] Mux5_5.v(11) " "Info (10041): Inferred latch for \"selected\[1\]\" at Mux5_5.v(11)" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] Mux5_5.v(11) " "Info (10041): Inferred latch for \"selected\[2\]\" at Mux5_5.v(11)" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] Mux5_5.v(11) " "Info (10041): Inferred latch for \"selected\[3\]\" at Mux5_5.v(11)" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[4\] Mux5_5.v(11) " "Info (10041): Inferred latch for \"selected\[4\]\" at Mux5_5.v(11)" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAConst ULAConst:inst17 " "Info: Elaborating entity \"ULAConst\" for hierarchy \"ULAConst:inst17\"" {  } { { "Schematic.bdf" "inst17" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 200 1824 1944 296 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend1632 Extend1632:inst18 " "Info: Elaborating entity \"Extend1632\" for hierarchy \"Extend1632:inst18\"" {  } { { "Schematic.bdf" "inst18" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 488 1360 1504 584 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_2 Shift_Left_2:inst19 " "Info: Elaborating entity \"Shift_Left_2\" for hierarchy \"Shift_Left_2:inst19\"" {  } { { "Schematic.bdf" "inst19" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { 488 1720 1864 584 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JPCINST JPCINST:inst13 " "Info: Elaborating entity \"JPCINST\" for hierarchy \"JPCINST:inst13\"" {  } { { "Schematic.bdf" "inst13" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -328 1952 2104 -232 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend2628_ShiftLeft2 Extend2628_ShiftLeft2:inst11 " "Info: Elaborating entity \"Extend2628_ShiftLeft2\" for hierarchy \"Extend2628_ShiftLeft2:inst11\"" {  } { { "Schematic.bdf" "inst11" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -312 1624 1768 -216 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JINSTS JINSTS:inst14 " "Info: Elaborating entity \"JINSTS\" for hierarchy \"JINSTS:inst14\"" {  } { { "Schematic.bdf" "inst14" { Schematic "C:/Users/dgmneto/Documents/Projetos/HW/Schematic.bdf" { { -312 1216 1376 -216 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[31\] " "Warning: Latch Mux3:SrcA\|selected\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[30\] " "Warning: Latch Mux3:SrcA\|selected\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[29\] " "Warning: Latch Mux3:SrcA\|selected\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[28\] " "Warning: Latch Mux3:SrcA\|selected\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[27\] " "Warning: Latch Mux3:SrcA\|selected\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[26\] " "Warning: Latch Mux3:SrcA\|selected\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[25\] " "Warning: Latch Mux3:SrcA\|selected\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[24\] " "Warning: Latch Mux3:SrcA\|selected\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[23\] " "Warning: Latch Mux3:SrcA\|selected\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[22\] " "Warning: Latch Mux3:SrcA\|selected\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[21\] " "Warning: Latch Mux3:SrcA\|selected\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[20\] " "Warning: Latch Mux3:SrcA\|selected\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[19\] " "Warning: Latch Mux3:SrcA\|selected\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[18\] " "Warning: Latch Mux3:SrcA\|selected\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[17\] " "Warning: Latch Mux3:SrcA\|selected\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[16\] " "Warning: Latch Mux3:SrcA\|selected\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[15\] " "Warning: Latch Mux3:SrcA\|selected\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[14\] " "Warning: Latch Mux3:SrcA\|selected\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[13\] " "Warning: Latch Mux3:SrcA\|selected\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[12\] " "Warning: Latch Mux3:SrcA\|selected\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[11\] " "Warning: Latch Mux3:SrcA\|selected\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[10\] " "Warning: Latch Mux3:SrcA\|selected\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[9\] " "Warning: Latch Mux3:SrcA\|selected\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[8\] " "Warning: Latch Mux3:SrcA\|selected\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[7\] " "Warning: Latch Mux3:SrcA\|selected\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[6\] " "Warning: Latch Mux3:SrcA\|selected\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[5\] " "Warning: Latch Mux3:SrcA\|selected\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[4\] " "Warning: Latch Mux3:SrcA\|selected\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[3\] " "Warning: Latch Mux3:SrcA\|selected\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[2\] " "Warning: Latch Mux3:SrcA\|selected\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[1\] " "Warning: Latch Mux3:SrcA\|selected\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:SrcA\|selected\[0\] " "Warning: Latch Mux3:SrcA\|selected\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|ALUSrcA\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[31\] " "Warning: Latch Mux3:inst7\|selected\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3_1:inst23\|selected " "Warning: Latch Mux3_1:inst23\|selected has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|FlagCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|FlagCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[30\] " "Warning: Latch Mux3:inst7\|selected\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[29\] " "Warning: Latch Mux3:inst7\|selected\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[28\] " "Warning: Latch Mux3:inst7\|selected\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[27\] " "Warning: Latch Mux3:inst7\|selected\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[26\] " "Warning: Latch Mux3:inst7\|selected\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[25\] " "Warning: Latch Mux3:inst7\|selected\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[24\] " "Warning: Latch Mux3:inst7\|selected\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[23\] " "Warning: Latch Mux3:inst7\|selected\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[22\] " "Warning: Latch Mux3:inst7\|selected\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[21\] " "Warning: Latch Mux3:inst7\|selected\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[20\] " "Warning: Latch Mux3:inst7\|selected\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[19\] " "Warning: Latch Mux3:inst7\|selected\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[18\] " "Warning: Latch Mux3:inst7\|selected\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[17\] " "Warning: Latch Mux3:inst7\|selected\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[16\] " "Warning: Latch Mux3:inst7\|selected\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[15\] " "Warning: Latch Mux3:inst7\|selected\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[14\] " "Warning: Latch Mux3:inst7\|selected\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[13\] " "Warning: Latch Mux3:inst7\|selected\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[12\] " "Warning: Latch Mux3:inst7\|selected\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[11\] " "Warning: Latch Mux3:inst7\|selected\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[10\] " "Warning: Latch Mux3:inst7\|selected\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[9\] " "Warning: Latch Mux3:inst7\|selected\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux3:inst7\|selected\[8\] " "Warning: Latch Mux3:inst7\|selected\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|MDRCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5_5:inst8\|selected\[0\] " "Warning: Latch Mux5_5:inst8\|selected\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|RegDst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|RegDst\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5_5:inst8\|selected\[4\] " "Warning: Latch Mux5_5:inst8\|selected\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|RegDst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|RegDst\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5_5:inst8\|selected\[3\] " "Warning: Latch Mux5_5:inst8\|selected\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|RegDst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|RegDst\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5_5:inst8\|selected\[2\] " "Warning: Latch Mux5_5:inst8\|selected\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|RegDst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|RegDst\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5_5:inst8\|selected\[1\] " "Warning: Latch Mux5_5:inst8\|selected\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|RegDst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|RegDst\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[15\] " "Warning: Latch Store_Control:inst4\|toMemory\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[0\] " "Warning: Latch Mux5:inst3\|selected\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[1\] " "Warning: Latch Mux5:inst3\|selected\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[2\] " "Warning: Latch Mux5:inst3\|selected\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[3\] " "Warning: Latch Mux5:inst3\|selected\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[4\] " "Warning: Latch Mux5:inst3\|selected\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[5\] " "Warning: Latch Mux5:inst3\|selected\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[6\] " "Warning: Latch Mux5:inst3\|selected\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux5:inst3\|selected\[7\] " "Warning: Latch Mux5:inst3\|selected\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|IorD\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|IorD\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[14\] " "Warning: Latch Store_Control:inst4\|toMemory\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[13\] " "Warning: Latch Store_Control:inst4\|toMemory\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[12\] " "Warning: Latch Store_Control:inst4\|toMemory\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[11\] " "Warning: Latch Store_Control:inst4\|toMemory\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[10\] " "Warning: Latch Store_Control:inst4\|toMemory\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[9\] " "Warning: Latch Store_Control:inst4\|toMemory\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[8\] " "Warning: Latch Store_Control:inst4\|toMemory\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[1\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[19\] " "Warning: Latch Store_Control:inst4\|toMemory\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[20\] " "Warning: Latch Store_Control:inst4\|toMemory\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[17\] " "Warning: Latch Store_Control:inst4\|toMemory\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[18\] " "Warning: Latch Store_Control:inst4\|toMemory\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[16\] " "Warning: Latch Store_Control:inst4\|toMemory\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[31\] " "Warning: Latch Store_Control:inst4\|toMemory\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[24\] " "Warning: Latch Store_Control:inst4\|toMemory\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[25\] " "Warning: Latch Store_Control:inst4\|toMemory\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[22\] " "Warning: Latch Store_Control:inst4\|toMemory\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[23\] " "Warning: Latch Store_Control:inst4\|toMemory\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[21\] " "Warning: Latch Store_Control:inst4\|toMemory\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[30\] " "Warning: Latch Store_Control:inst4\|toMemory\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[29\] " "Warning: Latch Store_Control:inst4\|toMemory\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[28\] " "Warning: Latch Store_Control:inst4\|toMemory\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[27\] " "Warning: Latch Store_Control:inst4\|toMemory\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store_Control:inst4\|toMemory\[26\] " "Warning: Latch Store_Control:inst4\|toMemory\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|StrCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|StrCtrl\[0\]" {  } { { "StateMachine.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/StateMachine.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 38 " "Info: 38 registers lost all their fanouts during netlist optimizations. The first 38 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|HILOCtrl " "Info: Register \"StateMachine:inst\|HILOCtrl\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|DivMulCtrl " "Info: Register \"StateMachine:inst\|DivMulCtrl\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|DivCtrl\[0\] " "Info: Register \"StateMachine:inst\|DivCtrl\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|DivCtrl\[1\] " "Info: Register \"StateMachine:inst\|DivCtrl\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|MulCtrl\[0\] " "Info: Register \"StateMachine:inst\|MulCtrl\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|MulCtrl\[1\] " "Info: Register \"StateMachine:inst\|MulCtrl\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~104 " "Info: Register \"StateMachine:inst\|state~104\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~105 " "Info: Register \"StateMachine:inst\|state~105\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~106 " "Info: Register \"StateMachine:inst\|state~106\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~107 " "Info: Register \"StateMachine:inst\|state~107\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~108 " "Info: Register \"StateMachine:inst\|state~108\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~109 " "Info: Register \"StateMachine:inst\|state~109\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~110 " "Info: Register \"StateMachine:inst\|state~110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~111 " "Info: Register \"StateMachine:inst\|state~111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~112 " "Info: Register \"StateMachine:inst\|state~112\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~113 " "Info: Register \"StateMachine:inst\|state~113\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~114 " "Info: Register \"StateMachine:inst\|state~114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~115 " "Info: Register \"StateMachine:inst\|state~115\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~116 " "Info: Register \"StateMachine:inst\|state~116\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~117 " "Info: Register \"StateMachine:inst\|state~117\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~118 " "Info: Register \"StateMachine:inst\|state~118\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~119 " "Info: Register \"StateMachine:inst\|state~119\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~120 " "Info: Register \"StateMachine:inst\|state~120\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~121 " "Info: Register \"StateMachine:inst\|state~121\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~122 " "Info: Register \"StateMachine:inst\|state~122\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~123 " "Info: Register \"StateMachine:inst\|state~123\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~124 " "Info: Register \"StateMachine:inst\|state~124\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~125 " "Info: Register \"StateMachine:inst\|state~125\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~126 " "Info: Register \"StateMachine:inst\|state~126\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~127 " "Info: Register \"StateMachine:inst\|state~127\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~128 " "Info: Register \"StateMachine:inst\|state~128\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~129 " "Info: Register \"StateMachine:inst\|state~129\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~130 " "Info: Register \"StateMachine:inst\|state~130\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~131 " "Info: Register \"StateMachine:inst\|state~131\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~132 " "Info: Register \"StateMachine:inst\|state~132\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~133 " "Info: Register \"StateMachine:inst\|state~133\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~134 " "Info: Register \"StateMachine:inst\|state~134\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "StateMachine:inst\|state~135 " "Info: Register \"StateMachine:inst\|state~135\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "HWProject " "Warning: Ignored assignments for entity \"HWProject\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity HWProject -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UExtend_ShiftLeft16 " "Warning: Ignored assignments for entity \"UExtend_ShiftLeft16\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity UExtend_ShiftLeft16 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity UExtend_ShiftLeft16 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity UExtend_ShiftLeft16 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity UExtend_ShiftLeft16 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4294 " "Info: Implemented 4294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4197 " "Info: Implemented 4197 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 18:44:40 2016 " "Info: Processing ended: Sat May 21 18:44:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
