#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov  7 21:51:00 2022
# Process ID: 1720
# Current directory: C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17628 C:\Users\006497838\Desktop\pipelined Processor\Pipeline\IF_class_discussion\IF_class_discussion.xpr
# Log file: C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/vivado.log
# Journal file: C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion\vivado.jou
# Running On: CNS-JB311-67839, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 33973 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.383 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/riscvtest.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'PCPlus4F' might have multiple concurrent drivers [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_behav -key {Behavioral:sim_1:Functional:pipeline} -tclbatch {pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 PCF	 PCD	 InstrF	 InstrD	 PCPlus4D
0	 0	 0	 00500113	 00000000	 00000000
10	 4	 0	 00c00193	 00500113	 00000004
20	 8	 4	 ff718393	 00c00193	 00000008
30	 12	 8	 0023e233	 ff718393	 0000000c
40	 16	 12	 0041f2b3	 0023e233	 00000010
50	 20	 16	 004282b3	 0041f2b3	 00000014
60	 24	 20	 02728863	 004282b3	 00000018
70	 28	 24	 0041a233	 02728863	 0000001c
80	 32	 28	 00020463	 0041a233	 00000020
90	 36	 32	 00000293	 00020463	 00000024
$finish called at time : 100 ns : File "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1572.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/riscvtest.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_behav -key {Behavioral:sim_1:Functional:pipeline} -tclbatch {pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 PCF	 PCD	 InstrF	 InstrD	 PCPlus4D
0	 0	 0	 00500113	 00000000	 00000000
10	 4	 0	 00c00193	 00500113	 00000004
20	 8	 4	 ff718393	 00c00193	 00000008
30	 12	 8	 0023e233	 ff718393	 0000000c
40	 16	 12	 0041f2b3	 0023e233	 00000010
50	 20	 16	 004282b3	 0041f2b3	 00000014
60	 24	 20	 02728863	 004282b3	 00000018
70	 28	 24	 0041a233	 02728863	 0000001c
80	 32	 28	 00020463	 0041a233	 00000020
90	 36	 32	 00000293	 00020463	 00000024
$finish called at time : 100 ns : File "C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.383 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: pipeline
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.488 ; gain = 312.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:2]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv:2]
INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF	 InstrD	 PCPlus4D [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv:33]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'riscvtest.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ifetch' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv:2]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-3848] Net RAM in module/entity imem does not have driver. [C:/Users/006497838/Desktop/pipelined Processor/Pipeline/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv:4]
WARNING: [Synth 8-7129] Port a[31] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.328 ; gain = 418.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.156 ; gain = 420.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.156 ; gain = 420.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1993.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2055.328 ; gain = 482.945
18 Infos, 92 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2055.328 ; gain = 482.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 21:57:15 2022...
