#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed May 29 13:00:50 2024
# Process ID: 415714
# Current directory: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog
# Command line: xsim -source {xsim.dir/userdma/xsim_script.tcl}
# Log file: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/userdma/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8377.836 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17150
# xsim {userdma} -view {{userdma_dataflow_ana.wcfg}} -tclbatch {userdma.tcl} -protoinst {userdma.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file userdma.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma//AESL_inst_userdma_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/getinstream_U0/getinstream_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93/grp_getinstream_Pipeline_VITIS_LOOP_72_1_fu_93_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/paralleltostreamwithburst_U0/paralleltostreamwithburst_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/sendoutstream_U0/sendoutstream_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_userdma_top/AESL_inst_userdma/streamtoparallelwithburst_U0/streamtoparallelwithburst_U0_activity
Time resolution is 1 ps
open_wave_config userdma_dataflow_ana.wcfg
source userdma.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group [add_wave_group kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/interrupt -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BRESP -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RRESP -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RDATA -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARADDR -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WSTRB -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WDATA -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWADDR -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TUSER -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TSTRB -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TKEEP -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TDATA -into $return_group -radix hex
## set s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $coutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $s2mbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $s2mbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $s2mbuf_group]
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TUSER -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TSTRB -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TKEEP -into $return_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TDATA -into $return_group -radix hex
## set m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $cinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $m2sbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $m2sbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $m2sbuf_group]
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_done -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_idle -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_ready -into $blocksiggroup
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_userdma_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_kernel_mode -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_buf_sts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2s_buf_sts -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2mbuf -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_m2sbuf -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_s2m_err -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_userdma_top/LENGTH_gmem1 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group [add_wave_group kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_userdma_top/control_INTERRUPT -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_BRESP -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_BREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_BVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_RRESP -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_RDATA -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_RREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_RVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_ARADDR -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_WSTRB -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_WDATA -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## add_wave /apatb_userdma_top/control_WREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_WVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/control_AWADDR -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_userdma_top/outStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/outStreamTop_TDATA -into $tb_return_group -radix hex
## set tb_s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $tbcoutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_s2mbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_s2mbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_s2mbuf_group]
## add_wave /apatb_userdma_top/gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_userdma_top/inStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_userdma_top/inStreamTop_TDATA -into $tb_return_group -radix hex
## set tb_m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $tbcinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_m2sbuf_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_m2sbuf_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_m2sbuf_group]
## add_wave /apatb_userdma_top/gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_userdma_top/gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_userdma_top/gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## save_wave_config userdma.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "62725000"
// RTL Simulation : 2 / 2 [n/a] @ "95635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 95695 ns : File "/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/userdma.autotb.v" Line 749
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8377.836 ; gain = 0.000 ; free physical = 927 ; free virtual = 17014
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 8377.836 ; gain = 0.000 ; free physical = 927 ; free virtual = 17014
current_wave_config {userdma.wcfg}
userdma.wcfg
add_wave {{/apatb_userdma_top/AESL_inst_userdma/s2m_buf_sts}} 
current_wave_config {userdma.wcfg}
userdma.wcfg
add_wave {{/apatb_userdma_top/AESL_inst_userdma/m2s_buf_sts}} 
