//
// File created by:  ncverilog
// Do not modify this file
//
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/testbench.sv
/proj/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v
/proj/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/sram.sv
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds0/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds1/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds2/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds3/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds4/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds5/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds6/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds7/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds8/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds9/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds10/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds11/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds12/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds13/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds14/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds15/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds16/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds17/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds18/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds19/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds20/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds21/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds22/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds23/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds24/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds25/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds26/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds27/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds28/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds29/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds30/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds31/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds32/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds33/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds34/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds35/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds36/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds37/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds38/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds39/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds40/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds41/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds42/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds43/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds44/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds45/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds46/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds47/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds48/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds49/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds50/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds51/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/ihnl/cds52/netlist
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/hdlFilesDir/cds_globals.v
