Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 10 16:01:22 2023
| Host         : Bestia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ControlUnit_timing_summary_routed.rpt -pb ControlUnit_timing_summary_routed.pb -rpx ControlUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : ControlUnit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    86          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: MouseClock (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Decode_Message/NewData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.188        0.000                      0                  216        0.156        0.000                      0                  216        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.188        0.000                      0                  214        0.156        0.000                      0                  214        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.617        0.000                      0                    2        5.536        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.642ns (27.713%)  route 1.675ns (72.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.877     7.400    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     9.789    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.426     9.588    Display_Number/Binary_To_BCD/I_reg[29]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.642ns (27.713%)  route 1.675ns (72.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.877     7.400    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     9.789    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.426     9.588    Display_Number/Binary_To_BCD/I_reg[30]
  -------------------------------------------------------------------
                         required time                          9.588    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.637ns (28.301%)  route 1.614ns (71.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.775     6.376    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.119     6.495 r  Display_Number/Binary_To_BCD/I[30]_i_2/O
                         net (fo=31, routed)          0.839     7.334    Display_Number/Binary_To_BCD/I0
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     9.789    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.410     9.604    Display_Number/Binary_To_BCD/I_reg[29]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[30]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.637ns (28.301%)  route 1.614ns (71.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.775     6.376    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.119     6.495 r  Display_Number/Binary_To_BCD/I[30]_i_2/O
                         net (fo=31, routed)          0.839     7.334    Display_Number/Binary_To_BCD/I0
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448     9.789    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.410     9.604    Display_Number/Binary_To_BCD/I_reg[30]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.477%)  route 1.536ns (70.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.261    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[25]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.477%)  route 1.536ns (70.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.261    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[26]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.477%)  route 1.536ns (70.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.261    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[27]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.477%)  route 1.536ns (70.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.261    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[28]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.642ns (29.524%)  route 1.533ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.735     7.258    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[21]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.642ns (29.524%)  route 1.533ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.798     6.399    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.523 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.735     7.258    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[22]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.890%)  route 0.103ns (35.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[26]/Q
                         net (fo=5, routed)           0.103     6.694    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[26]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.045     6.739 r  Display_Number/Binary_To_BCD/vBuff[27]_i_2/O
                         net (fo=1, routed)           0.000     6.739    Display_Number/Binary_To_BCD/vBuff[27]
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.125     6.583    Display_Number/Binary_To_BCD/vBuff_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.739    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.303ns  (logic 0.191ns (62.965%)  route 0.112ns (37.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     6.591 f  Display_Number/Binary_To_BCD/vBuff_reg[26]/Q
                         net (fo=5, routed)           0.112     6.703    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[26]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.045     6.748 r  Display_Number/Binary_To_BCD/vBuff[25]_i_1/O
                         net (fo=1, routed)           0.000     6.748    Display_Number/Binary_To_BCD/vBuff[25]
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.125     6.583    Display_Number/Binary_To_BCD/vBuff_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.207ns  (logic 0.133ns (64.391%)  route 0.074ns (35.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.133     6.578 r  Display_Number/Binary_To_BCD/vBuff_reg[30]/Q
                         net (fo=4, routed)           0.074     6.652    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[30]
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.023     6.481    Display_Number/Binary_To_BCD/BCD_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.481    
                         arrival time                           6.652    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.118%)  route 0.122ns (38.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[20]/Q
                         net (fo=6, routed)           0.122     6.713    Display_Number/Binary_To_BCD/p_0_in[0]
    SLICE_X30Y40         LUT6 (Prop_lut6_I2_O)        0.045     6.758 r  Display_Number/Binary_To_BCD/vBuff[22]_i_1/O
                         net (fo=1, routed)           0.000     6.758    Display_Number/Binary_To_BCD/vBuff[22]
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.124     6.582    Display_Number/Binary_To_BCD/vBuff_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.317ns  (logic 0.191ns (60.346%)  route 0.126ns (39.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[20]/Q
                         net (fo=6, routed)           0.126     6.717    Display_Number/Binary_To_BCD/p_0_in[0]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.045     6.762 r  Display_Number/Binary_To_BCD/vBuff[23]_i_1/O
                         net (fo=1, routed)           0.000     6.762    Display_Number/Binary_To_BCD/vBuff[23]
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.125     6.583    Display_Number/Binary_To_BCD/vBuff_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Decode_Message/Generate_Clk.Idle_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Decode_Message/NewData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    Decode_Message/Clock_IBUF_BUFG
    SLICE_X37Y46         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  Decode_Message/Generate_Clk.Idle_reg/Q
                         net (fo=1, routed)           0.097     1.684    Decode_Message/Idle
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.729 r  Decode_Message/NewData_i_1/O
                         net (fo=1, routed)           0.000     1.729    Decode_Message/NewData_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    Decode_Message/Clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    Decode_Message/NewData_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.212ns (69.157%)  route 0.095ns (30.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  Display_Number/Binary_To_BCD/vBuff_reg[23]/Q
                         net (fo=6, routed)           0.095     6.707    Display_Number/Binary_To_BCD/p_0_in[3]
    SLICE_X31Y40         LUT5 (Prop_lut5_I0_O)        0.045     6.752 r  Display_Number/Binary_To_BCD/vBuff[24]_i_1/O
                         net (fo=1, routed)           0.000     6.752    Display_Number/Binary_To_BCD/vBuff[24]
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.458    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.099     6.557    Display_Number/Binary_To_BCD/vBuff_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.752    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.146ns (48.431%)  route 0.155ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[24]/Q
                         net (fo=6, routed)           0.155     6.747    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[24]
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.079     6.540    Display_Number/Binary_To_BCD/BCD_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.056%)  route 0.183ns (48.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     6.446    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.146     6.592 r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/Q
                         net (fo=40, routed)          0.183     6.775    Display_Number/Binary_To_BCD/Q[0]
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.045     6.820 r  Display_Number/Binary_To_BCD/vBuff[1]_i_1/O
                         net (fo=1, routed)           0.000     6.820    Display_Number/Binary_To_BCD/vBuff[1]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.481    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.125     6.606    Display_Number/Binary_To_BCD/vBuff_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.167ns (53.637%)  route 0.144ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  Display_Number/Binary_To_BCD/vBuff_reg[22]/Q
                         net (fo=5, routed)           0.144     6.756    Display_Number/Binary_To_BCD/p_0_in[2]
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.078     6.539    Display_Number/Binary_To_BCD/BCD_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.539    
                         arrival time                           6.756    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Decode_Message/Generate_Clk.Idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Decode_Message/NewData_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Decode_Message/Generate_Clk.Idle_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Decode_Message/Generate_Clk.Idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Decode_Message/NewData_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Decode_Message/NewData_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Decode_Message/Generate_Clk.Idle_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Decode_Message/Generate_Clk.Idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Decode_Message/NewData_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Decode_Message/NewData_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.518ns (27.110%)  route 1.393ns (72.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.393     6.994    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y43         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402     9.611    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.518ns (37.963%)  route 0.846ns (62.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.846     6.448    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.402     9.610    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  3.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (arrival time - required time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.329%)  route 0.359ns (68.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 11.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561    11.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    11.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.359    11.968    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.481    
                         clock uncertainty            0.035     6.516    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.085     6.431    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.431    
                         arrival time                          11.968    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.738ns  (arrival time - required time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.727ns  (logic 0.164ns (22.566%)  route 0.563ns (77.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 11.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561    11.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    11.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.563    12.171    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y43         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     6.960    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.482    
                         clock uncertainty            0.035     6.517    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.085     6.432    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.432    
                         arrival time                          12.171    
  -------------------------------------------------------------------
                         slack                                  5.738    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 2.837ns (24.732%)  route 8.634ns (75.268%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          5.527    10.828    Count/internal_count11_out
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.643    11.471 r  Count/internal_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.471    Count/internal_count_reg[28]_i_1_n_4
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.380ns  (logic 2.935ns (25.791%)  route 8.445ns (74.209%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          5.337    10.639    Count/internal_count11_out
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    11.380 r  Count/internal_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.380    Count/internal_count_reg[28]_i_1_n_5
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 3.117ns (27.872%)  route 8.066ns (72.128%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.959    10.260    Count/internal_count11_out
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    10.849 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.183 r  Count/internal_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.183    Count/internal_count_reg[28]_i_1_n_6
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.072ns  (logic 3.006ns (27.149%)  route 8.066ns (72.851%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.959    10.260    Count/internal_count11_out
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    10.849 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.072 r  Count/internal_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.072    Count/internal_count_reg[28]_i_1_n_7
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.714ns  (logic 2.837ns (26.480%)  route 7.877ns (73.520%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.770    10.071    Count/internal_count11_out
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.643    10.714 r  Count/internal_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.714    Count/internal_count_reg[24]_i_1_n_4
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 2.935ns (27.630%)  route 7.688ns (72.370%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.580     9.882    Count/internal_count11_out
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    10.623 r  Count/internal_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.623    Count/internal_count_reg[24]_i_1_n_5
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 3.117ns (29.896%)  route 7.309ns (70.104%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.202     9.503    Count/internal_count11_out
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    10.092 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.426 r  Count/internal_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.426    Count/internal_count_reg[24]_i_1_n_6
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 3.006ns (29.142%)  route 7.309ns (70.858%))
  Logic Levels:           9  (CARRY4=6 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.202     9.503    Count/internal_count11_out
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    10.092 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.315 r  Count/internal_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.315    Count/internal_count_reg[24]_i_1_n_7
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 2.837ns (28.493%)  route 7.120ns (71.507%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          4.013     9.314    Count/internal_count11_out
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.643     9.957 r  Count/internal_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.957    Count/internal_count_reg[20]_i_1_n_4
    SLICE_X31Y47         FDCE                                         r  Count/internal_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 2.935ns (29.750%)  route 6.931ns (70.250%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.956     1.415    Count/internal_count_reg[15]_0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.153     1.568 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.485     2.054    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     2.841 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.841    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.955 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.955    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.069 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.069    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.297 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.666     4.962    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.339     5.301 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          3.823     9.125    Count/internal_count11_out
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741     9.866 r  Count/internal_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.866    Count/internal_count_reg[20]_i_1_n_5
    SLICE_X31Y47         FDCE                                         r  Count/internal_count_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.146ns (55.781%)  route 0.116ns (44.219%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[26]/C
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[26]/Q
                         net (fo=2, routed)           0.116     0.262    Decode_Message/MouseReg_reg_n_0_[26]
    SLICE_X30Y48         FDCE                                         r  Decode_Message/MouseReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.146ns (53.097%)  route 0.129ns (46.903%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[23]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[23]/Q
                         net (fo=2, routed)           0.129     0.275    Decode_Message/MouseReg_reg_n_0_[23]
    SLICE_X28Y48         FDCE                                         r  Decode_Message/MouseReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.146ns (52.679%)  route 0.131ns (47.321%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[36]/C
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[36]/Q
                         net (fo=2, routed)           0.131     0.277    Decode_Message/p_4_in
    SLICE_X33Y46         FDCE                                         r  Decode_Message/MouseReg_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.297%)  route 0.133ns (47.703%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[40]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[40]/Q
                         net (fo=3, routed)           0.133     0.279    Decode_Message/ParseMouseData_RightClick
    SLICE_X35Y46         FDCE                                         r  Decode_Message/MouseReg_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.167ns (59.401%)  route 0.114ns (40.599%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[31]/C
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  Decode_Message/MouseReg_reg[31]/Q
                         net (fo=2, routed)           0.114     0.281    Decode_Message/MouseReg_reg_n_0_[31]
    SLICE_X32Y45         FDCE                                         r  Decode_Message/MouseReg_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.151ns (53.595%)  route 0.131ns (46.405%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[18]/C
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  Decode_Message/MouseReg_reg[18]/Q
                         net (fo=2, routed)           0.131     0.282    Decode_Message/MouseReg_reg_n_0_[18]
    SLICE_X30Y49         FDCE                                         r  Decode_Message/MouseReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.167ns (58.741%)  route 0.117ns (41.259%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[0]/C
    SLICE_X30Y47         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  Decode_Message/MouseReg_reg[0]/Q
                         net (fo=2, routed)           0.117     0.284    Decode_Message/MouseReg_reg_n_0_[0]
    SLICE_X32Y46         FDCE                                         r  Decode_Message/MouseReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.151ns (53.072%)  route 0.134ns (46.928%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[27]/C
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  Decode_Message/MouseReg_reg[27]/Q
                         net (fo=2, routed)           0.134     0.285    Decode_Message/MouseReg_reg_n_0_[27]
    SLICE_X30Y48         FDCE                                         r  Decode_Message/MouseReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[17]/C
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  Decode_Message/MouseReg_reg[17]/Q
                         net (fo=2, routed)           0.123     0.290    Decode_Message/MouseReg_reg_n_0_[17]
    SLICE_X30Y49         FDCE                                         r  Decode_Message/MouseReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.146ns (49.992%)  route 0.146ns (50.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[2]/C
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[2]/Q
                         net (fo=2, routed)           0.146     0.292    Decode_Message/MouseReg_reg_n_0_[2]
    SLICE_X33Y46         FDCE                                         r  Decode_Message/MouseReg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 4.604ns (45.009%)  route 5.626ns (54.991%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 r  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.366    13.297    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.152    13.449 r  Display_Number/Binary_To_BCD/Segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.132    16.581    Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    20.314 r  Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.314    Segments[0]
    U7                                                                r  Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.608ns (45.375%)  route 5.548ns (54.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.358    13.289    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.152    13.441 r  Display_Number/Binary_To_BCD/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.061    16.503    Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    20.240 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.240    Segments[5]
    W6                                                                r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.347ns (43.284%)  route 5.696ns (56.716%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.366    13.297    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.421 r  Display_Number/Binary_To_BCD/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.203    16.624    Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    20.128 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.128    Segments[1]
    V5                                                                r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 4.363ns (44.065%)  route 5.538ns (55.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.358    13.289    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    13.413 r  Display_Number/Binary_To_BCD/Segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.052    16.465    Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.985 r  Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.985    Segments[2]
    U5                                                                r  Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.610ns (48.297%)  route 4.935ns (51.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.928    12.859    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.153    13.012 r  Display_Number/Binary_To_BCD/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.880    15.892    Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    19.630 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.630    Segments[4]
    U8                                                                r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 4.354ns (45.623%)  route 5.189ns (54.377%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.148    13.080    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.204 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.913    16.116    Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.627 r  Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.627    Segments[6]
    W7                                                                r  Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.379ns (46.213%)  route 5.096ns (53.787%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.422    10.506 f  Display_Number/Binary_To_BCD/BCD_reg[7]/Q
                         net (fo=1, routed)           1.128    11.634    Display_Number/Binary_To_BCD/p_1_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.931 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.928    12.859    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.983 r  Display_Number/Binary_To_BCD/Segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.041    16.023    Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.559 r  Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.559    Segments[3]
    V8                                                                r  Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 4.371ns (52.439%)  route 3.964ns (47.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           1.213     6.814    Display_Number/NextAnode__0[1]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.960 r  Display_Number/Anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.751     9.712    Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.418 r  Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.418    Anodes[0]
    U2                                                                r  Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.141ns (51.035%)  route 3.973ns (48.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           1.213     6.814    Display_Number/NextAnode__0[1]
    SLICE_X38Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.938 r  Display_Number/Anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.760     9.698    Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.197 r  Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.197    Anodes[1]
    U4                                                                r  Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 4.404ns (54.825%)  route 3.629ns (45.175%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.018     6.619    Display_Number/NextAnode[0]
    SLICE_X38Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.771 r  Display_Number/Anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.611     9.382    Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.117 r  Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.117    Anodes[3]
    W4                                                                r  Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.495ns (58.826%)  route 1.047ns (41.174%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.298     1.907    Display_Number/NextAnode__0[1]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.047     1.954 r  Display_Number/Anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.702    Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.986 r  Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.986    Anodes[3]
    W4                                                                r  Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.409ns (54.510%)  route 1.176ns (45.490%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.301     1.909    Display_Number/NextAnode[0]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  Display_Number/Anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.829    Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.030 r  Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.030    Anodes[1]
    U4                                                                r  Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.433ns (54.880%)  route 1.178ns (45.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.298     1.907    Display_Number/NextAnode__0[1]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  Display_Number/Anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.831    Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.055 r  Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    Anodes[2]
    V4                                                                r  Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.480ns (55.654%)  route 1.179ns (44.346%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.301     1.909    Display_Number/NextAnode[0]
    SLICE_X38Y36         LUT2 (Prop_lut2_I1_O)        0.046     1.955 r  Display_Number/Anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.878     2.833    Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.103 r  Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.103    Anodes[0]
    U2                                                                r  Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.466ns (50.415%)  route 1.442ns (49.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.165     1.773    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.100    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.145 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.995     3.140    Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.352 r  Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.352    Segments[6]
    W7                                                                r  Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.490ns (49.273%)  route 1.534ns (50.727%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.168     1.776    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.821 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.354     2.175    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.045     2.220 r  Display_Number/Binary_To_BCD/Segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.013     3.233    Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.469 r  Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.469    Segments[3]
    V8                                                                r  Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.555ns (51.227%)  route 1.481ns (48.773%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.168     1.776    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.821 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.354     2.175    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.220 r  Display_Number/Binary_To_BCD/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.959     3.179    Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.301     4.480 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.480    Segments[4]
    U8                                                                r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.044ns  (logic 1.475ns (48.449%)  route 1.569ns (51.551%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.165     1.773    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.360     2.178    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.223 r  Display_Number/Binary_To_BCD/Segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.045     3.267    Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.488 r  Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.488    Segments[2]
    U5                                                                r  Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.460ns (47.461%)  route 1.616ns (52.539%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.165     1.773    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.818 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.369     2.187    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.045     2.232 r  Display_Number/Binary_To_BCD/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.082     3.314    Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.519 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.519    Segments[1]
    V5                                                                r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.551ns (50.101%)  route 1.545ns (49.899%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.165     1.773    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.360     2.178    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.223 r  Display_Number/Binary_To_BCD/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.020     3.243    Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.540 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.540    Segments[5]
    W6                                                                r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Decode_Message/NewData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.498ns  (logic 1.577ns (28.680%)  route 3.921ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Reset_IBUF_inst/O
                         net (fo=87, routed)          3.921     5.374    Decode_Message/Reset_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     5.498 r  Decode_Message/NewData_i_1/O
                         net (fo=1, routed)           0.000     5.498    Decode_Message/NewData_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     4.786    Decode_Message/Clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Decode_Message/Generate_Clk.Idle_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.453ns (27.322%)  route 3.865ns (72.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  Reset_IBUF_inst/O
                         net (fo=87, routed)          3.865     5.317    Decode_Message/Reset_IBUF
    SLICE_X37Y46         FDPE                                         f  Decode_Message/Generate_Clk.Idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     4.786    Decode_Message/Clock_IBUF_BUFG
    SLICE_X37Y46         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/C

Slack:                    inf
  Source:                 Count/internal_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.611ns (34.446%)  route 1.163ns (65.554%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[5]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[5]/Q
                         net (fo=5, routed)           1.163     1.622    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[4]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.152     1.774 r  Display_Number/Binary_To_BCD/vBuff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Display_Number/Binary_To_BCD/vBuff[5]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.599ns  (logic 0.583ns (36.451%)  route 1.016ns (63.549%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[6]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[6]/Q
                         net (fo=5, routed)           1.016     1.475    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[5]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     1.599 r  Display_Number/Binary_To_BCD/vBuff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.599    Display_Number/Binary_To_BCD/vBuff[6]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.582ns  (logic 0.583ns (36.858%)  route 0.999ns (63.142%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[12]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[12]/Q
                         net (fo=5, routed)           0.999     1.458    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[11]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.582 r  Display_Number/Binary_To_BCD/vBuff[12]_i_1/O
                         net (fo=1, routed)           0.000     1.582    Display_Number/Binary_To_BCD/vBuff[12]
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     9.785    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.611ns (42.177%)  route 0.838ns (57.823%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[15]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[15]/Q
                         net (fo=5, routed)           0.838     1.297    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[14]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.152     1.449 r  Display_Number/Binary_To_BCD/vBuff[15]_i_2/O
                         net (fo=1, routed)           0.000     1.449    Display_Number/Binary_To_BCD/vBuff[15]
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     9.785    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.605ns (42.051%)  route 0.834ns (57.949%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[13]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[13]/Q
                         net (fo=6, routed)           0.834     1.293    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[12]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.146     1.439 r  Display_Number/Binary_To_BCD/vBuff[13]_i_1/O
                         net (fo=1, routed)           0.000     1.439    Display_Number/Binary_To_BCD/vBuff[13]
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     9.785    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.611ns (42.961%)  route 0.811ns (57.039%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[3]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[3]/Q
                         net (fo=6, routed)           0.811     1.270    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[2]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.152     1.422 r  Display_Number/Binary_To_BCD/vBuff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.422    Display_Number/Binary_To_BCD/vBuff[3]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.583ns (43.761%)  route 0.749ns (56.239%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[14]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[14]/Q
                         net (fo=5, routed)           0.749     1.208    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[13]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.332 r  Display_Number/Binary_To_BCD/vBuff[14]_i_1/O
                         net (fo=1, routed)           0.000     1.332    Display_Number/Binary_To_BCD/vBuff[14]
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     9.785    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.583ns (44.028%)  route 0.741ns (55.972%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[2]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.741     1.200    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[1]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     1.324 r  Display_Number/Binary_To_BCD/vBuff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.324    Display_Number/Binary_To_BCD/vBuff[2]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.479%)  route 0.166ns (46.521%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.166     0.312    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[0]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.357 r  Display_Number/Binary_To_BCD/vBuff[1]_i_1/O
                         net (fo=1, routed)           0.000     0.357    Display_Number/Binary_To_BCD/vBuff[1]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.195ns (53.981%)  route 0.166ns (46.019%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[9]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[9]/Q
                         net (fo=6, routed)           0.166     0.312    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[8]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.049     0.361 r  Display_Number/Binary_To_BCD/vBuff[9]_i_1/O
                         net (fo=1, routed)           0.000     0.361    Display_Number/Binary_To_BCD/vBuff[9]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Decode_Message/Trigger_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Message/Generate_Clk.Idle_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.447%)  route 0.170ns (44.553%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  Decode_Message/Trigger_reg/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  Decode_Message/Trigger_reg/Q
                         net (fo=3, routed)           0.170     0.337    Decode_Message/Trigger
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  Decode_Message/Generate_Clk.Idle_i_1/O
                         net (fo=1, routed)           0.000     0.382    Decode_Message/Generate_Clk.Idle_i_1_n_0
    SLICE_X37Y46         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    Decode_Message/Clock_IBUF_BUFG
    SLICE_X37Y46         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/C

Slack:                    inf
  Source:                 Decode_Message/Trigger_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Message/NewData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.397%)  route 0.178ns (45.604%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  Decode_Message/Trigger_reg/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  Decode_Message/Trigger_reg/Q
                         net (fo=3, routed)           0.178     0.345    Decode_Message/Trigger
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.390 r  Decode_Message/NewData_i_1/O
                         net (fo=1, routed)           0.000     0.390    Decode_Message/NewData_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    Decode_Message/Clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Decode_Message/NewData_reg/C

Slack:                    inf
  Source:                 Count/internal_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.191ns (48.355%)  route 0.204ns (51.645%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[4]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.204     0.350    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[3]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  Display_Number/Binary_To_BCD/vBuff[4]_i_1/O
                         net (fo=1, routed)           0.000     0.395    Display_Number/Binary_To_BCD/vBuff[4]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.191ns (48.072%)  route 0.206ns (51.928%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[8]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[8]/Q
                         net (fo=6, routed)           0.206     0.352    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[7]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.397 r  Display_Number/Binary_To_BCD/vBuff[8]_i_1/O
                         net (fo=1, routed)           0.000     0.397    Display_Number/Binary_To_BCD/vBuff[8]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.191ns (47.419%)  route 0.212ns (52.581%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[7]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[7]/Q
                         net (fo=5, routed)           0.212     0.358    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[6]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.403 r  Display_Number/Binary_To_BCD/vBuff[7]_i_1/O
                         net (fo=1, routed)           0.000     0.403    Display_Number/Binary_To_BCD/vBuff[7]
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.191ns (47.104%)  route 0.214ns (52.896%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[10]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[10]/Q
                         net (fo=6, routed)           0.214     0.360    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[9]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  Display_Number/Binary_To_BCD/vBuff[10]_i_1/O
                         net (fo=1, routed)           0.000     0.405    Display_Number/Binary_To_BCD/vBuff[10]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.194ns (47.111%)  route 0.218ns (52.889%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[11]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[11]/Q
                         net (fo=6, routed)           0.218     0.364    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[10]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.048     0.412 r  Display_Number/Binary_To_BCD/vBuff[11]_i_1/O
                         net (fo=1, routed)           0.000     0.412    Display_Number/Binary_To_BCD/vBuff[11]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.191ns (44.386%)  route 0.239ns (55.614%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[0]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[0]/Q
                         net (fo=4, routed)           0.239     0.385    Count/internal_count_reg[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  Count/vBuff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    Display_Number/Binary_To_BCD/D[0]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[0]/C  (IS_INVERTED)





