{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397117224917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397117224918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:07:04 2014 " "Processing started: Thu Apr 10 10:07:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397117224918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397117224918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397117224918 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1397117225142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397117225256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397117225289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397117225289 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1397117225472 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1397117225502 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1397117225515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.065 " "Worst-case setup slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.065         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.722         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    3.722         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.864         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    3.864         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.077         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    6.077         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.017         0.000 inst63  " "   22.017         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.018         0.000 inst85  " "   22.018         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst63  " "    0.744         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.364 " "Worst-case recovery slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.364         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.125         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    6.125         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.130         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    8.130         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.459         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    8.459         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.248         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   10.248         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.584         0.000 inst85  " "   11.584         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.418         0.000 inst63  " "   23.418         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.279         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.649         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    1.124         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    1.166         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209         0.000 inst63  " "    1.209         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.767         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.866         0.000 inst85  " "   12.866         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.269         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.269         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst63  " "   11.680         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225582 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397117225643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.065 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.065  " "Path #1: Setup slack is 1.065 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[0\] " "From Node    : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.614      2.489  F        clock network delay " "     5.614      2.489  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.741      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\] " "     5.741      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.741      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout " "     5.741      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.090      0.349 RR    IC  inst68\|_~0\|datac " "     6.090      0.349 RR    IC  inst68\|_~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.454      0.364 RF  CELL  inst68\|_~0\|combout " "     6.454      0.364 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.839      0.385 FF    IC  inst68\|QB\[1\]~0\|dataa " "     6.839      0.385 FF    IC  inst68\|QB\[1\]~0\|dataa" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.346      0.507 FR  CELL  inst68\|QB\[1\]~0\|combout " "     7.346      0.507 FR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.346      0.000 RR    IC  inst68\|L0_OUT\|datain " "     7.346      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.553      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     7.553      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.739      2.489  R        clock network delay " "     8.739      2.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.618     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "     8.618     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.553 " "Data Arrival Time  :     7.553" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.618 " "Data Required Time :     8.618" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.065  " "Slack              :     1.065 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.722 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.722" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225647 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.722  " "Path #1: Setup slack is 3.722 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.239      2.489  R        clock network delay " "    46.239      2.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.366      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.366      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.366      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.366      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.666      1.300 RR    IC  inst74\|MODULE_SM~5\|dataf " "    47.666      1.300 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.737      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout " "    47.737      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.078      0.341 RR    IC  inst74\|QB\[1\]~1\|datac " "    48.078      0.341 RR    IC  inst74\|QB\[1\]~1\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.442      0.364 RR  CELL  inst74\|QB\[1\]~1\|combout " "    48.442      0.364 RR  CELL  inst74\|QB\[1\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.442      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    48.442      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.649      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    48.649      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.492      2.492  R        clock network delay " "    52.492      2.492  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.371     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    52.371     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.649 " "Data Arrival Time  :    48.649" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.371 " "Data Required Time :    52.371" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.722  " "Slack              :     3.722 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225648 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.864 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.864" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225652 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.864  " "Path #1: Setup slack is 3.864 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.739      2.489  R        clock network delay " "     8.739      2.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.866      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     8.866      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.866      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     8.866      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.910      1.044 RR    IC  inst13\|ERROR_BIT_0~1\|dataf " "     9.910      1.044 RR    IC  inst13\|ERROR_BIT_0~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.981      0.071 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "     9.981      0.071 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.317      0.336 RR    IC  inst13\|ERROR_BIT_0~2\|datab " "    10.317      0.336 RR    IC  inst13\|ERROR_BIT_0~2\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.795      0.478 RR  CELL  inst13\|ERROR_BIT_0~2\|combout " "    10.795      0.478 RR  CELL  inst13\|ERROR_BIT_0~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.795      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain " "    10.795      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.002      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    11.002      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.987      2.487  F        clock network delay " "    14.987      2.487  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.866     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    14.866     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.002 " "Data Arrival Time  :    11.002" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.866 " "Data Required Time :    14.866" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.864  " "Slack              :     3.864 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.077 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225657 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.077  " "Path #1: Setup slack is 6.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.815      6.315  F        clock network delay " "    43.815      6.315  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.942      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    43.942      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.942      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout " "    43.942      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.740      0.798 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datac " "    44.740      0.798 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.046      0.306 RF  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout " "    45.046      0.306 RF  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.623      2.577 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_will_be_1~0\|datab " "    47.623      2.577 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_will_be_1~0\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|usedw_will_be_1~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 69 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.101      0.478 FF  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_will_be_1~0\|combout " "    48.101      0.478 FF  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_will_be_1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|usedw_will_be_1~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 69 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.577      1.476 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|_~7\|datad " "    49.577      1.476 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|_~7\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~7 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.879      0.302 FR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|_~7\|combout " "    49.879      0.302 FR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|_~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~7 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.879      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|datain " "    49.879      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.086      0.207 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    50.086      0.207 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.284      6.284  F        clock network delay " "    56.284      6.284  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.163     -0.121     uTsu  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    56.163     -0.121     uTsu  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    50.086 " "Data Arrival Time  :    50.086" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    56.163 " "Data Required Time :    56.163" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.077  " "Slack              :     6.077 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.017 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.017" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225660 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.017  " "Path #1: Setup slack is 22.017 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.203      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.203      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.203      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     3.817      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     3.817      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.864      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     3.864      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     3.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.911      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     3.911      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.911      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     3.911      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     3.958      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     3.958      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.005      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     4.005      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.005      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     4.005      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.052      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     4.052      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.052      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     4.052      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     4.099      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     4.099      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     4.265      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     4.265      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.312      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     4.312      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.312      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     4.312      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     4.359      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     4.359      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     4.406      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     4.406      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     4.453      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     4.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     4.500      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     4.500      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     4.547      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     4.547      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     4.594      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     4.594      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.819      0.225 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     4.819      0.225 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.819      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     4.819      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.866      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     4.866      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.866      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     4.866      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.913      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     4.913      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.913      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     4.913      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     4.960      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     4.960      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.007      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     5.007      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.007      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     5.007      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.054      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     5.054      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.054      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     5.054      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.101      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     5.101      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.101      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     5.101      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.148      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     5.148      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.148      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     5.148      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.314      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     5.314      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.314      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     5.314      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     5.361      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     5.361      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.408      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     5.408      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.408      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     5.408      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.455      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     5.455      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.455      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     5.455      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.502      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     5.502      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.502      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     5.502      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.549      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     5.549      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.549      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     5.549      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.596      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     5.596      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.596      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     5.596      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.643      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     5.643      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.643      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     5.643      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.811      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     5.811      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.811      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     5.811      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     5.942      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.080      3.080  R        clock network delay " "    28.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.959     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    27.959     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.942 " "Data Arrival Time  :     5.942" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.959 " "Data Required Time :    27.959" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.017  " "Slack              :    22.017 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225661 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225666 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225666 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.018  " "Path #1: Setup slack is 22.018 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.148      3.648  F        clock network delay " "    16.148      3.648  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.275      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.275      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    16.275      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.889      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    16.889      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.889      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    16.889      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.936      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    16.936      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.936      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    16.936      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.983      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    16.983      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.983      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    16.983      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.030      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    17.030      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.030      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    17.030      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.077      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    17.077      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.077      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    17.077      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.124      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    17.124      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.124      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    17.124      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.171      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    17.171      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.171      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    17.171      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.337      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    17.337      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.337      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    17.337      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.384      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    17.384      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.384      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    17.384      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.431      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    17.431      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.431      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    17.431      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.478      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    17.478      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.478      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    17.478      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.525      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    17.525      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.525      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    17.525      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.572      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    17.572      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.572      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    17.572      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.619      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    17.619      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.619      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    17.619      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.666      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    17.666      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.666      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    17.666      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.891      0.225 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    17.891      0.225 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.891      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    17.891      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.938      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    17.938      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.938      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    17.938      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.985      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    17.985      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.985      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    17.985      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.032      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    18.032      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.032      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    18.032      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.079      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    18.079      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.079      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    18.079      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.126      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    18.126      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.126      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    18.126      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.173      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    18.173      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.173      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    18.173      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.220      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    18.220      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.220      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    18.220      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.386      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    18.386      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.386      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    18.386      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.433      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    18.433      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.433      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    18.433      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.480      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    18.480      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.480      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    18.480      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.527      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    18.527      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.527      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    18.527      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.574      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    18.574      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.574      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    18.574      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.621      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    18.621      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.621      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    18.621      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.668      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    18.668      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.668      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    18.668      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.715      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    18.715      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.715      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    18.715      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.883      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    18.883      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.883      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    18.883      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.014      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    19.014      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.153      3.653  F        clock network delay " "    41.153      3.653  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.032     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    41.032     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.014 " "Data Arrival Time  :    19.014" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.032 " "Data Required Time :    41.032" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.018  " "Slack              :    22.018 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\] " "From Node    : ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\] " "To Node      : ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      2.505  R        clock network delay " "     2.505      2.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.632      0.127     uTco  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\] " "     2.632      0.127     uTco  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.632      0.000 FF  CELL  inst\|WAIT_CLEAR_BUSY\[0\]\|regout " "     2.632      0.000 FF  CELL  inst\|WAIT_CLEAR_BUSY\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.632      0.000 FF    IC  inst\|WAIT_CLEAR_BUSY\[0\]~1\|datae " "     2.632      0.000 FF    IC  inst\|WAIT_CLEAR_BUSY\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.955      0.323 FR  CELL  inst\|WAIT_CLEAR_BUSY\[0\]~1\|combout " "     2.955      0.323 FR  CELL  inst\|WAIT_CLEAR_BUSY\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.955      0.000 RR    IC  inst\|WAIT_CLEAR_BUSY\[0\]\|datain " "     2.955      0.000 RR    IC  inst\|WAIT_CLEAR_BUSY\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.162      0.207 RR  CELL  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\] " "     3.162      0.207 RR  CELL  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      2.505  R        clock network delay " "     2.505      2.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      0.200      uTh  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\] " "     2.705      0.200      uTh  ddlctrlr:inst\|WAIT_CLEAR_BUSY\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.162 " "Data Arrival Time  :     3.162" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.705 " "Data Required Time :     2.705" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      2.483  R        clock network delay " "     2.483      2.483  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.000 RR  CELL  inst7\|IDLE\|regout " "     2.610      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.000 RR    IC  inst7\|QB\[0\]~0\|datae " "     2.610      0.000 RR    IC  inst7\|QB\[0\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.323 RR  CELL  inst7\|QB\[0\]~0\|combout " "     2.933      0.323 RR  CELL  inst7\|QB\[0\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 RR    IC  inst7\|IDLE\|datain " "     2.933      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.140      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     3.140      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      2.483  R        clock network delay " "     2.483      2.483  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.683      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.683      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.140 " "Data Arrival Time  :     3.140" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.683 " "Data Required Time :     2.683" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "From Node    : ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "To Node      : ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.502      2.502  F        clock network delay " "    52.502      2.502  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.629      0.127     uTco  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    52.629      0.127     uTco  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.629      0.000 FF  CELL  inst\|WORD_NMBER_COMP\[0\]\|regout " "    52.629      0.000 FF  CELL  inst\|WORD_NMBER_COMP\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.629      0.000 FF    IC  inst\|WORD_NMBER_COMP\[0\]~1\|datae " "    52.629      0.000 FF    IC  inst\|WORD_NMBER_COMP\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.952      0.323 FR  CELL  inst\|WORD_NMBER_COMP\[0\]~1\|combout " "    52.952      0.323 FR  CELL  inst\|WORD_NMBER_COMP\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.952      0.000 RR    IC  inst\|WORD_NMBER_COMP\[0\]\|datain " "    52.952      0.000 RR    IC  inst\|WORD_NMBER_COMP\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.159      0.207 RR  CELL  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    53.159      0.207 RR  CELL  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.502      2.502  F        clock network delay " "    52.502      2.502  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.702      0.200      uTh  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    52.702      0.200      uTh  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.159 " "Data Arrival Time  :    53.159" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.702 " "Data Required Time :    52.702" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225683 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.489      2.489  R        clock network delay " "     2.489      2.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.127     uTco  L0_DELAY:inst68\|IDLE " "     2.616      0.127     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.000 RR  CELL  inst68\|IDLE\|regout " "     2.616      0.000 RR  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.000 RR    IC  inst68\|QB\[0\]~1\|datae " "     2.616      0.000 RR    IC  inst68\|QB\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.323 RR  CELL  inst68\|QB\[0\]~1\|combout " "     2.939      0.323 RR  CELL  inst68\|QB\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.000 RR    IC  inst68\|IDLE\|datain " "     2.939      0.000 RR    IC  inst68\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.146      0.207 RR  CELL  L0_DELAY:inst68\|IDLE " "     3.146      0.207 RR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.489      2.489  R        clock network delay " "     2.489      2.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.200      uTh  L0_DELAY:inst68\|IDLE " "     2.689      0.200      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.146 " "Data Arrival Time  :     3.146" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.689 " "Data Required Time :     2.689" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225685 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.203      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.203      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.203      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.889      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     3.889      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.889      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     3.889      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.020      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.020      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.276      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.020 " "Data Arrival Time  :     4.020" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.276 " "Data Required Time :     3.276" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.148      3.648  F        clock network delay " "    16.148      3.648  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.275      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.275      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    16.275      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.961      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    16.961      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.961      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    16.961      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.092      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    17.092      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.148      3.648  F        clock network delay " "    16.148      3.648  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.348      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.348      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.092 " "Data Arrival Time  :    17.092" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.348 " "Data Required Time :    16.348" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.364 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.364" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225689 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.364  " "Path #1: Recovery slack is 0.364 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      2.483  R        clock network delay " "     2.483      2.483  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.610      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.122      0.512 RR    IC  inst20\|datab " "     3.122      0.512 RR    IC  inst20\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.464 RR  CELL  inst20\|combout " "     3.586      0.464 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.886      0.300 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     3.886      0.300 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     3.957      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.374      0.417 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.374      0.417 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.129      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.129      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.614      2.489  F        clock network delay " "     5.614      2.489  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.493     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.493     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.129 " "Data Arrival Time  :     5.129" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.493 " "Data Required Time :     5.493" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.364  " "Slack              :     0.364 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.125 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.125  " "Path #1: Recovery slack is 6.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_2 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      2.494  R        clock network delay " "     2.494      2.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.127     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "     2.621      0.127     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 14 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout " "     2.621      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 14 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.709      1.088 FF    IC  inst64\|datad " "     3.709      1.088 FF    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.302 FR  CELL  inst64\|combout " "     4.011      0.302 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.130      3.119 RR    IC  inst64~clkctrl\|inclk\[0\] " "     7.130      3.119 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.130      0.000 RR  CELL  inst64~clkctrl\|outclk " "     7.130      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.988      0.858 RR    IC  inst\|ZERO_SUPP_ON_2\|aclr " "     7.988      0.858 RR    IC  inst\|ZERO_SUPP_ON_2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.743      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_2 " "     8.743      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      2.489  F        clock network delay " "    14.989      2.489  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_2 " "    14.868     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.743 " "Data Arrival Time  :     8.743" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.868 " "Data Required Time :    14.868" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.125  " "Slack              :     6.125 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.130 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225695 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.130  " "Path #1: Recovery slack is 8.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.000      2.500  F        clock network delay " "    90.000      2.500  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.127      0.127     uTco  ddlctrlr:inst\|END_ALL " "    90.127      0.127     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.127      0.000 RR  CELL  inst\|END_ALL\|regout " "    90.127      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.453      1.326 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    91.453      1.326 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.755      0.302 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    91.755      0.302 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.491      1.736 RR    IC  inst\|LOCAL_BUS_REG\[15\]\|aclr " "    93.491      1.736 RR    IC  inst\|LOCAL_BUS_REG\[15\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.246      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "    94.246      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.497      2.497  R        clock network delay " "   102.497      2.497  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.376     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "   102.376     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.246 " "Data Arrival Time  :    94.246" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.376 " "Data Required Time :   102.376" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.130  " "Slack              :     8.130 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.459 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.459  " "Path #1: Recovery slack is 8.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.999      2.499  F        clock network delay " "    14.999      2.499  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.126      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    15.126      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.126      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    15.126      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.022      0.896 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    16.022      0.896 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.328      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    16.328      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.456      1.128 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    17.456      1.128 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.211      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    18.211      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.791      1.791  R        clock network delay " "    26.791      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.670     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    26.670     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.211 " "Data Arrival Time  :    18.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.670 " "Data Required Time :    26.670" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.459  " "Slack              :     8.459 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225697 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.248 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.248  " "Path #1: Recovery slack is 10.248 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.232      0.732 FF    IC  inst20\|datad " "    38.232      0.732 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.534      0.302 FR  CELL  inst20\|combout " "    38.534      0.302 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.492      1.958 RR    IC  inst20~clkctrl\|inclk\[0\] " "    40.492      1.958 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.492      0.000 RR  CELL  inst20~clkctrl\|outclk " "    40.492      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.368      0.876 RR    IC  inst74\|FINAL_STATE\|aclr " "    41.368      0.876 RR    IC  inst74\|FINAL_STATE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.123      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    42.123      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.492      2.492  R        clock network delay " "    52.492      2.492  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.371     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    52.371     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.123 " "Data Arrival Time  :    42.123" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.371 " "Data Required Time :    52.371" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.248  " "Slack              :    10.248 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.584 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225700 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.584  " "Path #1: Recovery slack is 11.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.527      2.527  R        clock network delay " "     2.527      2.527  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.127     uTco  inst67 " "     2.654      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.000 RR  CELL  inst67\|regout " "     2.654      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      1.039 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     3.693      1.039 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.448      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     4.448      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.153      3.653  F        clock network delay " "    16.153      3.653  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.032     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    16.032     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.448 " "Data Arrival Time  :     4.448" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.032 " "Data Required Time :    16.032" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.584  " "Slack              :    11.584 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.418 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.418" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 23.418  " "Path #1: Recovery slack is 23.418 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.527      2.527  R        clock network delay " "     2.527      2.527  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.127     uTco  inst67 " "     2.654      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.000 RR  CELL  inst67\|regout " "     2.654      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      1.128 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     3.782      1.128 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.537      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.537      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.076      3.076  R        clock network delay " "    28.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.955     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    27.955     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.537 " "Data Arrival Time  :     4.537" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.955 " "Data Required Time :    27.955" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.418  " "Slack              :    23.418 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.279 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.279  " "Path #1: Removal slack is 0.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.316      0.316 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "     0.316      0.316 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.387      0.071 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     0.387      0.071 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      1.128 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     1.515      1.128 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.270      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     2.270      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.791      1.791  R        clock network delay " "     1.791      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.991      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.991      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.270 " "Data Arrival Time  :     2.270" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.991 " "Data Required Time :     1.991" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.279  " "Slack              :     0.279 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.649 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.649" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.649  " "Path #1: Removal slack is 0.649 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.994      2.494  F        clock network delay " "    14.994      2.494  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.121      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    15.121      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.121      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    15.121      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      3.799 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_lsb\|aclr " "    18.920      3.799 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_lsb\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.675      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "    19.675      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.826      6.326  F        clock network delay " "    18.826      6.326  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.026      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "    19.026      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.675 " "Data Arrival Time  :    19.675" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.026 " "Data Required Time :    19.026" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.649  " "Slack              :     0.649 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.124 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.124  " "Path #1: Removal slack is 1.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.600      1.600 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datac " "     1.600      1.600 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.306 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "     1.906      0.306 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      1.190 FF    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr " "     3.096      1.190 FF    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.755 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "     3.851      0.755 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.527      2.527  R        clock network delay " "     2.527      2.527  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      0.200      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "     2.727      0.200      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.851 " "Data Arrival Time  :     3.851" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.727 " "Data Required Time :     2.727" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.124  " "Slack              :     1.124 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.166 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.166" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.166  " "Path #1: Removal slack is 1.166 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.732      0.732 RR    IC  inst20\|datad " "    25.732      0.732 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.034      0.302 RF  CELL  inst20\|combout " "    26.034      0.302 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.390      1.356 FF    IC  inst74\|WAIT_COUNTER\[7\]~0\|dataf " "    27.390      1.356 FF    IC  inst74\|WAIT_COUNTER\[7\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.461      0.071 FF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "    27.461      0.071 FF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.102      0.641 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "    28.102      0.641 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.857      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    28.857      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.491      2.491  F        clock network delay " "    27.491      2.491  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.691      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    27.691      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.857 " "Data Arrival Time  :    28.857" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.691 " "Data Required Time :    27.691" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.166  " "Slack              :     1.166 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.209 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.209  " "Path #1: Removal slack is 1.209 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.527      2.527  R        clock network delay " "     2.527      2.527  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.127     uTco  inst67 " "     2.654      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      0.000 RR  CELL  inst67\|regout " "     2.654      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.734      1.080 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     3.734      1.080 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.489      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     4.489      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     3.280      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.489 " "Data Arrival Time  :     4.489" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.280 " "Data Required Time :     3.280" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.209  " "Slack              :     1.209 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.767 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.767" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225715 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.767  " "Path #1: Removal slack is 1.767 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      2.483  R        clock network delay " "     2.483      2.483  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.610      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.610      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.717      1.107 RR    IC  inst11\|aclr " "     3.717      1.107 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.755 RF  CELL  inst11 " "     4.472      0.755 RF  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      2.505  R        clock network delay " "     2.505      2.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      0.200      uTh  inst11 " "     2.705      0.200      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.472 " "Data Arrival Time  :     4.472" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.705 " "Data Required Time :     2.705" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.767  " "Slack              :     1.767 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.866 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.866" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.866  " "Path #1: Removal slack is 12.866 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.527      2.527  R        clock network delay " "    27.527      2.527  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.654      0.127     uTco  inst67 " "    27.654      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.654      0.000 RR  CELL  inst67\|regout " "    27.654      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.459      0.805 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "    28.459      0.805 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.214      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    29.214      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.148      3.648  F        clock network delay " "    16.148      3.648  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.348      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.348      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.214 " "Data Arrival Time  :    29.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.348 " "Data Required Time :    16.348" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.866  " "Slack              :    12.866 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225717 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225718 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225718 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225718 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225718 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.786      0.858 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.786      0.858 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.614      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.614      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.911      0.858 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.911      0.858 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.739      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.739      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225719 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225727 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225727 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225727 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225727 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.269  " "Path #1: slack is 11.269 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.553      1.250 FF    IC  inst\|FIFO_CLK\|dataa " "    14.553      1.250 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.060      0.507 FR  CELL  inst\|FIFO_CLK\|combout " "    15.060      0.507 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.122      2.062 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    17.122      2.062 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.122      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    17.122      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.029      0.907 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    18.029      0.907 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.662      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    18.662      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    25.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    25.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.053      1.250 RR    IC  inst\|FIFO_CLK\|dataa " "    27.053      1.250 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.560      0.507 RF  CELL  inst\|FIFO_CLK\|combout " "    27.560      0.507 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.622      2.062 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    29.622      2.062 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.622      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    29.622      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    30.529      0.907 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    30.529      0.907 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.162      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    31.162      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.269 " "Slack            :    11.269" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225728 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.361      0.361 RR    IC  inst\|WRITE_fbTEN\|datac " "     0.361      0.361 RR    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.667      0.306 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.667      0.306 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.963      0.296 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.963      0.296 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.791      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.791      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.861      0.361 FF    IC  inst\|WRITE_fbTEN\|datac " "    12.861      0.361 FF    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.167      0.306 FF  CELL  inst\|WRITE_fbTEN\|combout " "    13.167      0.306 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.463      0.296 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    13.463      0.296 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.291      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.291      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225729 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.331      1.331 RR    IC  inst63~clkctrl\|inclk\[0\] " "     1.331      1.331 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.331      0.000 RR  CELL  inst63~clkctrl\|outclk " "     1.331      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.248      0.917 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     2.248      0.917 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.076      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.076      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.831      1.331 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.831      1.331 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.831      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.831      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.748      0.917 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.748      0.917 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.576      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.576      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225730 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.436      1.936 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.436      1.936 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.436      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.436      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.320      0.884 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    15.320      0.884 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.148      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.148      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.936      1.936 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.936      1.936 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.936      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.936      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.820      0.884 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    27.820      0.884 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.648      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    28.648      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225732 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225733 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225734 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225734 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225734 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.655      0.852 RR    IC  inst7\|FINAL_STATE\|clk " "     1.655      0.852 RR    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.483      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "     2.483      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.655      0.852 FF    IC  inst7\|FINAL_STATE\|clk " "    26.655      0.852 FF    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.483      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "    27.483      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225735 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225741 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225741 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225741 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.040      1.237 FF    IC  inst\|FIFO_CLK\|datab " "    52.040      1.237 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.518      0.478 FR  CELL  inst\|FIFO_CLK\|combout " "    52.518      0.478 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.580      2.062 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    54.580      2.062 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.580      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    54.580      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.487      0.907 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    55.487      0.907 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.120      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    56.120      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.040      1.237 RR    IC  inst\|FIFO_CLK\|datab " "   102.040      1.237 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.518      0.478 RF  CELL  inst\|FIFO_CLK\|combout " "   102.518      0.478 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.580      2.062 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   104.580      2.062 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.580      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   104.580      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.487      0.907 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   105.487      0.907 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.120      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   106.120      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225742 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1397117225743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.322 " "Worst-case setup slack is 2.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.322         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.322         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.280         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    5.280         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.308         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    5.308         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.017         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.017         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.540         0.000 inst63  " "   23.540         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.540         0.000 inst85  " "   23.540         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.108         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.202         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst63  " "    0.378         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.966 " "Worst-case recovery slack is 1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.966         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    9.747         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.670         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   10.670         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.700         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.700         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.558         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   11.558         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.095         0.000 inst85  " "   12.095         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.362         0.000 inst63  " "   24.362         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.182 " "Worst-case removal slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.182         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.214         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.344         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.372         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 inst63  " "    0.482         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.794         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.741         0.000 inst85  " "   12.741         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.583         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.583         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst63  " "   11.870         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397117225865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397117225865 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397117225917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.322 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.322" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225918 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.322  " "Path #1: Setup slack is 2.322 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[0\] " "From Node    : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.256      1.131  F        clock network delay " "     4.256      1.131  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.318      0.062     uTco  L0_DELAY:inst68\|COUNTER\[0\] " "     4.318      0.062     uTco  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.318      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout " "     4.318      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.462      0.144 RR    IC  inst68\|_~0\|datac " "     4.462      0.144 RR    IC  inst68\|_~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.582      0.120 RF  CELL  inst68\|_~0\|combout " "     4.582      0.120 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.745      0.163 FF    IC  inst68\|QB\[1\]~0\|dataa " "     4.745      0.163 FF    IC  inst68\|QB\[1\]~0\|dataa" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.915      0.170 FR  CELL  inst68\|QB\[1\]~0\|combout " "     4.915      0.170 FR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.915      0.000 RR    IC  inst68\|L0_OUT\|datain " "     4.915      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.012      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     5.012      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.381      1.131  R        clock network delay " "     7.381      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.334     -0.047     uTsu  L0_DELAY:inst68\|L0_OUT " "     7.334     -0.047     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.012 " "Data Arrival Time  :     5.012" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.334 " "Data Required Time :     7.334" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.322  " "Slack              :     2.322 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.280 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225920 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.280  " "Path #1: Setup slack is 5.280 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.881      1.131  R        clock network delay " "    44.881      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.943      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.943      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.943      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.943      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.427      0.484 RR    IC  inst74\|MODULE_SM~5\|dataf " "    45.427      0.484 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.445      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout " "    45.445      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.592      0.147 RR    IC  inst74\|QB\[1\]~1\|datac " "    45.592      0.147 RR    IC  inst74\|QB\[1\]~1\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.712      0.120 RR  CELL  inst74\|QB\[1\]~1\|combout " "    45.712      0.120 RR  CELL  inst74\|QB\[1\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.712      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    45.712      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.809      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    45.809      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.136      1.136  R        clock network delay " "    51.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.809 " "Data Arrival Time  :    45.809" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.089 " "Data Required Time :    51.089" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.280  " "Slack              :     5.280 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.308 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.308  " "Path #1: Setup slack is 5.308 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.381      1.131  R        clock network delay " "     7.381      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.443      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     7.443      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.443      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     7.443      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.849      0.406 RR    IC  inst13\|ERROR_BIT_0~1\|dataf " "     7.849      0.406 RR    IC  inst13\|ERROR_BIT_0~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.867      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "     7.867      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.010      0.143 RR    IC  inst13\|ERROR_BIT_0~2\|datab " "     8.010      0.143 RR    IC  inst13\|ERROR_BIT_0~2\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.177      0.167 RR  CELL  inst13\|ERROR_BIT_0~2\|combout " "     8.177      0.167 RR  CELL  inst13\|ERROR_BIT_0~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.177      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain " "     8.177      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.274      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "     8.274      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.629      1.129  F        clock network delay " "    13.629      1.129  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.582     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    13.582     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.274 " "Data Arrival Time  :     8.274" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.582 " "Data Required Time :    13.582" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.308  " "Slack              :     5.308 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.017 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.017" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.017  " "Path #1: Setup slack is 10.017 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.280      2.780  F        clock network delay " "    90.280      2.780  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.342      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    90.342      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.342      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.342      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.689      0.347 RR    IC  inst\|DATA_WR1~0\|dataf " "    90.689      0.347 RR    IC  inst\|DATA_WR1~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.707      0.018 RR  CELL  inst\|DATA_WR1~0\|combout " "    90.707      0.018 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.881      0.174 RR    IC  inst\|DATA_WR1\|adatasdata " "    90.881      0.174 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.075      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    91.075      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.139      1.139  R        clock network delay " "   101.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.092     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1 " "   101.092     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    91.075 " "Data Arrival Time  :    91.075" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.092 " "Data Required Time :   101.092" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.017  " "Slack              :    10.017 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225935 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.540  " "Path #1: Setup slack is 23.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.452      1.452  R        clock network delay " "     1.452      1.452  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.514      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.514      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.514      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     1.803      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     1.803      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     1.827      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     1.827      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     1.851      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     1.851      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     1.875      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     1.875      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     1.899      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     1.899      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.923      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     1.923      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.923      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     1.923      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.947      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     1.947      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.947      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     1.947      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     2.029      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     2.029      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.053      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     2.053      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.053      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     2.053      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     2.077      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     2.077      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     2.101      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     2.101      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     2.125      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     2.125      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     2.149      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     2.149      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.173      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     2.173      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.173      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     2.173      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     2.197      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     2.197      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.112 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     2.309      0.112 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     2.309      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.333      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     2.333      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     2.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     2.357      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     2.357      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     2.381      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     2.381      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     2.405      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     2.405      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     2.429      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     2.429      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     2.453      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     2.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     2.477      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     2.477      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.559      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     2.559      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.559      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     2.559      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     2.583      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     2.583      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     2.607      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     2.607      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     2.631      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     2.631      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.655      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     2.655      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.655      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     2.655      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.679      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     2.679      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.679      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     2.679      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     2.703      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     2.703      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     2.727      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     2.727      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.809      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     2.809      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.809      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     2.809      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.868      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     2.868      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.455      1.455  R        clock network delay " "    26.455      1.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.408     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    26.408     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.868 " "Data Arrival Time  :     2.868" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.408 " "Data Required Time :    26.408" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.540  " "Slack              :    23.540 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225941 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.540  " "Path #1: Setup slack is 23.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.123      1.623  F        clock network delay " "    14.123      1.623  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.185      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.185      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.185      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.474      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    14.474      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.474      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    14.474      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.498      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    14.498      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.498      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    14.498      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.522      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    14.522      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.522      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    14.522      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    14.546      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    14.546      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.570      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    14.570      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.570      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    14.570      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.594      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    14.594      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.594      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    14.594      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.618      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    14.618      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.618      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    14.618      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.700      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    14.700      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.700      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    14.700      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.724      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    14.724      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.724      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    14.724      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    14.748      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    14.748      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.772      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    14.772      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.772      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    14.772      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.796      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    14.796      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.796      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    14.796      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    14.820      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    14.820      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    14.844      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    14.844      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    14.868      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    14.868      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.980      0.112 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    14.980      0.112 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.980      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    14.980      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.004      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    15.004      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.004      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    15.004      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.028      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    15.028      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.028      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    15.028      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.052      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    15.052      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.052      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    15.052      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.076      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    15.076      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.076      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    15.076      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.100      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    15.100      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.100      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    15.100      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.124      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    15.124      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.124      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    15.124      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.148      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    15.148      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.148      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    15.148      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.230      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    15.230      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.230      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    15.230      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.254      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    15.254      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.254      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    15.254      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.278      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    15.278      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.278      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    15.278      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    15.302      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    15.302      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.326      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    15.326      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.326      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    15.326      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.350      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    15.350      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.350      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    15.350      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.374      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    15.374      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.374      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    15.374      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.398      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    15.398      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.398      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    15.398      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.480      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.480      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.480      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.480      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.539      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.539      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.126      1.626  F        clock network delay " "    39.126      1.626  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.079     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    39.079     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.539 " "Data Arrival Time  :    15.539" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.079 " "Data Required Time :    39.079" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.540  " "Slack              :    23.540 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.108 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.108" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225951 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.108  " "Path #1: Hold slack is 0.108 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst65 " "To Node      : inst65" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.301      0.301 RR    IC  inst20\|datad " "     0.301      0.301 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.411      0.110 RF  CELL  inst20\|combout " "     0.411      0.110 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.120      0.709 FF    IC  inst65~0\|datad " "     1.120      0.709 FF    IC  inst65~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.110 FR  CELL  inst65~0\|combout " "     1.230      0.110 FR  CELL  inst65~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.000 RR    IC  inst65\|datain " "     1.230      0.000 RR    IC  inst65\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.327      0.097 RR  CELL  inst65 " "     1.327      0.097 RR  CELL  inst65" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.219      0.075      uTh  inst65 " "     1.219      0.075      uTh  inst65" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.327 " "Data Arrival Time  :     1.327" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.219 " "Data Required Time :     1.219" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.108  " "Slack              :     0.108 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.202 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.202" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.202  " "Path #1: Hold slack is 0.202 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|OPEN_DATA_1 " "To Node      : ddlctrlr:inst\|OPEN_DATA_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLMN_READ_STATUS_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      1.220 RR    IC  inst\|OPEN_DATA_1\|adatasdata " "     1.220      1.220 RR    IC  inst\|OPEN_DATA_1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.414      0.194 RR  CELL  ddlctrlr:inst\|OPEN_DATA_1 " "     1.414      0.194 RR  CELL  ddlctrlr:inst\|OPEN_DATA_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R        clock network delay " "     1.137      1.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.212      0.075      uTh  ddlctrlr:inst\|OPEN_DATA_1 " "     1.212      0.075      uTh  ddlctrlr:inst\|OPEN_DATA_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.414 " "Data Arrival Time  :     1.414" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.212 " "Data Required Time :     1.212" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.202  " "Slack              :     0.202 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR  CELL  inst7\|IDLE\|regout " "     1.190      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR    IC  inst7\|QB\[0\]~0\|datae " "     1.190      0.000 RR    IC  inst7\|QB\[0\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.330      0.140 RR  CELL  inst7\|QB\[0\]~0\|combout " "     1.330      0.140 RR  CELL  inst7\|QB\[0\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.330      0.000 RR    IC  inst7\|IDLE\|datain " "     1.330      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.427      0.097 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     1.427      0.097 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     1.203      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.427 " "Data Arrival Time  :     1.427" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.203 " "Data Required Time :     1.203" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      1.131  R        clock network delay " "     1.131      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193      0.062     uTco  L0_DELAY:inst68\|IDLE " "     1.193      0.062     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193      0.000 RR  CELL  inst68\|IDLE\|regout " "     1.193      0.000 RR  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.193      0.000 RR    IC  inst68\|QB\[0\]~1\|datae " "     1.193      0.000 RR    IC  inst68\|QB\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.333      0.140 RR  CELL  inst68\|QB\[0\]~1\|combout " "     1.333      0.140 RR  CELL  inst68\|QB\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.333      0.000 RR    IC  inst68\|IDLE\|datain " "     1.333      0.000 RR    IC  inst68\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.430      0.097 RR  CELL  L0_DELAY:inst68\|IDLE " "     1.430      0.097 RR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      1.131  R        clock network delay " "     1.131      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.206      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.430 " "Data Arrival Time  :     1.430" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.206 " "Data Required Time :     1.206" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225960 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.452      1.452  R        clock network delay " "     1.452      1.452  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.514      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.514      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.514      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.846      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     1.846      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.846      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     1.846      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.905      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.452      1.452  R        clock network delay " "     1.452      1.452  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.527      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.905 " "Data Arrival Time  :     1.905" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.527 " "Data Required Time :     1.527" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225962 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225962 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225962 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225962 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.123      1.623  F        clock network delay " "    14.123      1.623  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.185      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.185      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.185      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.185      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.517      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.517      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.517      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.517      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.576      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.123      1.623  F        clock network delay " "    14.123      1.623  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.198      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.198      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.576 " "Data Arrival Time  :    14.576" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.198 " "Data Required Time :    14.198" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225963 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.966 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.966" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225964 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.966  " "Path #1: Recovery slack is 1.966 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.190      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.400      0.210 RR    IC  inst20\|datab " "     1.400      0.210 RR    IC  inst20\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.558      0.158 RR  CELL  inst20\|combout " "     1.558      0.158 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.688      0.130 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     1.688      0.130 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.706      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.174 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.880      0.174 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.243      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.243      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.256      1.131  F        clock network delay " "     4.256      1.131  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.209     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.209     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.243 " "Data Arrival Time  :     2.243" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.209 " "Data Required Time :     4.209" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.966  " "Slack              :     1.966 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.747 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225968 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225968 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.747  " "Path #1: Recovery slack is 9.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_2 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "     1.198      0.062     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 14 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout " "     1.198      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 14 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.624      0.426 FF    IC  inst64\|datad " "     1.624      0.426 FF    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.110 FR  CELL  inst64\|combout " "     1.734      0.110 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      1.339 RR    IC  inst64~clkctrl\|inclk\[0\] " "     3.073      1.339 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      0.000 RR  CELL  inst64~clkctrl\|outclk " "     3.073      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.474      0.401 RR    IC  inst\|ZERO_SUPP_ON_2\|aclr " "     3.474      0.401 RR    IC  inst\|ZERO_SUPP_ON_2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_2 " "     3.837      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      1.131  F        clock network delay " "    13.631      1.131  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.584     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_2 " "    13.584     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.837 " "Data Arrival Time  :     3.837" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.584 " "Data Required Time :    13.584" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.747  " "Slack              :     9.747 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.670 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.670" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.670  " "Path #1: Recovery slack is 10.670 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.639      1.139  F        clock network delay " "    13.639      1.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    13.701      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    13.701      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.079      0.378 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    14.079      0.378 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.173      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    14.173      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.662      0.489 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    14.662      0.489 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    15.025      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.742      0.742  R        clock network delay " "    25.742      0.742  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.695     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    25.695     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.025 " "Data Arrival Time  :    15.025" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.695 " "Data Required Time :    25.695" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.670  " "Slack              :    10.670 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.700 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225973 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.700  " "Path #1: Recovery slack is 10.700 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.641      1.141  F        clock network delay " "    88.641      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.703      0.062     uTco  ddlctrlr:inst\|END_ALL " "    88.703      0.062     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.703      0.000 RR  CELL  inst\|END_ALL\|regout " "    88.703      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.220      0.517 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    89.220      0.517 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.330      0.110 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    89.330      0.110 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.028      0.698 RR    IC  inst\|LOCAL_BUS_REG\[15\]\|aclr " "    90.028      0.698 RR    IC  inst\|LOCAL_BUS_REG\[15\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.391      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "    90.391      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.138      1.138  R        clock network delay " "   101.138      1.138  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.091     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[15\] " "   101.091     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[15\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[15] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.391 " "Data Arrival Time  :    90.391" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.091 " "Data Required Time :   101.091" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.700  " "Slack              :    10.700 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.558 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225975 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.558  " "Path #1: Recovery slack is 11.558 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.801      0.301 FF    IC  inst20\|datad " "    37.801      0.301 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.911      0.110 FR  CELL  inst20\|combout " "    37.911      0.110 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.763      0.852 RR    IC  inst20~clkctrl\|inclk\[0\] " "    38.763      0.852 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.763      0.000 RR  CELL  inst20~clkctrl\|outclk " "    38.763      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.168      0.405 RR    IC  inst74\|FINAL_STATE\|aclr " "    39.168      0.405 RR    IC  inst74\|FINAL_STATE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.531      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    39.531      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.136      1.136  R        clock network delay " "    51.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.531 " "Data Arrival Time  :    39.531" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.089 " "Data Required Time :    51.089" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.558  " "Slack              :    11.558 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.095 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.095  " "Path #1: Recovery slack is 12.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      1.156  R        clock network delay " "     1.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.062     uTco  inst67 " "     1.218      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.000 RR  CELL  inst67\|regout " "     1.218      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621      0.403 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.621      0.403 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     1.984      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.126      1.626  F        clock network delay " "    14.126      1.626  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.079     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.079     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.984 " "Data Arrival Time  :     1.984" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.079 " "Data Required Time :    14.079" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.095  " "Slack              :    12.095 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225977 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.362 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.362" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225978 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 24.362  " "Path #1: Recovery slack is 24.362 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      1.156  R        clock network delay " "     1.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.062     uTco  inst67 " "     1.218      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.000 RR  CELL  inst67\|regout " "     1.218      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.462 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.680      0.462 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.043      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.452      1.452  R        clock network delay " "    26.452      1.452  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.405     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.405     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.043 " "Data Arrival Time  :     2.043" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.405 " "Data Required Time :    26.405" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    24.362  " "Slack              :    24.362 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225979 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.182  " "Path #1: Removal slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.129      0.129 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "     0.129      0.129 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.147      0.018 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     0.147      0.018 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.636      0.489 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     0.636      0.489 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.999      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.742      0.742  R        clock network delay " "     0.742      0.742  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.817      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.817      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.999 " "Data Arrival Time  :     0.999" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.817 " "Data Required Time :     0.817" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.214  " "Path #1: Removal slack is 0.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.636      1.136  F        clock network delay " "    13.636      1.136  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.698      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    13.698      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.698      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    13.698      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.206      1.508 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_lsb\|aclr " "    15.206      1.508 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_lsb\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.569      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "    15.569      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.280      2.780  F        clock network delay " "    15.280      2.780  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.355      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb " "    15.355      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|rd_ptr_lsb" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|rd_ptr_lsb } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.569 " "Data Arrival Time  :    15.569" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.355 " "Data Required Time :    15.355" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.214  " "Slack              :     0.214 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.344 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.344" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.344  " "Path #1: Removal slack is 0.344 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.639      0.639 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datac " "     0.639      0.639 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.733      0.094 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "     0.733      0.094 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.212      0.479 FF    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr " "     1.212      0.479 FF    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "     1.575      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      1.156  R        clock network delay " "     1.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "     1.231      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.575 " "Data Arrival Time  :     1.575" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.231 " "Data Required Time :     1.231" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.344  " "Slack              :     0.344 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.372 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.372" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.372  " "Path #1: Removal slack is 0.372 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.301      0.301 RR    IC  inst20\|datad " "    25.301      0.301 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.411      0.110 RF  CELL  inst20\|combout " "    25.411      0.110 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.929      0.518 FF    IC  inst74\|WAIT_COUNTER\[7\]~0\|dataf " "    25.929      0.518 FF    IC  inst74\|WAIT_COUNTER\[7\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.947      0.018 FF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "    25.947      0.018 FF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.219      0.272 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "    26.219      0.272 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.582      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    26.582      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.135      1.135  F        clock network delay " "    26.135      1.135  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.210      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    26.210      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.582 " "Data Arrival Time  :    26.582" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.210 " "Data Required Time :    26.210" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.372  " "Slack              :     0.372 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.482 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.482" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225988 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225988 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.482  " "Path #1: Removal slack is 0.482 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      1.156  R        clock network delay " "     1.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.062     uTco  inst67 " "     1.218      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.000 RR  CELL  inst67\|regout " "     1.218      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.431 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.649      0.431 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.012      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      1.455  R        clock network delay " "     1.455      1.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.530      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     1.530      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.012 " "Data Arrival Time  :     2.012" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.530 " "Data Required Time :     1.530" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.482  " "Slack              :     0.482 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.794 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.794" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.794  " "Path #1: Removal slack is 0.794 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.190      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.190      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.460 RR    IC  inst11\|aclr " "     1.650      0.460 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.013      0.363 RF  CELL  inst11 " "     2.013      0.363 RF  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.219      0.075      uTh  inst11 " "     1.219      0.075      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.013 " "Data Arrival Time  :     2.013" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.219 " "Data Required Time :     1.219" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.794  " "Slack              :     0.794 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.741 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.741" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225991 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.741  " "Path #1: Removal slack is 12.741 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.156      1.156  R        clock network delay " "    26.156      1.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.218      0.062     uTco  inst67 " "    26.218      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.218      0.000 RR  CELL  inst67\|regout " "    26.218      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.576      0.358 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "    26.576      0.358 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.939      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.939      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.123      1.623  F        clock network delay " "    14.123      1.623  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.198      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.198      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.939 " "Data Arrival Time  :    26.939" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.198 " "Data Required Time :    14.198" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.741  " "Slack              :    12.741 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397117225992 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.878      0.401 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.878      0.401 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.256      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.256      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.003      0.401 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.003      0.401 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.381      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.381      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117225993 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226001 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226001 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226001 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226001 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.583  " "Path #1: slack is 11.583 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.431      0.579 FF    IC  inst\|FIFO_CLK\|dataa " "    13.431      0.579 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.601      0.170 FR  CELL  inst\|FIFO_CLK\|combout " "    13.601      0.170 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.497      0.896 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    14.497      0.896 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.497      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    14.497      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.920      0.423 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    14.920      0.423 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.230      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    15.230      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    25.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    25.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.931      0.579 RR    IC  inst\|FIFO_CLK\|dataa " "    25.931      0.579 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.101      0.170 RF  CELL  inst\|FIFO_CLK\|combout " "    26.101      0.170 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.997      0.896 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    26.997      0.896 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.997      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    26.997      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.420      0.423 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    27.420      0.423 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.730      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    27.730      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.583 " "Slack            :    11.583" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226002 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.150      0.150 RR    IC  inst\|WRITE_fbTEN\|datac " "     0.150      0.150 RR    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.244      0.094 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.244      0.094 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.364      0.120 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.364      0.120 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.742      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.650      0.150 FF    IC  inst\|WRITE_fbTEN\|datac " "    12.650      0.150 FF    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.744      0.094 FF  CELL  inst\|WRITE_fbTEN\|combout " "    12.744      0.094 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.864      0.120 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    12.864      0.120 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.242      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    13.242      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226003 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226004 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226004 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226004 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226004 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.650      0.650 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.650      0.650 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.650      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.650      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.074      0.424 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     1.074      0.424 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.452      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.452      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.150      0.650 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.150      0.650 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.150      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.150      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.574      0.424 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.574      0.424 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.952      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.952      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226005 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226006 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226006 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226006 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226006 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.337      0.837 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.337      0.837 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.337      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.337      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.745      0.408 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.745      0.408 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.123      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.123      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.837      0.837 RR    IC  inst85~clkctrl\|inclk\[0\] " "    25.837      0.837 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.837      0.000 RR  CELL  inst85~clkctrl\|outclk " "    25.837      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.245      0.408 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.245      0.408 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.623      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.623      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226007 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226008 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.750      0.398 RR    IC  inst7\|FINAL_STATE\|clk " "     0.750      0.398 RR    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.128      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "     1.128      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.750      0.398 FF    IC  inst7\|FINAL_STATE\|clk " "    25.750      0.398 FF    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.128      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "    26.128      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226009 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226015 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226015 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.929      0.577 FF    IC  inst\|FIFO_CLK\|datab " "    50.929      0.577 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.096      0.167 FR  CELL  inst\|FIFO_CLK\|combout " "    51.096      0.167 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.992      0.896 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    51.992      0.896 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.992      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    51.992      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.415      0.423 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.415      0.423 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.725      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.725      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.929      0.577 RR    IC  inst\|FIFO_CLK\|datab " "   100.929      0.577 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.096      0.167 RF  CELL  inst\|FIFO_CLK\|combout " "   101.096      0.167 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.992      0.896 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   101.992      0.896 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.992      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   101.992      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.415      0.423 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.415      0.423 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.725      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.725      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397117226016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397117226184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397117226188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397117226417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:07:06 2014 " "Processing ended: Thu Apr 10 10:07:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397117226417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397117226417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397117226417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397117226417 ""}
