strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96db5390>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a96cd6750>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96d32650>",
		fillcolor=turquoise,
		label="20:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a96d3d4d0>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96d24610>",
		fillcolor=turquoise,
		label="17:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a96cce290>]",
		style=filled,
		typ=Block];
	"17:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7a96cc3fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a96ccecd0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "17:BL"	[cond="['slowena']",
		label="(~slowena)",
		lineno=17];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96cce550>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:IF" -> "19:BL"	[cond="['slowena']",
		label="!((~slowena))",
		lineno=17];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a96d3dd10>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96db5690>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a96cd6bd0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(~reset)",
		lineno=14];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96d24110>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF" -> "16:BL"	[cond="['reset']",
		label="!((~reset))",
		lineno=14];
	"20:IF" -> "20:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=20];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a96d3dc50>",
		fillcolor=turquoise,
		label="22:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a96d27150>]",
		style=filled,
		typ=Block];
	"20:IF" -> "22:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=20];
	"22:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
