

================================================================
== Vitis HLS Report for 'pull_tensor1d'
================================================================
* Date:           Wed Oct  1 20:50:07 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  3.128 us|  3.128 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      780|      780|        14|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 17 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln182 = alloca i32 1"   --->   Operation 18 'alloca' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tsor, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 23 [1/1] (0.28ns)   --->   "%br_ln18 = br void %new.header" [kernel_FFN.cpp:18]   --->   Operation 23 'br' 'br_ln18' <Predicate = true> <Delay = 0.28>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc.split.split"   --->   Operation 24 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc.split"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i1_load = load i10 %i1" [kernel_FFN.cpp:18]   --->   Operation 26 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%i = add i10 %i1_load, i10 1" [kernel_FFN.cpp:18]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%icmp_ln18 = icmp_eq  i10 %i1_load, i10 767" [kernel_FFN.cpp:18]   --->   Operation 28 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.latch.for.inc.split.split, void %last.iter.for.inc.split.split" [kernel_FFN.cpp:18]   --->   Operation 29 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%store_ln18 = store i10 %i, i10 %i1" [kernel_FFN.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.header, void %for.end" [kernel_FFN.cpp:18]   --->   Operation 31 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_tsor_1 = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicFIFOCE_to_tsor_1' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:0.75ns O:0.59ns )   --->   "%tsor_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %tsor"   --->   Operation 33 'read' 'tsor_1' <Predicate = (first_iter_0)> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tsor_1, i32 2, i32 63" [kernel_FFN.cpp:18]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [kernel_FFN.cpp:18]   --->   Operation 35 'sext' 'sext_ln18' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [kernel_FFN.cpp:18]   --->   Operation 36 'getelementptr' 'gmem_addr' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem_addr"   --->   Operation 37 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 38 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.03ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 768" [kernel_FFN.cpp:18]   --->   Operation 39 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln18 = store i64 %sext_ln18, i64 %sext_ln182" [kernel_FFN.cpp:18]   --->   Operation 40 'store' 'store_ln18' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 41 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.12>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln182_load = load i64 %sext_ln182" [kernel_FFN.cpp:18]   --->   Operation 42 'load' 'sext_ln182_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:19]   --->   Operation 43 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_FFN.cpp:18]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [kernel_FFN.cpp:18]   --->   Operation 45 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_res_strm_read = muxlogic"   --->   Operation 46 'muxlogic' 'muxLogicFIFOCE_to_res_strm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] ( I:0.98ns O:0.09ns )   --->   "%res_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_strm" [kernel_FFN.cpp:20]   --->   Operation 47 'read' 'res_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln182_load" [kernel_FFN.cpp:18]   --->   Operation 48 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln20 = muxlogic i32 %res_strm_read"   --->   Operation 49 'muxlogic' 'muxLogicAXIMData_to_write_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln20 = muxlogic i4 15"   --->   Operation 50 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.03ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %res_strm_read, i4 15" [kernel_FFN.cpp:20]   --->   Operation 51 'write' 'write_ln20' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.03>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_27 = muxlogic"   --->   Operation 52 'muxlogic' 'muxLogicAXIMCE_to_empty_27' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 53 [11/11] (1.03ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 53 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 54 [10/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 54 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 55 [9/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 55 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 56 [8/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 56 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 57 [7/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 57 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 58 [6/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 58 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 59 [5/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 59 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 60 [4/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 60 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 61 [3/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 61 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 62 [2/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 62 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.83>
ST_14 : Operation 63 [1/11] (0.83ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 63 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 0.83> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18 = br void %new.latch.for.inc.split.split" [kernel_FFN.cpp:18]   --->   Operation 64 'br' 'br_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.28ns)   --->   "%ret_ln21 = ret" [kernel_FFN.cpp:21]   --->   Operation 65 'ret' 'ret_ln21' <Predicate = (icmp_ln18)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tsor]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                                   (alloca           ) [ 010000000000000]
sext_ln182                           (alloca           ) [ 011100000000000]
specinterface_ln0                    (specinterface    ) [ 000000000000000]
specinterface_ln0                    (specinterface    ) [ 000000000000000]
specinterface_ln0                    (specinterface    ) [ 000000000000000]
store_ln0                            (store            ) [ 000000000000000]
br_ln18                              (br               ) [ 000000000000000]
first_iter_0                         (phi              ) [ 011000000000000]
br_ln0                               (br               ) [ 000000000000000]
i1_load                              (load             ) [ 000000000000000]
i                                    (add              ) [ 000000000000000]
icmp_ln18                            (icmp             ) [ 011111111111111]
br_ln18                              (br               ) [ 000000000000000]
store_ln18                           (store            ) [ 000000000000000]
br_ln18                              (br               ) [ 010000000000000]
muxLogicFIFOCE_to_tsor_1             (muxlogic         ) [ 000000000000000]
tsor_1                               (read             ) [ 000000000000000]
trunc_ln                             (partselect       ) [ 000000000000000]
sext_ln18                            (sext             ) [ 000000000000000]
gmem_addr                            (getelementptr    ) [ 000000000000000]
muxLogicAXIMAddr_to_empty            (muxlogic         ) [ 000000000000000]
muxLogicAXIMBurst_to_empty           (muxlogic         ) [ 000000000000000]
empty                                (writereq         ) [ 000000000000000]
store_ln18                           (store            ) [ 000000000000000]
br_ln0                               (br               ) [ 000000000000000]
sext_ln182_load                      (load             ) [ 000000000000000]
specpipeline_ln19                    (specpipeline     ) [ 000000000000000]
speclooptripcount_ln18               (speclooptripcount) [ 000000000000000]
specloopname_ln18                    (specloopname     ) [ 000000000000000]
muxLogicFIFOCE_to_res_strm_read      (muxlogic         ) [ 000000000000000]
res_strm_read                        (read             ) [ 000000000000000]
gmem_addr_1                          (getelementptr    ) [ 010011111111111]
muxLogicAXIMData_to_write_ln20       (muxlogic         ) [ 000000000000000]
muxLogicAXIMByteEnable_to_write_ln20 (muxlogic         ) [ 000000000000000]
write_ln20                           (write            ) [ 000000000000000]
muxLogicAXIMCE_to_empty_27           (muxlogic         ) [ 000000000000000]
empty_27                             (writeresp        ) [ 000000000000000]
br_ln18                              (br               ) [ 000000000000000]
ret_ln21                             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tsor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln182_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln182/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tsor_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tsor_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="res_strm_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_strm_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_writereq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln20_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="1" slack="0"/>
<pin id="102" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_writeresp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_27/4 "/>
</bind>
</comp>

<comp id="111" class="1005" name="first_iter_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="first_iter_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i1_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln18_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln18_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="muxLogicFIFOCE_to_tsor_1_fu_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_tsor_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="62" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="7" slack="0"/>
<pin id="155" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln18_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="62" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="gmem_addr_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="muxLogicAXIMAddr_to_empty_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="muxLogicAXIMBurst_to_empty_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln18_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="62" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln182_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln182_load/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="muxLogicFIFOCE_to_res_strm_read_fu_187">
<pin_list>
<pin id="188" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_res_strm_read/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="muxLogicAXIMData_to_write_ln20_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln20/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="muxLogicAXIMByteEnable_to_write_ln20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln20/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="muxLogicAXIMCE_to_empty_27_fu_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_empty_27/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="sext_ln182_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182 "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln18_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="223" class="1005" name="gmem_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="84" pin="2"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="78" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="160" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="199"><net_src comp="84" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="70" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="216"><net_src comp="74" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="222"><net_src comp="137" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="189" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
 - Input state : 
	Port: pull_tensor1d : tsor | {2 }
	Port: pull_tensor1d : res_strm | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		first_iter_0 : 1
		br_ln0 : 2
		i1_load : 1
		i : 2
		icmp_ln18 : 2
		br_ln18 : 3
		store_ln18 : 3
		br_ln18 : 3
	State 2
		sext_ln18 : 1
		gmem_addr : 2
		muxLogicAXIMAddr_to_empty : 3
		empty : 3
		store_ln18 : 2
	State 3
		gmem_addr_1 : 1
		write_ln20 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|    add   |                   i_fu_131                  |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln18_fu_137              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|   read   |              tsor_1_read_fu_78              |    0    |    0    |
|          |           res_strm_read_read_fu_84          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| writereq |             empty_writereq_fu_90            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |            write_ln20_write_fu_97           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| writeresp|             grp_writeresp_fu_106            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |       muxLogicFIFOCE_to_tsor_1_fu_148       |    0    |    0    |
|          |       muxLogicAXIMAddr_to_empty_fu_171      |    0    |    0    |
|          |      muxLogicAXIMBurst_to_empty_fu_175      |    0    |    0    |
| muxlogic |    muxLogicFIFOCE_to_res_strm_read_fu_187   |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln20_fu_196    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln20_fu_200 |    0    |    0    |
|          |      muxLogicAXIMCE_to_empty_27_fu_204      |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|               trunc_ln_fu_150               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |               sext_ln18_fu_160              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    14   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|first_iter_0_reg_111|    1   |
| gmem_addr_1_reg_223|   32   |
|     i1_reg_206     |   10   |
|  icmp_ln18_reg_219 |    1   |
| sext_ln182_reg_213 |   64   |
+--------------------+--------+
|        Total       |   108  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   108  |    -   |
+-----------+--------+--------+
|   Total   |   108  |   14   |
+-----------+--------+--------+
