
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadunimap_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401078 <.init>:
  401078:	stp	x29, x30, [sp, #-16]!
  40107c:	mov	x29, sp
  401080:	bl	401400 <ferror@plt+0x60>
  401084:	ldp	x29, x30, [sp], #16
  401088:	ret

Disassembly of section .plt:

0000000000401090 <strlen@plt-0x20>:
  401090:	stp	x16, x30, [sp, #-16]!
  401094:	adrp	x16, 415000 <ferror@plt+0x13c60>
  401098:	ldr	x17, [x16, #4088]
  40109c:	add	x16, x16, #0xff8
  4010a0:	br	x17
  4010a4:	nop
  4010a8:	nop
  4010ac:	nop

00000000004010b0 <strlen@plt>:
  4010b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4010b4:	ldr	x17, [x16]
  4010b8:	add	x16, x16, #0x0
  4010bc:	br	x17

00000000004010c0 <__sprintf_chk@plt>:
  4010c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4010c4:	ldr	x17, [x16, #8]
  4010c8:	add	x16, x16, #0x8
  4010cc:	br	x17

00000000004010d0 <exit@plt>:
  4010d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4010d4:	ldr	x17, [x16, #16]
  4010d8:	add	x16, x16, #0x10
  4010dc:	br	x17

00000000004010e0 <perror@plt>:
  4010e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4010e4:	ldr	x17, [x16, #24]
  4010e8:	add	x16, x16, #0x18
  4010ec:	br	x17

00000000004010f0 <__xpg_strerror_r@plt>:
  4010f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4010f4:	ldr	x17, [x16, #32]
  4010f8:	add	x16, x16, #0x20
  4010fc:	br	x17

0000000000401100 <__snprintf_chk@plt>:
  401100:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401104:	ldr	x17, [x16, #40]
  401108:	add	x16, x16, #0x28
  40110c:	br	x17

0000000000401110 <fclose@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16, #48]
  401118:	add	x16, x16, #0x30
  40111c:	br	x17

0000000000401120 <fopen@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #56]
  401128:	add	x16, x16, #0x38
  40112c:	br	x17

0000000000401130 <malloc@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #64]
  401138:	add	x16, x16, #0x40
  40113c:	br	x17

0000000000401140 <open@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #72]
  401148:	add	x16, x16, #0x48
  40114c:	br	x17

0000000000401150 <popen@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #80]
  401158:	add	x16, x16, #0x50
  40115c:	br	x17

0000000000401160 <strncmp@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #88]
  401168:	add	x16, x16, #0x58
  40116c:	br	x17

0000000000401170 <bindtextdomain@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #96]
  401178:	add	x16, x16, #0x60
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #104]
  401188:	add	x16, x16, #0x68
  40118c:	br	x17

0000000000401190 <__printf_chk@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #112]
  401198:	add	x16, x16, #0x70
  40119c:	br	x17

00000000004011a0 <getopt@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #120]
  4011a8:	add	x16, x16, #0x78
  4011ac:	br	x17

00000000004011b0 <__vfprintf_chk@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #128]
  4011b8:	add	x16, x16, #0x80
  4011bc:	br	x17

00000000004011c0 <calloc@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #136]
  4011c8:	add	x16, x16, #0x88
  4011cc:	br	x17

00000000004011d0 <realloc@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #144]
  4011d8:	add	x16, x16, #0x90
  4011dc:	br	x17

00000000004011e0 <strdup@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #152]
  4011e8:	add	x16, x16, #0x98
  4011ec:	br	x17

00000000004011f0 <strerror@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #160]
  4011f8:	add	x16, x16, #0xa0
  4011fc:	br	x17

0000000000401200 <close@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #168]
  401208:	add	x16, x16, #0xa8
  40120c:	br	x17

0000000000401210 <strrchr@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #176]
  401218:	add	x16, x16, #0xb0
  40121c:	br	x17

0000000000401220 <__gmon_start__@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #184]
  401228:	add	x16, x16, #0xb8
  40122c:	br	x17

0000000000401230 <abort@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #192]
  401238:	add	x16, x16, #0xc0
  40123c:	br	x17

0000000000401240 <access@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #200]
  401248:	add	x16, x16, #0xc8
  40124c:	br	x17

0000000000401250 <feof@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #208]
  401258:	add	x16, x16, #0xd0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #216]
  401268:	add	x16, x16, #0xd8
  40126c:	br	x17

0000000000401270 <__fprintf_chk@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #224]
  401278:	add	x16, x16, #0xe0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #232]
  401288:	add	x16, x16, #0xe8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #240]
  401298:	add	x16, x16, #0xf0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #248]
  4012a8:	add	x16, x16, #0xf8
  4012ac:	br	x17

00000000004012b0 <fread@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #256]
  4012b8:	add	x16, x16, #0x100
  4012bc:	br	x17

00000000004012c0 <free@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #264]
  4012c8:	add	x16, x16, #0x108
  4012cc:	br	x17

00000000004012d0 <scandir@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #272]
  4012d8:	add	x16, x16, #0x110
  4012dc:	br	x17

00000000004012e0 <strndup@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #280]
  4012e8:	add	x16, x16, #0x118
  4012ec:	br	x17

00000000004012f0 <strchr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #288]
  4012f8:	add	x16, x16, #0x120
  4012fc:	br	x17

0000000000401300 <fwrite@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #296]
  401308:	add	x16, x16, #0x128
  40130c:	br	x17

0000000000401310 <isatty@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #304]
  401318:	add	x16, x16, #0x130
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #312]
  401328:	add	x16, x16, #0x138
  40132c:	br	x17

0000000000401330 <strncpy@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #320]
  401338:	add	x16, x16, #0x140
  40133c:	br	x17

0000000000401340 <pclose@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #328]
  401348:	add	x16, x16, #0x148
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #336]
  401358:	add	x16, x16, #0x150
  40135c:	br	x17

0000000000401360 <__xstat@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #344]
  401368:	add	x16, x16, #0x158
  40136c:	br	x17

0000000000401370 <fgets@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #352]
  401378:	add	x16, x16, #0x160
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #360]
  401388:	add	x16, x16, #0x168
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #368]
  401398:	add	x16, x16, #0x170
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #376]
  4013a8:	add	x16, x16, #0x178
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x14bc
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x4508
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x4588
  4013f8:	bl	401180 <__libc_start_main@plt>
  4013fc:	bl	401230 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401220 <__gmon_start__@plt>
  401410:	ret
  401414:	nop
  401418:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40141c:	add	x0, x0, #0x1e0
  401420:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401424:	add	x1, x1, #0x1e0
  401428:	cmp	x1, x0
  40142c:	b.eq	401444 <ferror@plt+0xa4>  // b.none
  401430:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401434:	ldr	x1, [x1, #1448]
  401438:	cbz	x1, 401444 <ferror@plt+0xa4>
  40143c:	mov	x16, x1
  401440:	br	x16
  401444:	ret
  401448:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40144c:	add	x0, x0, #0x1e0
  401450:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401454:	add	x1, x1, #0x1e0
  401458:	sub	x1, x1, x0
  40145c:	lsr	x2, x1, #63
  401460:	add	x1, x2, x1, asr #3
  401464:	cmp	xzr, x1, asr #1
  401468:	asr	x1, x1, #1
  40146c:	b.eq	401484 <ferror@plt+0xe4>  // b.none
  401470:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401474:	ldr	x2, [x2, #1456]
  401478:	cbz	x2, 401484 <ferror@plt+0xe4>
  40147c:	mov	x16, x2
  401480:	br	x16
  401484:	ret
  401488:	stp	x29, x30, [sp, #-32]!
  40148c:	mov	x29, sp
  401490:	str	x19, [sp, #16]
  401494:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401498:	ldrb	w0, [x19, #500]
  40149c:	cbnz	w0, 4014ac <ferror@plt+0x10c>
  4014a0:	bl	401418 <ferror@plt+0x78>
  4014a4:	mov	w0, #0x1                   	// #1
  4014a8:	strb	w0, [x19, #500]
  4014ac:	ldr	x19, [sp, #16]
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	b	401448 <ferror@plt+0xa8>
  4014bc:	stp	x29, x30, [sp, #-64]!
  4014c0:	stp	x24, x23, [sp, #16]
  4014c4:	stp	x22, x21, [sp, #32]
  4014c8:	stp	x20, x19, [sp, #48]
  4014cc:	mov	x29, sp
  4014d0:	ldr	x8, [x1]
  4014d4:	mov	w20, w0
  4014d8:	mov	x19, x1
  4014dc:	mov	x0, x8
  4014e0:	bl	4043b4 <ferror@plt+0x3014>
  4014e4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4014e8:	add	x1, x1, #0x756
  4014ec:	mov	w0, #0x6                   	// #6
  4014f0:	bl	401390 <setlocale@plt>
  4014f4:	adrp	x21, 404000 <ferror@plt+0x2c60>
  4014f8:	add	x21, x21, #0x640
  4014fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401500:	add	x1, x1, #0x644
  401504:	mov	x0, x21
  401508:	bl	401170 <bindtextdomain@plt>
  40150c:	mov	x0, x21
  401510:	bl	401260 <textdomain@plt>
  401514:	cmp	w20, #0x2
  401518:	b.ne	401548 <ferror@plt+0x1a8>  // b.any
  40151c:	ldr	x21, [x19, #8]
  401520:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401524:	add	x1, x1, #0x656
  401528:	mov	x0, x21
  40152c:	bl	401280 <strcmp@plt>
  401530:	cbz	w0, 401640 <ferror@plt+0x2a0>
  401534:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401538:	add	x1, x1, #0x659
  40153c:	mov	x0, x21
  401540:	bl	401280 <strcmp@plt>
  401544:	cbz	w0, 401640 <ferror@plt+0x2a0>
  401548:	adrp	x23, 404000 <ferror@plt+0x2c60>
  40154c:	mov	x22, xzr
  401550:	mov	x21, xzr
  401554:	add	x23, x23, #0x663
  401558:	adrp	x24, 416000 <ferror@plt+0x14c60>
  40155c:	b	401564 <ferror@plt+0x1c4>
  401560:	ldr	x22, [x24, #488]
  401564:	mov	w0, w20
  401568:	mov	x1, x19
  40156c:	mov	x2, x23
  401570:	bl	4011a0 <getopt@plt>
  401574:	cmp	w0, #0x43
  401578:	b.eq	401560 <ferror@plt+0x1c0>  // b.none
  40157c:	cmp	w0, #0x6f
  401580:	b.ne	40158c <ferror@plt+0x1ec>  // b.any
  401584:	ldr	x21, [x24, #488]
  401588:	b	401564 <ferror@plt+0x1c4>
  40158c:	cmn	w0, #0x1
  401590:	b.ne	4015b4 <ferror@plt+0x214>  // b.any
  401594:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401598:	ldr	w8, [x23, #496]
  40159c:	add	w9, w8, #0x1
  4015a0:	cmp	w9, w20
  4015a4:	b.lt	4015b4 <ferror@plt+0x214>  // b.tstop
  4015a8:	cbnz	x21, 4015b8 <ferror@plt+0x218>
  4015ac:	cmp	w8, w20
  4015b0:	b.ne	4015b8 <ferror@plt+0x218>  // b.any
  4015b4:	bl	401644 <ferror@plt+0x2a4>
  4015b8:	mov	x0, x22
  4015bc:	bl	403fa8 <ferror@plt+0x2c08>
  4015c0:	tbz	w0, #31, 4015e8 <ferror@plt+0x248>
  4015c4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4015c8:	add	x1, x1, #0x668
  4015cc:	mov	w2, #0x5                   	// #5
  4015d0:	mov	x0, xzr
  4015d4:	bl	401320 <dcgettext@plt>
  4015d8:	mov	x2, x0
  4015dc:	mov	w0, #0x1                   	// #1
  4015e0:	mov	w1, wzr
  4015e4:	bl	4042dc <ferror@plt+0x2f3c>
  4015e8:	mov	w22, w0
  4015ec:	cbz	x21, 401610 <ferror@plt+0x270>
  4015f0:	mov	w0, w22
  4015f4:	mov	x1, x21
  4015f8:	bl	40168c <ferror@plt+0x2ec>
  4015fc:	ldr	w8, [x23, #496]
  401600:	cmp	w8, w20
  401604:	b.ne	401614 <ferror@plt+0x274>  // b.any
  401608:	mov	w0, wzr
  40160c:	bl	4010d0 <exit@plt>
  401610:	ldr	w8, [x23, #496]
  401614:	add	w9, w8, #0x1
  401618:	cmp	w9, w20
  40161c:	b.ne	401628 <ferror@plt+0x288>  // b.any
  401620:	ldr	x1, [x19, w8, sxtw #3]
  401624:	b	401630 <ferror@plt+0x290>
  401628:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40162c:	add	x1, x1, #0x638
  401630:	mov	w0, w22
  401634:	bl	4017cc <ferror@plt+0x42c>
  401638:	mov	w0, wzr
  40163c:	bl	4010d0 <exit@plt>
  401640:	bl	4043f4 <ferror@plt+0x3054>
  401644:	stp	x29, x30, [sp, #-32]!
  401648:	str	x19, [sp, #16]
  40164c:	mov	x29, sp
  401650:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401654:	ldr	x19, [x8, #480]
  401658:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40165c:	add	x1, x1, #0x780
  401660:	mov	w2, #0x5                   	// #5
  401664:	mov	x0, xzr
  401668:	bl	401320 <dcgettext@plt>
  40166c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401670:	ldr	x3, [x8, #552]
  401674:	mov	x2, x0
  401678:	mov	w1, #0x1                   	// #1
  40167c:	mov	x0, x19
  401680:	bl	401270 <__fprintf_chk@plt>
  401684:	mov	w0, #0x1                   	// #1
  401688:	bl	4010d0 <exit@plt>
  40168c:	sub	sp, sp, #0x50
  401690:	stp	x29, x30, [sp, #16]
  401694:	str	x23, [sp, #32]
  401698:	stp	x22, x21, [sp, #48]
  40169c:	stp	x20, x19, [sp, #64]
  4016a0:	add	x29, sp, #0x10
  4016a4:	mov	x19, x1
  4016a8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016ac:	mov	w21, w0
  4016b0:	add	x1, x1, #0x72b
  4016b4:	mov	x0, x19
  4016b8:	stp	xzr, xzr, [sp]
  4016bc:	bl	401120 <fopen@plt>
  4016c0:	cbz	x0, 4017bc <ferror@plt+0x41c>
  4016c4:	mov	x20, x0
  4016c8:	mov	x1, sp
  4016cc:	mov	w0, w21
  4016d0:	bl	402e34 <ferror@plt+0x1a94>
  4016d4:	cbnz	w0, 4017c4 <ferror@plt+0x424>
  4016d8:	ldrh	w21, [sp]
  4016dc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4016e0:	ldr	x22, [x8, #480]
  4016e4:	adrp	x8, 404000 <ferror@plt+0x2c60>
  4016e8:	adrp	x9, 404000 <ferror@plt+0x2c60>
  4016ec:	add	x8, x8, #0x8f1
  4016f0:	add	x9, x9, #0x8eb
  4016f4:	cmp	w21, #0x1
  4016f8:	csel	x1, x9, x8, eq  // eq = none
  4016fc:	mov	w2, #0x5                   	// #5
  401700:	mov	x0, xzr
  401704:	bl	401320 <dcgettext@plt>
  401708:	adrp	x2, 404000 <ferror@plt+0x2c60>
  40170c:	mov	x4, x0
  401710:	add	x2, x2, #0x8e2
  401714:	mov	w1, #0x1                   	// #1
  401718:	mov	x0, x22
  40171c:	mov	w3, w21
  401720:	bl	401270 <__fprintf_chk@plt>
  401724:	ldrh	w8, [sp]
  401728:	cbz	w8, 40176c <ferror@plt+0x3cc>
  40172c:	ldr	x8, [sp, #8]
  401730:	adrp	x21, 404000 <ferror@plt+0x2c60>
  401734:	mov	x22, xzr
  401738:	add	x21, x21, #0x72d
  40173c:	add	x23, x8, #0x2
  401740:	ldrh	w3, [x23]
  401744:	ldurh	w4, [x23, #-2]
  401748:	mov	w1, #0x1                   	// #1
  40174c:	mov	x0, x20
  401750:	mov	x2, x21
  401754:	bl	401270 <__fprintf_chk@plt>
  401758:	ldrh	w8, [sp]
  40175c:	add	x22, x22, #0x1
  401760:	add	x23, x23, #0x4
  401764:	cmp	x22, x8
  401768:	b.cc	401740 <ferror@plt+0x3a0>  // b.lo, b.ul, b.last
  40176c:	mov	x0, x20
  401770:	bl	401110 <fclose@plt>
  401774:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401778:	ldr	w8, [x8, #504]
  40177c:	cbz	w8, 4017a4 <ferror@plt+0x404>
  401780:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401784:	add	x1, x1, #0x73c
  401788:	mov	w2, #0x5                   	// #5
  40178c:	mov	x0, xzr
  401790:	bl	401320 <dcgettext@plt>
  401794:	mov	x1, x0
  401798:	mov	w0, #0x1                   	// #1
  40179c:	mov	x2, x19
  4017a0:	bl	401190 <__printf_chk@plt>
  4017a4:	ldp	x20, x19, [sp, #64]
  4017a8:	ldp	x22, x21, [sp, #48]
  4017ac:	ldr	x23, [sp, #32]
  4017b0:	ldp	x29, x30, [sp, #16]
  4017b4:	add	sp, sp, #0x50
  4017b8:	ret
  4017bc:	mov	x0, x19
  4017c0:	bl	4010e0 <perror@plt>
  4017c4:	mov	w0, #0x1                   	// #1
  4017c8:	bl	4010d0 <exit@plt>
  4017cc:	stp	x29, x30, [sp, #-96]!
  4017d0:	stp	x28, x27, [sp, #16]
  4017d4:	stp	x26, x25, [sp, #32]
  4017d8:	stp	x24, x23, [sp, #48]
  4017dc:	stp	x22, x21, [sp, #64]
  4017e0:	stp	x20, x19, [sp, #80]
  4017e4:	mov	x29, sp
  4017e8:	sub	sp, sp, #0x10, lsl #12
  4017ec:	sub	sp, sp, #0x30
  4017f0:	mov	w19, w0
  4017f4:	mov	x0, xzr
  4017f8:	mov	x21, x1
  4017fc:	bl	40302c <ferror@plt+0x1c8c>
  401800:	cbz	x0, 401e50 <ferror@plt+0xab0>
  401804:	mov	x27, x0
  401808:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40180c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401810:	add	x1, x1, #0x600
  401814:	add	x2, x2, #0x618
  401818:	mov	x0, x21
  40181c:	mov	x3, x27
  401820:	bl	403164 <ferror@plt+0x1dc4>
  401824:	cbnz	w0, 401e54 <ferror@plt+0xab4>
  401828:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40182c:	ldr	w8, [x8, #504]
  401830:	str	w19, [sp, #4]
  401834:	cbz	w8, 401868 <ferror@plt+0x4c8>
  401838:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40183c:	add	x1, x1, #0x6a0
  401840:	mov	w2, #0x5                   	// #5
  401844:	mov	x0, xzr
  401848:	bl	401320 <dcgettext@plt>
  40184c:	mov	x22, x0
  401850:	mov	x0, x27
  401854:	bl	40311c <ferror@plt+0x1d7c>
  401858:	mov	x2, x0
  40185c:	mov	w0, #0x1                   	// #1
  401860:	mov	x1, x22
  401864:	bl	401190 <__printf_chk@plt>
  401868:	mov	x0, x27
  40186c:	bl	40314c <ferror@plt+0x1dac>
  401870:	mov	x2, x0
  401874:	add	x0, sp, #0x18
  401878:	mov	w1, #0x10000               	// #65536
  40187c:	bl	401370 <fgets@plt>
  401880:	adrp	x28, 416000 <ferror@plt+0x14c60>
  401884:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401888:	cbz	x0, 401c78 <ferror@plt+0x8d8>
  40188c:	adrp	x23, 404000 <ferror@plt+0x2c60>
  401890:	adrp	x19, 404000 <ferror@plt+0x2c60>
  401894:	sub	x24, x29, #0x18
  401898:	adrp	x22, 416000 <ferror@plt+0x14c60>
  40189c:	add	x23, x23, #0x5dc
  4018a0:	add	x19, x19, #0x5b8
  4018a4:	stp	x21, x27, [sp, #8]
  4018a8:	b	4018cc <ferror@plt+0x52c>
  4018ac:	str	x25, [x24, #8]
  4018b0:	mov	x0, x27
  4018b4:	bl	40314c <ferror@plt+0x1dac>
  4018b8:	mov	x2, x0
  4018bc:	add	x0, sp, #0x18
  4018c0:	mov	w1, #0x10000               	// #65536
  4018c4:	bl	401370 <fgets@plt>
  4018c8:	cbz	x0, 401c78 <ferror@plt+0x8d8>
  4018cc:	add	x0, sp, #0x18
  4018d0:	mov	w1, #0xa                   	// #10
  4018d4:	bl	4012f0 <strchr@plt>
  4018d8:	cbz	x0, 4018e4 <ferror@plt+0x544>
  4018dc:	strb	wzr, [x0]
  4018e0:	b	40191c <ferror@plt+0x57c>
  4018e4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4018e8:	ldr	x25, [x8, #480]
  4018ec:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	add	x1, x1, #0x6c2
  4018f8:	bl	401320 <dcgettext@plt>
  4018fc:	mov	x26, x0
  401900:	bl	4043e8 <ferror@plt+0x3048>
  401904:	mov	x3, x0
  401908:	mov	w1, #0x1                   	// #1
  40190c:	mov	x0, x25
  401910:	mov	x2, x26
  401914:	mov	x4, x21
  401918:	bl	401270 <__fprintf_chk@plt>
  40191c:	add	x25, sp, #0x18
  401920:	ldrb	w8, [x25]
  401924:	str	x25, [x24, #8]
  401928:	cmp	w8, #0x23
  40192c:	b.hi	401948 <ferror@plt+0x5a8>  // b.pmore
  401930:	adr	x9, 4018b0 <ferror@plt+0x510>
  401934:	ldrb	w10, [x19, x8]
  401938:	add	x9, x9, x10, lsl #2
  40193c:	br	x9
  401940:	add	x25, x25, #0x1
  401944:	b	401920 <ferror@plt+0x580>
  401948:	sub	x1, x29, #0x18
  40194c:	mov	x0, x25
  401950:	mov	w2, wzr
  401954:	bl	4012a0 <strtol@plt>
  401958:	ldr	x8, [x24]
  40195c:	cmp	x8, x25
  401960:	b.eq	401d1c <ferror@plt+0x97c>  // b.none
  401964:	mov	x25, x0
  401968:	add	x26, x8, #0x1
  40196c:	b	401974 <ferror@plt+0x5d4>
  401970:	add	x26, x26, #0x1
  401974:	sub	x27, x26, #0x1
  401978:	str	x27, [x24, #8]
  40197c:	ldurb	w8, [x26, #-1]
  401980:	cmp	w8, #0x9
  401984:	b.eq	401970 <ferror@plt+0x5d0>  // b.none
  401988:	cmp	w8, #0x20
  40198c:	b.eq	401970 <ferror@plt+0x5d0>  // b.none
  401990:	cmp	w8, #0x2d
  401994:	b.ne	4019c4 <ferror@plt+0x624>  // b.any
  401998:	sub	x1, x29, #0x18
  40199c:	mov	x0, x26
  4019a0:	mov	w2, wzr
  4019a4:	str	x26, [x24, #8]
  4019a8:	bl	4012a0 <strtol@plt>
  4019ac:	ldr	x27, [x24]
  4019b0:	cmp	x27, x26
  4019b4:	b.eq	401d1c <ferror@plt+0x97c>  // b.none
  4019b8:	mov	x26, x0
  4019bc:	str	x27, [x24, #8]
  4019c0:	b	4019c8 <ferror@plt+0x628>
  4019c4:	mov	w26, wzr
  4019c8:	cmp	w25, #0x200
  4019cc:	b.cs	401d88 <ferror@plt+0x9e8>  // b.hs, b.nlast
  4019d0:	cbz	w26, 401ad8 <ferror@plt+0x738>
  4019d4:	subs	w21, w26, w25
  4019d8:	b.lt	401d54 <ferror@plt+0x9b4>  // b.tstop
  4019dc:	cmp	w26, #0x1ff
  4019e0:	b.le	4019f0 <ferror@plt+0x650>
  4019e4:	b	401d54 <ferror@plt+0x9b4>
  4019e8:	add	x27, x27, #0x1
  4019ec:	str	x27, [x24, #8]
  4019f0:	ldrb	w8, [x27]
  4019f4:	cmp	w8, #0x20
  4019f8:	b.eq	4019e8 <ferror@plt+0x648>  // b.none
  4019fc:	cmp	w8, #0x9
  401a00:	b.eq	4019e8 <ferror@plt+0x648>  // b.none
  401a04:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401a08:	mov	w2, #0x4                   	// #4
  401a0c:	mov	x0, x27
  401a10:	add	x1, x1, #0x822
  401a14:	bl	401160 <strncmp@plt>
  401a18:	cbz	w0, 401b44 <ferror@plt+0x7a4>
  401a1c:	sub	x0, x29, #0x10
  401a20:	bl	40202c <ferror@plt+0xc8c>
  401a24:	ldr	x9, [x24, #8]
  401a28:	mov	w27, w0
  401a2c:	b	401a34 <ferror@plt+0x694>
  401a30:	add	x9, x9, #0x1
  401a34:	ldrb	w8, [x9]
  401a38:	cmp	w8, #0x9
  401a3c:	b.eq	401a30 <ferror@plt+0x690>  // b.none
  401a40:	cmp	w8, #0x20
  401a44:	b.eq	401a30 <ferror@plt+0x690>  // b.none
  401a48:	cmp	w8, #0x2d
  401a4c:	b.ne	401bac <ferror@plt+0x80c>  // b.any
  401a50:	add	x8, x9, #0x1
  401a54:	sub	x0, x29, #0x10
  401a58:	str	x8, [x24, #8]
  401a5c:	bl	40202c <ferror@plt+0xc8c>
  401a60:	orr	w8, w0, w27
  401a64:	tbnz	w8, #31, 401dc4 <ferror@plt+0xa24>
  401a68:	sub	w8, w0, w27
  401a6c:	cmp	w8, w21
  401a70:	b.ne	401e04 <ferror@plt+0xa64>  // b.any
  401a74:	ldr	w8, [x28, #516]
  401a78:	ldr	x21, [sp, #8]
  401a7c:	b	401ac4 <ferror@plt+0x724>
  401a80:	ldr	x0, [x20, #536]
  401a84:	add	w8, w8, #0x1, lsl #12
  401a88:	sxtw	x1, w8
  401a8c:	str	w8, [x22, #544]
  401a90:	bl	404498 <ferror@plt+0x30f8>
  401a94:	ldr	w8, [x28, #516]
  401a98:	str	x0, [x20, #536]
  401a9c:	add	x9, x0, w8, sxtw #2
  401aa0:	strh	w25, [x9, #2]
  401aa4:	strh	w27, [x9]
  401aa8:	add	w9, w25, #0x1
  401aac:	add	w8, w8, #0x1
  401ab0:	cmp	w25, w26
  401ab4:	add	w27, w27, #0x1
  401ab8:	mov	w25, w9
  401abc:	str	w8, [x28, #516]
  401ac0:	b.ge	401c10 <ferror@plt+0x870>  // b.tcont
  401ac4:	ldr	w9, [x22, #544]
  401ac8:	cmp	w8, w9
  401acc:	b.eq	401a80 <ferror@plt+0x6e0>  // b.none
  401ad0:	ldr	x0, [x20, #536]
  401ad4:	b	401a9c <ferror@plt+0x6fc>
  401ad8:	sub	x0, x29, #0x10
  401adc:	bl	40202c <ferror@plt+0xc8c>
  401ae0:	tbnz	w0, #31, 401c10 <ferror@plt+0x870>
  401ae4:	mov	w26, w0
  401ae8:	b	401b2c <ferror@plt+0x78c>
  401aec:	ldr	x0, [x20, #536]
  401af0:	sxtw	x8, w8
  401af4:	add	x1, x8, #0x1, lsl #12
  401af8:	str	w1, [x22, #544]
  401afc:	bl	404498 <ferror@plt+0x30f8>
  401b00:	ldr	w8, [x28, #516]
  401b04:	str	x0, [x20, #536]
  401b08:	add	x9, x0, w8, sxtw #2
  401b0c:	add	w8, w8, #0x1
  401b10:	sub	x0, x29, #0x10
  401b14:	strh	w25, [x9, #2]
  401b18:	strh	w26, [x9]
  401b1c:	str	w8, [x28, #516]
  401b20:	bl	40202c <ferror@plt+0xc8c>
  401b24:	mov	w26, w0
  401b28:	tbnz	w0, #31, 401c10 <ferror@plt+0x870>
  401b2c:	ldr	w8, [x28, #516]
  401b30:	ldr	w9, [x22, #544]
  401b34:	cmp	w8, w9
  401b38:	b.eq	401aec <ferror@plt+0x74c>  // b.none
  401b3c:	ldr	x0, [x20, #536]
  401b40:	b	401b08 <ferror@plt+0x768>
  401b44:	ldr	w8, [x28, #516]
  401b48:	ldr	x21, [sp, #8]
  401b4c:	add	x9, x27, #0x4
  401b50:	str	x9, [x24, #8]
  401b54:	b	401b98 <ferror@plt+0x7f8>
  401b58:	ldr	x0, [x20, #536]
  401b5c:	add	w8, w8, #0x1, lsl #12
  401b60:	sxtw	x1, w8
  401b64:	str	w8, [x22, #544]
  401b68:	bl	404498 <ferror@plt+0x30f8>
  401b6c:	ldr	w8, [x28, #516]
  401b70:	str	x0, [x20, #536]
  401b74:	add	x9, x0, w8, sxtw #2
  401b78:	strh	w25, [x9, #2]
  401b7c:	strh	w25, [x9]
  401b80:	add	w9, w25, #0x1
  401b84:	add	w8, w8, #0x1
  401b88:	cmp	w25, w26
  401b8c:	mov	w25, w9
  401b90:	str	w8, [x28, #516]
  401b94:	b.ge	401c10 <ferror@plt+0x870>  // b.tcont
  401b98:	ldr	w9, [x22, #544]
  401b9c:	cmp	w8, w9
  401ba0:	b.eq	401b58 <ferror@plt+0x7b8>  // b.none
  401ba4:	ldr	x0, [x20, #536]
  401ba8:	b	401b74 <ferror@plt+0x7d4>
  401bac:	ldr	w8, [x28, #516]
  401bb0:	ldr	x21, [sp, #8]
  401bb4:	str	x9, [x24, #8]
  401bb8:	b	401bfc <ferror@plt+0x85c>
  401bbc:	ldr	x0, [x20, #536]
  401bc0:	add	w8, w8, #0x1, lsl #12
  401bc4:	sxtw	x1, w8
  401bc8:	str	w8, [x22, #544]
  401bcc:	bl	404498 <ferror@plt+0x30f8>
  401bd0:	ldr	w8, [x28, #516]
  401bd4:	str	x0, [x20, #536]
  401bd8:	add	x9, x0, w8, sxtw #2
  401bdc:	strh	w25, [x9, #2]
  401be0:	strh	w27, [x9]
  401be4:	add	w9, w25, #0x1
  401be8:	add	w8, w8, #0x1
  401bec:	cmp	w25, w26
  401bf0:	mov	w25, w9
  401bf4:	str	w8, [x28, #516]
  401bf8:	b.ge	401c10 <ferror@plt+0x870>  // b.tcont
  401bfc:	ldr	w9, [x22, #544]
  401c00:	cmp	w8, w9
  401c04:	b.eq	401bbc <ferror@plt+0x81c>  // b.none
  401c08:	ldr	x0, [x20, #536]
  401c0c:	b	401bd8 <ferror@plt+0x838>
  401c10:	ldr	x25, [x24, #8]
  401c14:	ldr	x27, [sp, #16]
  401c18:	ldrb	w8, [x25]
  401c1c:	cmp	w8, #0x23
  401c20:	b.hi	401c3c <ferror@plt+0x89c>  // b.pmore
  401c24:	adr	x9, 4018ac <ferror@plt+0x50c>
  401c28:	ldrb	w10, [x23, x8]
  401c2c:	add	x9, x9, x10, lsl #2
  401c30:	br	x9
  401c34:	add	x25, x25, #0x1
  401c38:	b	401c18 <ferror@plt+0x878>
  401c3c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c40:	ldr	x26, [x8, #480]
  401c44:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	add	x1, x1, #0x8c2
  401c54:	str	x25, [x24, #8]
  401c58:	bl	401320 <dcgettext@plt>
  401c5c:	mov	x2, x0
  401c60:	mov	w1, #0x1                   	// #1
  401c64:	mov	x0, x26
  401c68:	mov	x3, x21
  401c6c:	mov	x4, x25
  401c70:	bl	401270 <__fprintf_chk@plt>
  401c74:	b	4018b0 <ferror@plt+0x510>
  401c78:	mov	x0, x27
  401c7c:	bl	403084 <ferror@plt+0x1ce4>
  401c80:	adrp	x9, 416000 <ferror@plt+0x14c60>
  401c84:	ldr	w8, [x28, #516]
  401c88:	ldr	w9, [x9, #508]
  401c8c:	orr	w9, w9, w8
  401c90:	cbz	w9, 401cc0 <ferror@plt+0x920>
  401c94:	ldr	x9, [x20, #536]
  401c98:	ldr	w0, [sp, #4]
  401c9c:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401ca0:	add	x2, x2, #0x208
  401ca4:	mov	x1, xzr
  401ca8:	strh	w8, [x2]
  401cac:	str	x9, [x2, #8]
  401cb0:	bl	402f5c <ferror@plt+0x1bbc>
  401cb4:	cbnz	w0, 401e64 <ferror@plt+0xac4>
  401cb8:	str	wzr, [x28, #516]
  401cbc:	b	401cf8 <ferror@plt+0x958>
  401cc0:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cc4:	ldr	x19, [x8, #480]
  401cc8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ccc:	add	x1, x1, #0x6e2
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	mov	x0, xzr
  401cd8:	bl	401320 <dcgettext@plt>
  401cdc:	mov	x20, x0
  401ce0:	bl	4043e8 <ferror@plt+0x3048>
  401ce4:	mov	x3, x0
  401ce8:	mov	w1, #0x1                   	// #1
  401cec:	mov	x0, x19
  401cf0:	mov	x2, x20
  401cf4:	bl	401270 <__fprintf_chk@plt>
  401cf8:	add	sp, sp, #0x10, lsl #12
  401cfc:	add	sp, sp, #0x30
  401d00:	ldp	x20, x19, [sp, #80]
  401d04:	ldp	x22, x21, [sp, #64]
  401d08:	ldp	x24, x23, [sp, #48]
  401d0c:	ldp	x26, x25, [sp, #32]
  401d10:	ldp	x28, x27, [sp, #16]
  401d14:	ldp	x29, x30, [sp], #96
  401d18:	ret
  401d1c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d20:	ldr	x19, [x8, #480]
  401d24:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d28:	add	x1, x1, #0x7c0
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401320 <dcgettext@plt>
  401d38:	mov	x2, x0
  401d3c:	add	x3, sp, #0x18
  401d40:	mov	w1, #0x1                   	// #1
  401d44:	mov	x0, x19
  401d48:	bl	401270 <__fprintf_chk@plt>
  401d4c:	mov	w0, #0x41                  	// #65
  401d50:	bl	4010d0 <exit@plt>
  401d54:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d58:	ldr	x20, [x8, #480]
  401d5c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d60:	add	x1, x1, #0x805
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	mov	x0, xzr
  401d6c:	bl	401320 <dcgettext@plt>
  401d70:	ldr	x3, [sp, #8]
  401d74:	mov	x2, x0
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	mov	x0, x20
  401d80:	mov	w4, w26
  401d84:	b	401db8 <ferror@plt+0xa18>
  401d88:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d8c:	ldr	x20, [x8, #480]
  401d90:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d94:	add	x1, x1, #0x7d4
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	mov	x0, xzr
  401da0:	bl	401320 <dcgettext@plt>
  401da4:	mov	x2, x0
  401da8:	mov	w1, #0x1                   	// #1
  401dac:	mov	x0, x20
  401db0:	mov	x3, x21
  401db4:	mov	w4, w25
  401db8:	bl	401270 <__fprintf_chk@plt>
  401dbc:	mov	w0, #0x41                  	// #65
  401dc0:	bl	4010d0 <exit@plt>
  401dc4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401dc8:	ldr	x20, [x8, #480]
  401dcc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401dd0:	add	x1, x1, #0x827
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401320 <dcgettext@plt>
  401de0:	ldr	x3, [sp, #8]
  401de4:	mov	x2, x0
  401de8:	mov	w1, #0x1                   	// #1
  401dec:	mov	x0, x20
  401df0:	mov	w4, w25
  401df4:	mov	w5, w26
  401df8:	bl	401270 <__fprintf_chk@plt>
  401dfc:	mov	w0, #0x41                  	// #65
  401e00:	bl	4010d0 <exit@plt>
  401e04:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401e08:	ldr	x20, [x8, #480]
  401e0c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401e10:	add	x1, x1, #0x86d
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	w21, w0
  401e1c:	mov	x0, xzr
  401e20:	bl	401320 <dcgettext@plt>
  401e24:	ldr	x3, [sp, #8]
  401e28:	mov	x2, x0
  401e2c:	mov	w1, #0x1                   	// #1
  401e30:	mov	x0, x20
  401e34:	mov	w4, w27
  401e38:	mov	w5, w21
  401e3c:	mov	w6, w25
  401e40:	mov	w7, w26
  401e44:	bl	401270 <__fprintf_chk@plt>
  401e48:	mov	w0, #0x41                  	// #65
  401e4c:	bl	4010d0 <exit@plt>
  401e50:	bl	404434 <ferror@plt+0x3094>
  401e54:	mov	x0, x21
  401e58:	bl	4010e0 <perror@plt>
  401e5c:	mov	w0, #0x42                  	// #66
  401e60:	bl	4010d0 <exit@plt>
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	4010d0 <exit@plt>
  401e6c:	sub	sp, sp, #0x70
  401e70:	stp	x29, x30, [sp, #16]
  401e74:	stp	x28, x27, [sp, #32]
  401e78:	stp	x26, x25, [sp, #48]
  401e7c:	stp	x24, x23, [sp, #64]
  401e80:	stp	x22, x21, [sp, #80]
  401e84:	stp	x20, x19, [sp, #96]
  401e88:	add	x29, sp, #0x10
  401e8c:	mov	x21, x1
  401e90:	mov	x1, sp
  401e94:	mov	w19, w3
  401e98:	mov	w20, w2
  401e9c:	stp	xzr, xzr, [sp]
  401ea0:	bl	402e34 <ferror@plt+0x1a94>
  401ea4:	cbnz	w0, 402024 <ferror@plt+0xc84>
  401ea8:	ldrh	w22, [sp]
  401eac:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401eb0:	ldr	x23, [x8, #480]
  401eb4:	adrp	x8, 404000 <ferror@plt+0x2c60>
  401eb8:	adrp	x9, 404000 <ferror@plt+0x2c60>
  401ebc:	add	x8, x8, #0x8f1
  401ec0:	add	x9, x9, #0x8eb
  401ec4:	cmp	w22, #0x1
  401ec8:	csel	x1, x9, x8, eq  // eq = none
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	mov	x0, xzr
  401ed4:	bl	401320 <dcgettext@plt>
  401ed8:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401edc:	mov	x4, x0
  401ee0:	add	x2, x2, #0x8e2
  401ee4:	mov	w1, #0x1                   	// #1
  401ee8:	mov	x0, x23
  401eec:	mov	w3, w22
  401ef0:	bl	401270 <__fprintf_chk@plt>
  401ef4:	adrp	x25, 416000 <ferror@plt+0x14c60>
  401ef8:	ldr	w8, [x25, #512]
  401efc:	cmp	w8, #0x0
  401f00:	cset	w8, ne  // ne = any
  401f04:	cmp	w20, #0x1
  401f08:	b.lt	401fc4 <ferror@plt+0xc24>  // b.tstop
  401f0c:	ldr	x26, [sp, #8]
  401f10:	adrp	x23, 404000 <ferror@plt+0x2c60>
  401f14:	adrp	x24, 404000 <ferror@plt+0x2c60>
  401f18:	mov	w22, wzr
  401f1c:	add	x23, x23, #0x757
  401f20:	add	x24, x24, #0x764
  401f24:	b	401f50 <ferror@plt+0xbb0>
  401f28:	mov	x0, x21
  401f2c:	mov	w1, wzr
  401f30:	mov	w2, w19
  401f34:	bl	402858 <ferror@plt+0x14b8>
  401f38:	ldr	w8, [x25, #512]
  401f3c:	add	w22, w22, #0x1
  401f40:	cmp	w8, #0x0
  401f44:	cset	w8, ne  // ne = any
  401f48:	cmp	w22, w20
  401f4c:	b.eq	401fc4 <ferror@plt+0xc24>  // b.none
  401f50:	tbz	w8, #0, 401f64 <ferror@plt+0xbc4>
  401f54:	mov	w0, #0x1                   	// #1
  401f58:	mov	x1, x23
  401f5c:	mov	w2, w22
  401f60:	bl	401190 <__printf_chk@plt>
  401f64:	ldrh	w8, [sp]
  401f68:	cbz	w8, 401f28 <ferror@plt+0xb88>
  401f6c:	mov	x27, xzr
  401f70:	mov	x28, x26
  401f74:	b	401f9c <ferror@plt+0xbfc>
  401f78:	ldrh	w1, [x28]
  401f7c:	mov	x0, x21
  401f80:	mov	w2, w19
  401f84:	bl	4026c0 <ferror@plt+0x1320>
  401f88:	ldrh	w8, [sp]
  401f8c:	add	x27, x27, #0x1
  401f90:	cmp	x27, w8, uxth
  401f94:	add	x28, x28, #0x4
  401f98:	b.cs	401f28 <ferror@plt+0xb88>  // b.hs, b.nlast
  401f9c:	ldrh	w9, [x28, #2]
  401fa0:	cmp	w22, w9
  401fa4:	b.ne	401f8c <ferror@plt+0xbec>  // b.any
  401fa8:	ldr	w8, [x25, #512]
  401fac:	cbz	w8, 401f78 <ferror@plt+0xbd8>
  401fb0:	ldrh	w2, [x28]
  401fb4:	mov	w0, #0x1                   	// #1
  401fb8:	mov	x1, x24
  401fbc:	bl	401190 <__printf_chk@plt>
  401fc0:	b	401f78 <ferror@plt+0xbd8>
  401fc4:	cbz	w8, 401fd8 <ferror@plt+0xc38>
  401fc8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fcc:	add	x1, x1, #0x755
  401fd0:	mov	w0, #0x1                   	// #1
  401fd4:	bl	401190 <__printf_chk@plt>
  401fd8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401fdc:	ldr	w8, [x8, #504]
  401fe0:	cbz	w8, 402004 <ferror@plt+0xc64>
  401fe4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fe8:	add	x1, x1, #0x76a
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	mov	x0, xzr
  401ff4:	bl	401320 <dcgettext@plt>
  401ff8:	mov	x1, x0
  401ffc:	mov	w0, #0x1                   	// #1
  402000:	bl	401190 <__printf_chk@plt>
  402004:	ldp	x20, x19, [sp, #96]
  402008:	ldp	x22, x21, [sp, #80]
  40200c:	ldp	x24, x23, [sp, #64]
  402010:	ldp	x26, x25, [sp, #48]
  402014:	ldp	x28, x27, [sp, #32]
  402018:	ldp	x29, x30, [sp, #16]
  40201c:	add	sp, sp, #0x70
  402020:	ret
  402024:	mov	w0, #0x1                   	// #1
  402028:	bl	4010d0 <exit@plt>
  40202c:	stp	x29, x30, [sp, #-32]!
  402030:	stp	x20, x19, [sp, #16]
  402034:	mov	x29, sp
  402038:	ldr	x8, [x0]
  40203c:	mov	x19, x0
  402040:	add	x20, x8, #0x6
  402044:	b	40204c <ferror@plt+0xcac>
  402048:	add	x20, x20, #0x1
  40204c:	ldurb	w8, [x20, #-6]
  402050:	cmp	w8, #0x9
  402054:	b.eq	402048 <ferror@plt+0xca8>  // b.none
  402058:	cmp	w8, #0x20
  40205c:	b.eq	402048 <ferror@plt+0xca8>  // b.none
  402060:	cmp	w8, #0x55
  402064:	b.ne	4020d0 <ferror@plt+0xd30>  // b.any
  402068:	ldurb	w8, [x20, #-5]
  40206c:	cmp	w8, #0x2b
  402070:	b.ne	4020d0 <ferror@plt+0xd30>  // b.any
  402074:	bl	401290 <__ctype_b_loc@plt>
  402078:	ldr	x8, [x0]
  40207c:	mov	x0, x20
  402080:	ldrb	w9, [x0, #-4]!
  402084:	ldrh	w9, [x8, x9, lsl #1]
  402088:	tbz	w9, #12, 4020d0 <ferror@plt+0xd30>
  40208c:	ldurb	w9, [x20, #-3]
  402090:	ldrh	w9, [x8, x9, lsl #1]
  402094:	tbz	w9, #12, 4020d0 <ferror@plt+0xd30>
  402098:	ldurb	w9, [x20, #-2]
  40209c:	ldrh	w9, [x8, x9, lsl #1]
  4020a0:	tbz	w9, #12, 4020d0 <ferror@plt+0xd30>
  4020a4:	ldurb	w9, [x20, #-1]
  4020a8:	ldrh	w9, [x8, x9, lsl #1]
  4020ac:	tbz	w9, #12, 4020d0 <ferror@plt+0xd30>
  4020b0:	ldrb	w9, [x20]
  4020b4:	ldrh	w8, [x8, x9, lsl #1]
  4020b8:	tbnz	w8, #12, 4020d0 <ferror@plt+0xd30>
  4020bc:	mov	w2, #0x10                  	// #16
  4020c0:	mov	x1, xzr
  4020c4:	str	x20, [x19]
  4020c8:	bl	4012a0 <strtol@plt>
  4020cc:	b	4020d4 <ferror@plt+0xd34>
  4020d0:	mov	w0, #0xffffffff            	// #-1
  4020d4:	ldp	x20, x19, [sp, #16]
  4020d8:	ldp	x29, x30, [sp], #32
  4020dc:	ret
  4020e0:	sub	sp, sp, #0xb0
  4020e4:	stp	x29, x30, [sp, #80]
  4020e8:	stp	x28, x27, [sp, #96]
  4020ec:	stp	x26, x25, [sp, #112]
  4020f0:	stp	x24, x23, [sp, #128]
  4020f4:	stp	x22, x21, [sp, #144]
  4020f8:	stp	x20, x19, [sp, #160]
  4020fc:	add	x29, sp, #0x50
  402100:	mov	x23, x6
  402104:	mov	x24, x4
  402108:	mov	x25, x3
  40210c:	mov	x27, x2
  402110:	mov	x26, x1
  402114:	stp	x7, x5, [sp, #8]
  402118:	cbz	x0, 4021a0 <ferror@plt+0xe00>
  40211c:	mov	x28, x0
  402120:	mov	w0, #0x4000                	// #16384
  402124:	mov	w21, #0x4000                	// #16384
  402128:	bl	40447c <ferror@plt+0x30dc>
  40212c:	mov	x20, x0
  402130:	mov	x19, xzr
  402134:	cmp	x19, x21
  402138:	b.cc	402150 <ferror@plt+0xdb0>  // b.lo, b.ul, b.last
  40213c:	lsl	x21, x21, #1
  402140:	mov	x0, x20
  402144:	mov	x1, x21
  402148:	bl	404498 <ferror@plt+0x30f8>
  40214c:	mov	x20, x0
  402150:	add	x0, x20, x19
  402154:	sub	x2, x21, x19
  402158:	mov	w1, #0x1                   	// #1
  40215c:	mov	x3, x28
  402160:	bl	4012b0 <fread@plt>
  402164:	mov	x22, x0
  402168:	mov	x0, x28
  40216c:	bl	4013a0 <ferror@plt>
  402170:	cbnz	w0, 402540 <ferror@plt+0x11a0>
  402174:	mov	x0, x28
  402178:	add	x19, x22, x19
  40217c:	bl	401250 <feof@plt>
  402180:	cbz	w0, 402134 <ferror@plt+0xd94>
  402184:	cbz	x26, 40218c <ferror@plt+0xdec>
  402188:	str	x20, [x26]
  40218c:	cbz	x27, 402194 <ferror@plt+0xdf4>
  402190:	str	w19, [x27]
  402194:	cmp	x19, #0x4
  402198:	b.cc	402494 <ferror@plt+0x10f4>  // b.lo, b.ul, b.last
  40219c:	b	4021b8 <ferror@plt+0xe18>
  4021a0:	cbz	x26, 4025c0 <ferror@plt+0x1220>
  4021a4:	cbz	x27, 4025c0 <ferror@plt+0x1220>
  4021a8:	ldr	x20, [x26]
  4021ac:	ldrsw	x19, [x27]
  4021b0:	cmp	x19, #0x4
  4021b4:	b.cc	402494 <ferror@plt+0x10f4>  // b.lo, b.ul, b.last
  4021b8:	ldrb	w8, [x20]
  4021bc:	cmp	w8, #0x36
  4021c0:	b.ne	40241c <ferror@plt+0x107c>  // b.any
  4021c4:	ldrb	w9, [x20, #1]
  4021c8:	cmp	w9, #0x4
  4021cc:	b.ne	40241c <ferror@plt+0x107c>  // b.any
  4021d0:	ldrb	w8, [x20, #2]
  4021d4:	cmp	w8, #0x6
  4021d8:	b.cs	40263c <ferror@plt+0x129c>  // b.hs, b.nlast
  4021dc:	ldrb	w9, [x20, #3]
  4021e0:	tst	w8, #0x1
  4021e4:	mov	w10, #0x200                 	// #512
  4021e8:	mov	w11, #0x100                 	// #256
  4021ec:	mov	w22, wzr
  4021f0:	csel	x11, x11, x10, eq  // eq = none
  4021f4:	and	w27, w8, #0x6
  4021f8:	mov	w8, #0x8                   	// #8
  4021fc:	mov	w21, #0x4                   	// #4
  402200:	cbz	x9, 402488 <ferror@plt+0x10e8>
  402204:	mul	x28, x9, x11
  402208:	add	x9, x21, x28
  40220c:	cmp	x9, x19
  402210:	str	x11, [sp, #24]
  402214:	b.hi	4025fc <ferror@plt+0x125c>  // b.pmore
  402218:	cbnz	w27, 402224 <ferror@plt+0xe84>
  40221c:	cmp	x9, x19
  402220:	b.ne	4025fc <ferror@plt+0x125c>  // b.any
  402224:	cbz	x26, 402238 <ferror@plt+0xe98>
  402228:	cbz	x25, 402238 <ferror@plt+0xe98>
  40222c:	ldr	x9, [x26]
  402230:	add	x9, x9, x21
  402234:	str	x9, [x25]
  402238:	cbz	x24, 402240 <ferror@plt+0xea0>
  40223c:	str	w28, [x24]
  402240:	ldr	x24, [x29, #96]
  402244:	cbz	x23, 402250 <ferror@plt+0xeb0>
  402248:	ldr	x9, [sp, #24]
  40224c:	str	w9, [x23]
  402250:	ldr	x9, [sp, #16]
  402254:	cbz	x9, 40225c <ferror@plt+0xebc>
  402258:	str	w8, [x9]
  40225c:	cbz	x24, 4024e4 <ferror@plt+0x1144>
  402260:	ldr	x8, [sp, #8]
  402264:	ldr	x23, [sp, #24]
  402268:	ldr	x0, [x24]
  40226c:	sxtw	x25, w8
  402270:	add	x8, x23, x25
  402274:	add	x8, x8, x8, lsl #1
  402278:	lsl	x1, x8, #3
  40227c:	bl	404498 <ferror@plt+0x30f8>
  402280:	str	x0, [x24]
  402284:	cbz	w27, 4024cc <ferror@plt+0x112c>
  402288:	add	x8, x20, x21
  40228c:	mov	w9, #0x18                  	// #24
  402290:	add	x8, x8, x28
  402294:	madd	x9, x25, x9, x0
  402298:	str	x25, [sp, #16]
  40229c:	str	x8, [sp, #32]
  4022a0:	stp	x9, xzr, [x9, #8]
  4022a4:	str	xzr, [x9]
  4022a8:	ldr	x8, [sp, #32]
  4022ac:	add	x25, x20, x19
  4022b0:	cmp	x25, x8
  4022b4:	b.eq	402410 <ferror@plt+0x1070>  // b.none
  4022b8:	mov	x26, xzr
  4022bc:	add	x21, x9, #0x8
  4022c0:	mov	w27, #0xfffe                	// #65534
  4022c4:	mov	w28, #0xffff                	// #65535
  4022c8:	mov	w23, wzr
  4022cc:	b	4022e0 <ferror@plt+0xf40>
  4022d0:	mov	w23, #0x1                   	// #1
  4022d4:	cmp	x25, x9
  4022d8:	mov	x8, x9
  4022dc:	b.eq	402410 <ferror@plt+0x1070>  // b.none
  4022e0:	cbz	w22, 402324 <ferror@plt+0xf84>
  4022e4:	add	x9, x8, #0x1
  4022e8:	str	x9, [sp, #32]
  4022ec:	ldrb	w10, [x8]
  4022f0:	cmp	w10, #0xfe
  4022f4:	b.eq	4022d0 <ferror@plt+0xf30>  // b.none
  4022f8:	cmp	w10, #0xff
  4022fc:	b.eq	4023d4 <ferror@plt+0x1034>  // b.none
  402300:	sub	w1, w25, w8
  402304:	add	x0, sp, #0x20
  402308:	sub	x2, x29, #0x4
  40230c:	str	x8, [sp, #32]
  402310:	bl	402c98 <ferror@plt+0x18f8>
  402314:	ldur	w8, [x29, #-4]
  402318:	cbnz	w8, 402518 <ferror@plt+0x1178>
  40231c:	mov	x19, x0
  402320:	b	40235c <ferror@plt+0xfbc>
  402324:	sub	w9, w25, w8
  402328:	cmp	w9, #0x1
  40232c:	b.le	402534 <ferror@plt+0x1194>
  402330:	add	x9, x8, #0x1
  402334:	str	x9, [sp, #32]
  402338:	mov	x9, x8
  40233c:	ldrb	w19, [x9], #2
  402340:	str	x9, [sp, #32]
  402344:	ldrb	w8, [x8, #1]
  402348:	bfi	w19, w8, #8, #8
  40234c:	cmp	w19, w27
  402350:	b.eq	4022d0 <ferror@plt+0xf30>  // b.none
  402354:	cmp	w19, w28
  402358:	b.eq	4023d4 <ferror@plt+0x1034>  // b.none
  40235c:	cmp	w23, #0x1
  402360:	b.gt	40239c <ferror@plt+0xffc>
  402364:	mov	w0, #0x18                  	// #24
  402368:	bl	40447c <ferror@plt+0x30dc>
  40236c:	mov	x20, x0
  402370:	mov	w0, #0x18                  	// #24
  402374:	bl	40447c <ferror@plt+0x30dc>
  402378:	str	w19, [x0, #16]
  40237c:	stp	xzr, x0, [x0]
  402380:	str	x0, [x20, #16]
  402384:	ldr	x8, [x21]
  402388:	str	x8, [x20, #8]
  40238c:	str	x20, [x8]
  402390:	str	xzr, [x20]
  402394:	str	x20, [x21]
  402398:	b	4023c4 <ferror@plt+0x1024>
  40239c:	ldr	x8, [x21]
  4023a0:	ldr	x8, [x8, #16]
  4023a4:	mov	x20, x8
  4023a8:	ldr	x8, [x8]
  4023ac:	cbnz	x8, 4023a4 <ferror@plt+0x1004>
  4023b0:	mov	w0, #0x18                  	// #24
  4023b4:	bl	40447c <ferror@plt+0x30dc>
  4023b8:	str	w19, [x0, #16]
  4023bc:	stp	xzr, x20, [x0]
  4023c0:	str	x0, [x20]
  4023c4:	ldr	x9, [sp, #32]
  4023c8:	cmp	w23, #0x0
  4023cc:	csinc	w23, wzr, w23, eq  // eq = none
  4023d0:	b	4022d4 <ferror@plt+0xf34>
  4023d4:	ldr	x8, [sp, #24]
  4023d8:	add	x26, x26, #0x1
  4023dc:	cmp	x26, x8
  4023e0:	b.eq	4024b8 <ferror@plt+0x1118>  // b.none
  4023e4:	ldr	x9, [sp, #16]
  4023e8:	ldr	x8, [x24]
  4023ec:	mov	w10, #0x18                  	// #24
  4023f0:	add	x9, x26, x9
  4023f4:	madd	x9, x9, x10, x8
  4023f8:	stp	x9, xzr, [x9, #8]
  4023fc:	str	xzr, [x9]
  402400:	ldr	x8, [sp, #32]
  402404:	add	x21, x9, #0x8
  402408:	cmp	x25, x8
  40240c:	b.ne	4022c8 <ferror@plt+0xf28>  // b.any
  402410:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402414:	add	x1, x1, #0xa7f
  402418:	b	402588 <ferror@plt+0x11e8>
  40241c:	cmp	x19, #0x20
  402420:	mov	w0, #0xffffffff            	// #-1
  402424:	b.cc	402498 <ferror@plt+0x10f8>  // b.lo, b.ul, b.last
  402428:	cmp	w8, #0x72
  40242c:	b.ne	402498 <ferror@plt+0x10f8>  // b.any
  402430:	ldrb	w8, [x20, #1]
  402434:	cmp	w8, #0xb5
  402438:	b.ne	402494 <ferror@plt+0x10f4>  // b.any
  40243c:	ldrb	w8, [x20, #2]
  402440:	cmp	w8, #0x4a
  402444:	b.ne	402494 <ferror@plt+0x10f4>  // b.any
  402448:	ldrb	w8, [x20, #3]
  40244c:	cmp	w8, #0x86
  402450:	b.ne	402494 <ferror@plt+0x10f4>  // b.any
  402454:	ldp	q0, q1, [x20]
  402458:	stp	q0, q1, [sp, #32]
  40245c:	ldr	w21, [sp, #36]
  402460:	cbnz	w21, 40267c <ferror@plt+0x12dc>
  402464:	ldr	w11, [sp, #48]
  402468:	cbz	x11, 4026b4 <ferror@plt+0x1314>
  40246c:	ldrb	w10, [sp, #44]
  402470:	ldr	w21, [sp, #40]
  402474:	ldr	w9, [sp, #52]
  402478:	ldr	w8, [sp, #60]
  40247c:	and	w27, w10, #0x1
  402480:	mov	w22, #0x1                   	// #1
  402484:	cbnz	x9, 402204 <ferror@plt+0xe64>
  402488:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40248c:	add	x1, x1, #0x996
  402490:	b	402548 <ferror@plt+0x11a8>
  402494:	mov	w0, #0xffffffff            	// #-1
  402498:	ldp	x20, x19, [sp, #160]
  40249c:	ldp	x22, x21, [sp, #144]
  4024a0:	ldp	x24, x23, [sp, #128]
  4024a4:	ldp	x26, x25, [sp, #112]
  4024a8:	ldp	x28, x27, [sp, #96]
  4024ac:	ldp	x29, x30, [sp, #80]
  4024b0:	add	sp, sp, #0xb0
  4024b4:	ret
  4024b8:	cmp	x9, x25
  4024bc:	b.eq	4024e4 <ferror@plt+0x1144>  // b.none
  4024c0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4024c4:	add	x1, x1, #0x9dd
  4024c8:	b	402548 <ferror@plt+0x11a8>
  4024cc:	mov	w9, #0x18                  	// #24
  4024d0:	subs	x8, x23, #0x1
  4024d4:	madd	x9, x25, x9, x0
  4024d8:	stp	x9, xzr, [x9, #8]
  4024dc:	str	xzr, [x9]
  4024e0:	b.ne	4024ec <ferror@plt+0x114c>  // b.any
  4024e4:	mov	w0, wzr
  4024e8:	b	402498 <ferror@plt+0x10f8>
  4024ec:	add	x9, x25, x25, lsl #1
  4024f0:	lsl	x9, x9, #3
  4024f4:	mov	w0, wzr
  4024f8:	ldr	x10, [x24]
  4024fc:	subs	x8, x8, #0x1
  402500:	add	x10, x10, x9
  402504:	str	xzr, [x10, #24]!
  402508:	add	x9, x9, #0x18
  40250c:	stp	x10, xzr, [x10, #8]
  402510:	b.ne	4024f8 <ferror@plt+0x1158>  // b.any
  402514:	b	402498 <ferror@plt+0x10f8>
  402518:	cmn	w8, #0x2
  40251c:	b.eq	402574 <ferror@plt+0x11d4>  // b.none
  402520:	cmn	w8, #0x1
  402524:	b.ne	402580 <ferror@plt+0x11e0>  // b.any
  402528:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40252c:	add	x1, x1, #0xab6
  402530:	b	402588 <ferror@plt+0x11e8>
  402534:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402538:	add	x1, x1, #0xadc
  40253c:	b	402588 <ferror@plt+0x11e8>
  402540:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402544:	add	x1, x1, #0x8f9
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	bl	401320 <dcgettext@plt>
  402554:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402558:	adrp	x9, 416000 <ferror@plt+0x14c60>
  40255c:	ldr	x8, [x8, #480]
  402560:	ldr	x3, [x9, #552]
  402564:	mov	x2, x0
  402568:	mov	w1, #0x1                   	// #1
  40256c:	mov	x0, x8
  402570:	b	4025b4 <ferror@plt+0x1214>
  402574:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402578:	add	x1, x1, #0xa98
  40257c:	b	402588 <ferror@plt+0x11e8>
  402580:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402584:	add	x1, x1, #0xac4
  402588:	mov	w2, #0x5                   	// #5
  40258c:	mov	x0, xzr
  402590:	bl	401320 <dcgettext@plt>
  402594:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402598:	ldr	x19, [x8, #480]
  40259c:	mov	x20, x0
  4025a0:	bl	4043e8 <ferror@plt+0x3048>
  4025a4:	mov	x3, x0
  4025a8:	mov	w1, #0x1                   	// #1
  4025ac:	mov	x0, x19
  4025b0:	mov	x2, x20
  4025b4:	bl	401270 <__fprintf_chk@plt>
  4025b8:	mov	w0, #0x41                  	// #65
  4025bc:	bl	4010d0 <exit@plt>
  4025c0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4025c4:	add	x1, x1, #0x916
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	mov	x0, xzr
  4025d0:	bl	401320 <dcgettext@plt>
  4025d4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4025d8:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4025dc:	ldr	x8, [x8, #480]
  4025e0:	ldr	x3, [x9, #552]
  4025e4:	mov	x2, x0
  4025e8:	mov	w1, #0x1                   	// #1
  4025ec:	mov	x0, x8
  4025f0:	bl	401270 <__fprintf_chk@plt>
  4025f4:	mov	w0, #0x46                  	// #70
  4025f8:	bl	4010d0 <exit@plt>
  4025fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402600:	add	x1, x1, #0x9b6
  402604:	mov	w2, #0x5                   	// #5
  402608:	mov	x0, xzr
  40260c:	bl	401320 <dcgettext@plt>
  402610:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402614:	adrp	x9, 416000 <ferror@plt+0x14c60>
  402618:	ldr	x8, [x8, #480]
  40261c:	ldr	x3, [x9, #552]
  402620:	mov	x2, x0
  402624:	mov	w1, #0x1                   	// #1
  402628:	mov	x0, x8
  40262c:	mov	x4, x19
  402630:	bl	401270 <__fprintf_chk@plt>
  402634:	mov	w0, #0x41                  	// #65
  402638:	bl	4010d0 <exit@plt>
  40263c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402640:	add	x1, x1, #0x933
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	401320 <dcgettext@plt>
  402650:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402654:	adrp	x9, 416000 <ferror@plt+0x14c60>
  402658:	ldr	x8, [x8, #480]
  40265c:	ldr	x3, [x9, #552]
  402660:	ldrb	w4, [x20, #2]
  402664:	mov	x2, x0
  402668:	mov	w1, #0x1                   	// #1
  40266c:	mov	x0, x8
  402670:	bl	401270 <__fprintf_chk@plt>
  402674:	mov	w0, #0x41                  	// #65
  402678:	bl	4010d0 <exit@plt>
  40267c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402680:	add	x1, x1, #0x957
  402684:	mov	w2, #0x5                   	// #5
  402688:	mov	x0, xzr
  40268c:	bl	401320 <dcgettext@plt>
  402690:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402694:	adrp	x9, 416000 <ferror@plt+0x14c60>
  402698:	ldr	x8, [x8, #480]
  40269c:	ldr	x3, [x9, #552]
  4026a0:	mov	x2, x0
  4026a4:	mov	w1, #0x1                   	// #1
  4026a8:	mov	x0, x8
  4026ac:	mov	w4, w21
  4026b0:	b	402670 <ferror@plt+0x12d0>
  4026b4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4026b8:	add	x1, x1, #0x979
  4026bc:	b	402548 <ferror@plt+0x11a8>
  4026c0:	sub	sp, sp, #0x40
  4026c4:	stp	x29, x30, [sp, #16]
  4026c8:	stp	x22, x21, [sp, #32]
  4026cc:	stp	x20, x19, [sp, #48]
  4026d0:	add	x29, sp, #0x10
  4026d4:	tbnz	w1, #31, 402804 <ferror@plt+0x1464>
  4026d8:	mov	w19, w2
  4026dc:	mov	x3, x0
  4026e0:	cbz	w2, 4026f8 <ferror@plt+0x1358>
  4026e4:	cmp	w1, #0x80
  4026e8:	b.cs	40270c <ferror@plt+0x136c>  // b.hs, b.nlast
  4026ec:	mov	w9, #0x5                   	// #5
  4026f0:	mov	w8, #0x5                   	// #5
  4026f4:	b	402744 <ferror@plt+0x13a4>
  4026f8:	lsr	w8, w1, #8
  4026fc:	mov	w9, #0x4                   	// #4
  402700:	strb	w8, [sp, #13]
  402704:	mov	w8, #0x4                   	// #4
  402708:	b	402744 <ferror@plt+0x13a4>
  40270c:	mov	w8, #0x5                   	// #5
  402710:	mov	w9, #0x3f                  	// #63
  402714:	add	x10, sp, #0x8
  402718:	mov	w11, #0x80                  	// #128
  40271c:	asr	w9, w9, #1
  402720:	bfxil	w11, w1, #0, #6
  402724:	lsr	w1, w1, #6
  402728:	strb	w11, [x10, w8, sxtw]
  40272c:	bics	wzr, w1, w9
  402730:	sub	w8, w8, #0x1
  402734:	b.ne	402718 <ferror@plt+0x1378>  // b.any
  402738:	mvn	w9, w9
  40273c:	add	w1, w1, w9, lsl #1
  402740:	sxtw	x9, w8
  402744:	mov	w11, #0x6                   	// #6
  402748:	add	x10, sp, #0x8
  40274c:	sxtw	x20, w8
  402750:	sub	w8, w11, w8
  402754:	strb	w1, [x10, x9]
  402758:	add	x0, x10, x20
  40275c:	sxtw	x1, w8
  402760:	mov	w2, #0x1                   	// #1
  402764:	bl	401300 <fwrite@plt>
  402768:	cmp	x0, #0x1
  40276c:	b.ne	402844 <ferror@plt+0x14a4>  // b.any
  402770:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402774:	ldr	w8, [x8, #512]
  402778:	cbz	w8, 4027f0 <ferror@plt+0x1450>
  40277c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402780:	add	x1, x1, #0xa2f
  402784:	mov	w0, #0x1                   	// #1
  402788:	bl	401190 <__printf_chk@plt>
  40278c:	cbz	w19, 40279c <ferror@plt+0x13fc>
  402790:	cmp	w20, #0x5
  402794:	b.le	4027b4 <ferror@plt+0x1414>
  402798:	b	4027e0 <ferror@plt+0x1440>
  40279c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4027a0:	add	x1, x1, #0xa31
  4027a4:	mov	w0, #0x1                   	// #1
  4027a8:	bl	401190 <__printf_chk@plt>
  4027ac:	cmp	w20, #0x5
  4027b0:	b.gt	4027e0 <ferror@plt+0x1440>
  4027b4:	adrp	x19, 404000 <ferror@plt+0x2c60>
  4027b8:	add	x21, sp, #0x8
  4027bc:	add	x19, x19, #0xa34
  4027c0:	ldrb	w2, [x21, x20]
  4027c4:	mov	w0, #0x1                   	// #1
  4027c8:	mov	x1, x19
  4027cc:	add	x22, x20, #0x1
  4027d0:	bl	401190 <__printf_chk@plt>
  4027d4:	cmp	x20, #0x5
  4027d8:	mov	x20, x22
  4027dc:	b.lt	4027c0 <ferror@plt+0x1420>  // b.tstop
  4027e0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4027e4:	add	x1, x1, #0xb3c
  4027e8:	mov	w0, #0x1                   	// #1
  4027ec:	bl	401190 <__printf_chk@plt>
  4027f0:	ldp	x20, x19, [sp, #48]
  4027f4:	ldp	x22, x21, [sp, #32]
  4027f8:	ldp	x29, x30, [sp, #16]
  4027fc:	add	sp, sp, #0x40
  402800:	ret
  402804:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402808:	ldr	x19, [x8, #480]
  40280c:	adrp	x8, 404000 <ferror@plt+0x2c60>
  402810:	add	x8, x8, #0x9ff
  402814:	mov	w2, #0x5                   	// #5
  402818:	mov	x0, xzr
  40281c:	mov	w20, w1
  402820:	mov	x1, x8
  402824:	bl	401320 <dcgettext@plt>
  402828:	mov	x2, x0
  40282c:	mov	w1, #0x1                   	// #1
  402830:	mov	x0, x19
  402834:	mov	w3, w20
  402838:	bl	401270 <__fprintf_chk@plt>
  40283c:	mov	w0, #0x1                   	// #1
  402840:	bl	4010d0 <exit@plt>
  402844:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402848:	add	x0, x0, #0xa22
  40284c:	bl	4010e0 <perror@plt>
  402850:	mov	w0, #0x1                   	// #1
  402854:	bl	4010d0 <exit@plt>
  402858:	sub	sp, sp, #0x20
  40285c:	stp	x29, x30, [sp, #16]
  402860:	add	x29, sp, #0x10
  402864:	cmp	w1, #0x0
  402868:	mov	w8, #0xfffffffe            	// #-2
  40286c:	mov	x3, x0
  402870:	cinc	w8, w8, eq  // eq = none
  402874:	cbz	w2, 402888 <ferror@plt+0x14e8>
  402878:	sturb	w8, [x29, #-4]
  40287c:	sub	x0, x29, #0x4
  402880:	mov	w1, #0x1                   	// #1
  402884:	b	402894 <ferror@plt+0x14f4>
  402888:	add	x0, sp, #0x8
  40288c:	mov	w1, #0x2                   	// #2
  402890:	strh	w8, [sp, #8]
  402894:	mov	w2, #0x1                   	// #1
  402898:	bl	401300 <fwrite@plt>
  40289c:	cmp	w0, #0x1
  4028a0:	b.ne	4028b0 <ferror@plt+0x1510>  // b.any
  4028a4:	ldp	x29, x30, [sp, #16]
  4028a8:	add	sp, sp, #0x20
  4028ac:	ret
  4028b0:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4028b4:	add	x0, x0, #0xa3a
  4028b8:	bl	4010e0 <perror@plt>
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	bl	4010d0 <exit@plt>
  4028c4:	sub	sp, sp, #0x40
  4028c8:	stp	x29, x30, [sp, #32]
  4028cc:	str	x19, [sp, #48]
  4028d0:	add	x29, sp, #0x20
  4028d4:	add	w9, w1, #0x7
  4028d8:	add	w10, w1, #0xe
  4028dc:	cmp	w9, #0x0
  4028e0:	csel	w9, w10, w9, lt  // lt = tstop
  4028e4:	cmp	w3, #0x100
  4028e8:	asr	w9, w9, #3
  4028ec:	cset	w10, ne  // ne = any
  4028f0:	cmp	w3, #0x200
  4028f4:	mov	x8, x0
  4028f8:	cset	w11, ne  // ne = any
  4028fc:	cmp	w1, #0x8
  402900:	mul	w9, w9, w2
  402904:	b.ne	402940 <ferror@plt+0x15a0>  // b.any
  402908:	and	w10, w10, w11
  40290c:	cbnz	w10, 402940 <ferror@plt+0x15a0>
  402910:	ldr	w10, [x4]
  402914:	cmp	w10, #0x2
  402918:	b.eq	402948 <ferror@plt+0x15a8>  // b.none
  40291c:	mov	w10, #0x436                 	// #1078
  402920:	cmp	w3, #0x200
  402924:	strh	w10, [sp]
  402928:	cset	w10, eq  // eq = none
  40292c:	strb	w10, [sp, #2]
  402930:	tbnz	w5, #1, 4029e8 <ferror@plt+0x1648>
  402934:	tbz	w5, #0, 4029f4 <ferror@plt+0x1654>
  402938:	mov	w11, #0x2                   	// #2
  40293c:	b	4029ec <ferror@plt+0x164c>
  402940:	mov	w10, #0x2                   	// #2
  402944:	str	w10, [x4]
  402948:	mov	w10, #0xb572                	// #46450
  40294c:	movk	w10, #0x864a, lsl #16
  402950:	str	x10, [sp]
  402954:	mov	w10, #0x20                  	// #32
  402958:	and	w11, w5, #0x1
  40295c:	str	w10, [sp, #8]
  402960:	lsr	w10, w3, #8
  402964:	strb	w11, [sp, #12]
  402968:	lsr	w11, w3, #16
  40296c:	lsr	w12, w3, #24
  402970:	strb	w9, [sp, #20]
  402974:	strb	w10, [sp, #17]
  402978:	lsr	w10, w9, #8
  40297c:	strb	w11, [sp, #18]
  402980:	lsr	w11, w9, #16
  402984:	lsr	w9, w9, #24
  402988:	strb	w12, [sp, #19]
  40298c:	lsr	w12, w1, #8
  402990:	strb	w10, [sp, #21]
  402994:	lsr	w10, w1, #16
  402998:	lsr	w13, w1, #24
  40299c:	strb	w11, [sp, #22]
  4029a0:	lsr	w11, w2, #8
  4029a4:	strb	w9, [sp, #23]
  4029a8:	lsr	w9, w2, #16
  4029ac:	lsr	w14, w2, #24
  4029b0:	sturh	wzr, [sp, #13]
  4029b4:	strb	wzr, [sp, #15]
  4029b8:	strb	w3, [sp, #16]
  4029bc:	strb	w1, [sp, #28]
  4029c0:	strb	w2, [sp, #24]
  4029c4:	strb	w12, [sp, #29]
  4029c8:	strb	w10, [sp, #30]
  4029cc:	strb	w13, [sp, #31]
  4029d0:	strb	w11, [sp, #25]
  4029d4:	strb	w9, [sp, #26]
  4029d8:	strb	w14, [sp, #27]
  4029dc:	mov	x0, sp
  4029e0:	mov	w1, #0x20                  	// #32
  4029e4:	b	402a00 <ferror@plt+0x1660>
  4029e8:	mov	w11, #0x4                   	// #4
  4029ec:	orr	w10, w11, w10
  4029f0:	strb	w10, [sp, #2]
  4029f4:	mov	x0, sp
  4029f8:	mov	w1, #0x4                   	// #4
  4029fc:	strb	w9, [sp, #3]
  402a00:	mov	w2, #0x1                   	// #1
  402a04:	mov	x3, x8
  402a08:	bl	401300 <fwrite@plt>
  402a0c:	cmp	w0, #0x1
  402a10:	b.ne	402a24 <ferror@plt+0x1684>  // b.any
  402a14:	ldr	x19, [sp, #48]
  402a18:	ldp	x29, x30, [sp, #32]
  402a1c:	add	sp, sp, #0x40
  402a20:	ret
  402a24:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402a28:	ldr	x19, [x8, #480]
  402a2c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402a30:	add	x1, x1, #0xa4a
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401320 <dcgettext@plt>
  402a40:	mov	x2, x0
  402a44:	mov	w1, #0x1                   	// #1
  402a48:	mov	x0, x19
  402a4c:	bl	401270 <__fprintf_chk@plt>
  402a50:	mov	w0, #0x4a                  	// #74
  402a54:	bl	4010d0 <exit@plt>
  402a58:	sub	sp, sp, #0x80
  402a5c:	stp	x29, x30, [sp, #32]
  402a60:	stp	x28, x27, [sp, #48]
  402a64:	stp	x26, x25, [sp, #64]
  402a68:	stp	x24, x23, [sp, #80]
  402a6c:	stp	x22, x21, [sp, #96]
  402a70:	stp	x20, x19, [sp, #112]
  402a74:	add	x29, sp, #0x20
  402a78:	add	w8, w2, #0x7
  402a7c:	add	w9, w2, #0xe
  402a80:	cmp	w8, #0x0
  402a84:	csel	w8, w9, w8, lt  // lt = tstop
  402a88:	asr	w8, w8, #3
  402a8c:	mov	x19, x6
  402a90:	mov	x20, x4
  402a94:	mov	x23, x1
  402a98:	mov	x21, x0
  402a9c:	mul	w25, w8, w3
  402aa0:	str	w5, [sp, #12]
  402aa4:	cbz	x6, 402afc <ferror@plt+0x175c>
  402aa8:	cmp	w20, #0x1
  402aac:	b.lt	402b04 <ferror@plt+0x1764>  // b.tstop
  402ab0:	mov	x8, xzr
  402ab4:	and	x9, x20, #0xffffffff
  402ab8:	mov	w10, #0x18                  	// #24
  402abc:	b	402acc <ferror@plt+0x172c>
  402ac0:	add	x8, x8, #0x1
  402ac4:	cmp	x8, x9
  402ac8:	b.eq	402b04 <ferror@plt+0x1764>  // b.none
  402acc:	mul	x11, x8, x10
  402ad0:	ldr	x11, [x19, x11]
  402ad4:	cbnz	x11, 402ae4 <ferror@plt+0x1744>
  402ad8:	b	402ac0 <ferror@plt+0x1720>
  402adc:	ldr	x11, [x11]
  402ae0:	cbz	x11, 402ac0 <ferror@plt+0x1720>
  402ae4:	ldr	x12, [x11, #16]
  402ae8:	cbz	x12, 402adc <ferror@plt+0x173c>
  402aec:	ldr	x12, [x12]
  402af0:	cbz	x12, 402adc <ferror@plt+0x173c>
  402af4:	mov	w5, #0x3                   	// #3
  402af8:	b	402b08 <ferror@plt+0x1768>
  402afc:	mov	w5, wzr
  402b00:	b	402b08 <ferror@plt+0x1768>
  402b04:	mov	w5, #0x1                   	// #1
  402b08:	add	x4, sp, #0xc
  402b0c:	mov	x0, x21
  402b10:	mov	w1, w2
  402b14:	mov	w2, w3
  402b18:	mov	w3, w20
  402b1c:	bl	4028c4 <ferror@plt+0x1524>
  402b20:	ldr	w24, [sp, #12]
  402b24:	sxtw	x1, w25
  402b28:	mov	x0, x23
  402b2c:	mov	x2, x20
  402b30:	cmp	w24, #0x2
  402b34:	mov	x3, x21
  402b38:	cset	w22, eq  // eq = none
  402b3c:	bl	401300 <fwrite@plt>
  402b40:	cmp	x0, x20
  402b44:	b.ne	402c64 <ferror@plt+0x18c4>  // b.any
  402b48:	add	x8, x19, #0x1
  402b4c:	cmp	x8, #0x2
  402b50:	b.cc	402c2c <ferror@plt+0x188c>  // b.lo, b.ul, b.last
  402b54:	cbz	x20, 402c2c <ferror@plt+0x188c>
  402b58:	mov	x23, xzr
  402b5c:	mov	w28, #0xfe                  	// #254
  402b60:	mov	w26, #0xfffe                	// #65534
  402b64:	mov	w8, #0x18                  	// #24
  402b68:	mul	x8, x23, x8
  402b6c:	ldr	x27, [x19, x8]
  402b70:	cbnz	x27, 402b98 <ferror@plt+0x17f8>
  402b74:	cmp	w24, #0x2
  402b78:	b.ne	402bfc <ferror@plt+0x185c>  // b.any
  402b7c:	mov	w8, #0xff                  	// #255
  402b80:	sturb	w8, [x29, #-12]
  402b84:	sub	x0, x29, #0xc
  402b88:	mov	w1, #0x1                   	// #1
  402b8c:	b	402c0c <ferror@plt+0x186c>
  402b90:	ldr	x27, [x27]
  402b94:	cbz	x27, 402b74 <ferror@plt+0x17d4>
  402b98:	ldr	x25, [x27, #16]
  402b9c:	cbz	x25, 402b90 <ferror@plt+0x17f0>
  402ba0:	ldr	x8, [x25]
  402ba4:	cbz	x8, 402be0 <ferror@plt+0x1840>
  402ba8:	cmp	w24, #0x2
  402bac:	b.ne	402bc0 <ferror@plt+0x1820>  // b.any
  402bb0:	sturb	w28, [x29, #-4]
  402bb4:	sub	x0, x29, #0x4
  402bb8:	mov	w1, #0x1                   	// #1
  402bbc:	b	402bcc <ferror@plt+0x182c>
  402bc0:	sub	x0, x29, #0x8
  402bc4:	mov	w1, #0x2                   	// #2
  402bc8:	sturh	w26, [x29, #-8]
  402bcc:	mov	w2, #0x1                   	// #1
  402bd0:	mov	x3, x21
  402bd4:	bl	401300 <fwrite@plt>
  402bd8:	cmp	w0, #0x1
  402bdc:	b.ne	402c50 <ferror@plt+0x18b0>  // b.any
  402be0:	ldr	w1, [x25, #16]
  402be4:	mov	x0, x21
  402be8:	mov	w2, w22
  402bec:	bl	4026c0 <ferror@plt+0x1320>
  402bf0:	ldr	x25, [x25]
  402bf4:	cbnz	x25, 402be0 <ferror@plt+0x1840>
  402bf8:	b	402b90 <ferror@plt+0x17f0>
  402bfc:	mov	w8, #0xffff                	// #65535
  402c00:	add	x0, sp, #0x10
  402c04:	mov	w1, #0x2                   	// #2
  402c08:	strh	w8, [sp, #16]
  402c0c:	mov	w2, #0x1                   	// #1
  402c10:	mov	x3, x21
  402c14:	bl	401300 <fwrite@plt>
  402c18:	cmp	w0, #0x1
  402c1c:	b.ne	402c50 <ferror@plt+0x18b0>  // b.any
  402c20:	add	x23, x23, #0x1
  402c24:	cmp	x23, x20
  402c28:	b.ne	402b64 <ferror@plt+0x17c4>  // b.any
  402c2c:	mov	w0, w22
  402c30:	ldp	x20, x19, [sp, #112]
  402c34:	ldp	x22, x21, [sp, #96]
  402c38:	ldp	x24, x23, [sp, #80]
  402c3c:	ldp	x26, x25, [sp, #64]
  402c40:	ldp	x28, x27, [sp, #48]
  402c44:	ldp	x29, x30, [sp, #32]
  402c48:	add	sp, sp, #0x80
  402c4c:	ret
  402c50:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402c54:	add	x0, x0, #0xa3a
  402c58:	bl	4010e0 <perror@plt>
  402c5c:	mov	w0, #0x1                   	// #1
  402c60:	bl	4010d0 <exit@plt>
  402c64:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402c68:	ldr	x19, [x8, #480]
  402c6c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402c70:	add	x1, x1, #0xa68
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	401320 <dcgettext@plt>
  402c80:	mov	x2, x0
  402c84:	mov	w1, #0x1                   	// #1
  402c88:	mov	x0, x19
  402c8c:	bl	401270 <__fprintf_chk@plt>
  402c90:	mov	w0, #0x4a                  	// #74
  402c94:	bl	4010d0 <exit@plt>
  402c98:	ldr	x9, [x0]
  402c9c:	mov	x8, x9
  402ca0:	ldrb	w11, [x8], #1
  402ca4:	tbnz	w11, #7, 402cb8 <ferror@plt+0x1918>
  402ca8:	mov	w10, wzr
  402cac:	mov	w12, #0x17f                 	// #383
  402cb0:	cbnz	w1, 402cd8 <ferror@plt+0x1938>
  402cb4:	b	402cf0 <ferror@plt+0x1950>
  402cb8:	mov	w10, wzr
  402cbc:	mov	w12, #0x80                  	// #128
  402cc0:	asr	w12, w12, #1
  402cc4:	tst	w12, w11
  402cc8:	add	w10, w10, #0x1
  402ccc:	b.ne	402cc0 <ferror@plt+0x1920>  // b.any
  402cd0:	add	w12, w12, #0xff
  402cd4:	cbz	w1, 402cf0 <ferror@plt+0x1950>
  402cd8:	cmp	w10, w1
  402cdc:	b.le	402cf0 <ferror@plt+0x1950>
  402ce0:	mov	x0, xzr
  402ce4:	mov	w8, #0xfffffffe            	// #-2
  402ce8:	str	w8, [x2]
  402cec:	ret
  402cf0:	and	w11, w12, w11
  402cf4:	cbz	w10, 402d44 <ferror@plt+0x19a4>
  402cf8:	subs	w12, w10, #0x1
  402cfc:	b.ne	402d10 <ferror@plt+0x1970>  // b.any
  402d00:	mov	x0, xzr
  402d04:	mov	w8, #0xffffffff            	// #-1
  402d08:	str	w8, [x2]
  402d0c:	ret
  402d10:	sub	w10, w10, #0x2
  402d14:	add	x9, x10, x9
  402d18:	add	x9, x9, #0x2
  402d1c:	ldrb	w10, [x8]
  402d20:	and	w13, w10, #0xc0
  402d24:	cmp	w13, #0x80
  402d28:	b.ne	402d00 <ferror@plt+0x1960>  // b.any
  402d2c:	bfi	w10, w11, #6, #26
  402d30:	subs	w12, w12, #0x1
  402d34:	add	x8, x8, #0x1
  402d38:	mov	w11, w10
  402d3c:	b.ne	402d1c <ferror@plt+0x197c>  // b.any
  402d40:	mov	x8, x9
  402d44:	str	x8, [x0]
  402d48:	mov	w0, w11
  402d4c:	str	wzr, [x2]
  402d50:	ret
  402d54:	stp	x29, x30, [sp, #-16]!
  402d58:	mov	x29, sp
  402d5c:	mov	x2, x1
  402d60:	mov	w1, #0x4b40                	// #19264
  402d64:	bl	401380 <ioctl@plt>
  402d68:	cbnz	w0, 402d74 <ferror@plt+0x19d4>
  402d6c:	ldp	x29, x30, [sp], #16
  402d70:	ret
  402d74:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402d78:	add	x0, x0, #0xafa
  402d7c:	bl	4010e0 <perror@plt>
  402d80:	mov	w0, #0xffffffff            	// #-1
  402d84:	ldp	x29, x30, [sp], #16
  402d88:	ret
  402d8c:	stp	x29, x30, [sp, #-16]!
  402d90:	mov	x29, sp
  402d94:	mov	x2, x1
  402d98:	mov	w1, #0x4b41                	// #19265
  402d9c:	bl	401380 <ioctl@plt>
  402da0:	cbnz	w0, 402dac <ferror@plt+0x1a0c>
  402da4:	ldp	x29, x30, [sp], #16
  402da8:	ret
  402dac:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402db0:	add	x0, x0, #0xb06
  402db4:	bl	4010e0 <perror@plt>
  402db8:	mov	w0, #0xffffffff            	// #-1
  402dbc:	ldp	x29, x30, [sp], #16
  402dc0:	ret
  402dc4:	stp	x29, x30, [sp, #-16]!
  402dc8:	mov	x29, sp
  402dcc:	mov	x2, x1
  402dd0:	mov	w1, #0x4b69                	// #19305
  402dd4:	bl	401380 <ioctl@plt>
  402dd8:	cbnz	w0, 402de4 <ferror@plt+0x1a44>
  402ddc:	ldp	x29, x30, [sp], #16
  402de0:	ret
  402de4:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402de8:	add	x0, x0, #0xb12
  402dec:	bl	4010e0 <perror@plt>
  402df0:	mov	w0, #0xffffffff            	// #-1
  402df4:	ldp	x29, x30, [sp], #16
  402df8:	ret
  402dfc:	stp	x29, x30, [sp, #-16]!
  402e00:	mov	x29, sp
  402e04:	mov	x2, x1
  402e08:	mov	w1, #0x4b6a                	// #19306
  402e0c:	bl	401380 <ioctl@plt>
  402e10:	cbnz	w0, 402e1c <ferror@plt+0x1a7c>
  402e14:	ldp	x29, x30, [sp], #16
  402e18:	ret
  402e1c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402e20:	add	x0, x0, #0xb21
  402e24:	bl	4010e0 <perror@plt>
  402e28:	mov	w0, #0xffffffff            	// #-1
  402e2c:	ldp	x29, x30, [sp], #16
  402e30:	ret
  402e34:	sub	sp, sp, #0x40
  402e38:	stp	x29, x30, [sp, #16]
  402e3c:	str	x21, [sp, #32]
  402e40:	stp	x20, x19, [sp, #48]
  402e44:	add	x29, sp, #0x10
  402e48:	mov	x19, x1
  402e4c:	mov	x2, sp
  402e50:	mov	w1, #0x4b66                	// #19302
  402e54:	mov	w21, w0
  402e58:	strh	wzr, [sp]
  402e5c:	str	xzr, [sp, #8]
  402e60:	bl	401380 <ioctl@plt>
  402e64:	cbz	w0, 402ee4 <ferror@plt+0x1b44>
  402e68:	bl	401350 <__errno_location@plt>
  402e6c:	ldr	w8, [x0]
  402e70:	cmp	w8, #0xc
  402e74:	b.ne	402f2c <ferror@plt+0x1b8c>  // b.any
  402e78:	ldrh	w20, [sp]
  402e7c:	cbz	w20, 402f2c <ferror@plt+0x1b8c>
  402e80:	lsl	x0, x20, #2
  402e84:	bl	401130 <malloc@plt>
  402e88:	str	x0, [sp, #8]
  402e8c:	cbz	x0, 402ef4 <ferror@plt+0x1b54>
  402e90:	mov	x2, sp
  402e94:	mov	w1, #0x4b66                	// #19302
  402e98:	mov	w0, w21
  402e9c:	bl	401380 <ioctl@plt>
  402ea0:	cbnz	w0, 402f38 <ferror@plt+0x1b98>
  402ea4:	ldrh	w8, [sp]
  402ea8:	cmp	w20, w8
  402eac:	b.eq	402ee4 <ferror@plt+0x1b44>  // b.none
  402eb0:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402eb4:	ldr	x21, [x8, #480]
  402eb8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402ebc:	add	x1, x1, #0xb5c
  402ec0:	mov	w2, #0x5                   	// #5
  402ec4:	mov	x0, xzr
  402ec8:	bl	401320 <dcgettext@plt>
  402ecc:	ldrh	w4, [sp]
  402ed0:	mov	x2, x0
  402ed4:	mov	w1, #0x1                   	// #1
  402ed8:	mov	x0, x21
  402edc:	mov	w3, w20
  402ee0:	bl	401270 <__fprintf_chk@plt>
  402ee4:	ldr	q0, [sp]
  402ee8:	mov	w0, wzr
  402eec:	str	q0, [x19]
  402ef0:	b	402f48 <ferror@plt+0x1ba8>
  402ef4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402ef8:	ldr	x19, [x8, #480]
  402efc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402f00:	add	x1, x1, #0xb3e
  402f04:	mov	w2, #0x5                   	// #5
  402f08:	bl	401320 <dcgettext@plt>
  402f0c:	mov	x20, x0
  402f10:	bl	4043e8 <ferror@plt+0x3048>
  402f14:	mov	x3, x0
  402f18:	mov	w1, #0x1                   	// #1
  402f1c:	mov	x0, x19
  402f20:	mov	x2, x20
  402f24:	bl	401270 <__fprintf_chk@plt>
  402f28:	b	402f44 <ferror@plt+0x1ba4>
  402f2c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402f30:	add	x0, x0, #0xb30
  402f34:	b	402f40 <ferror@plt+0x1ba0>
  402f38:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402f3c:	add	x0, x0, #0xb51
  402f40:	bl	4010e0 <perror@plt>
  402f44:	mov	w0, #0xffffffff            	// #-1
  402f48:	ldp	x20, x19, [sp, #48]
  402f4c:	ldr	x21, [sp, #32]
  402f50:	ldp	x29, x30, [sp, #16]
  402f54:	add	sp, sp, #0x40
  402f58:	ret
  402f5c:	sub	sp, sp, #0x30
  402f60:	stp	x29, x30, [sp, #16]
  402f64:	stp	x20, x19, [sp, #32]
  402f68:	add	x29, sp, #0x10
  402f6c:	mov	x19, x2
  402f70:	mov	w20, w0
  402f74:	cbz	x1, 402f8c <ferror@plt+0x1bec>
  402f78:	ldrh	w8, [x1, #4]
  402f7c:	ldr	w9, [x1]
  402f80:	strh	w8, [sp, #12]
  402f84:	str	w9, [sp, #8]
  402f88:	b	402f94 <ferror@plt+0x1bf4>
  402f8c:	str	wzr, [sp, #8]
  402f90:	strh	wzr, [sp, #12]
  402f94:	add	x2, sp, #0x8
  402f98:	mov	w1, #0x4b68                	// #19304
  402f9c:	mov	w0, w20
  402fa0:	bl	401380 <ioctl@plt>
  402fa4:	cbnz	w0, 402ff8 <ferror@plt+0x1c58>
  402fa8:	cbz	x19, 403004 <ferror@plt+0x1c64>
  402fac:	mov	w1, #0x4b67                	// #19303
  402fb0:	mov	w0, w20
  402fb4:	mov	x2, x19
  402fb8:	bl	401380 <ioctl@plt>
  402fbc:	cbz	w0, 40301c <ferror@plt+0x1c7c>
  402fc0:	bl	401350 <__errno_location@plt>
  402fc4:	ldr	w8, [x0]
  402fc8:	cmp	w8, #0xc
  402fcc:	b.ne	40300c <ferror@plt+0x1c6c>  // b.any
  402fd0:	ldrh	w8, [sp, #12]
  402fd4:	cmp	w8, #0x63
  402fd8:	b.hi	40300c <ferror@plt+0x1c6c>  // b.pmore
  402fdc:	add	w8, w8, #0x1
  402fe0:	add	x2, sp, #0x8
  402fe4:	mov	w1, #0x4b68                	// #19304
  402fe8:	mov	w0, w20
  402fec:	strh	w8, [sp, #12]
  402ff0:	bl	401380 <ioctl@plt>
  402ff4:	cbz	w0, 402fac <ferror@plt+0x1c0c>
  402ff8:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402ffc:	add	x0, x0, #0xb81
  403000:	b	403014 <ferror@plt+0x1c74>
  403004:	mov	w0, wzr
  403008:	b	40301c <ferror@plt+0x1c7c>
  40300c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  403010:	add	x0, x0, #0xb8f
  403014:	bl	4010e0 <perror@plt>
  403018:	mov	w0, #0xffffffff            	// #-1
  40301c:	ldp	x20, x19, [sp, #32]
  403020:	ldp	x29, x30, [sp, #16]
  403024:	add	sp, sp, #0x30
  403028:	ret
  40302c:	stp	x29, x30, [sp, #-32]!
  403030:	stp	x20, x19, [sp, #16]
  403034:	mov	x29, sp
  403038:	mov	x20, x0
  40303c:	mov	w0, #0x1                   	// #1
  403040:	mov	w1, #0x1018                	// #4120
  403044:	bl	4011c0 <calloc@plt>
  403048:	mov	x19, x0
  40304c:	cbz	x0, 403074 <ferror@plt+0x1cd4>
  403050:	str	x20, [x19]
  403054:	cbnz	x20, 403074 <ferror@plt+0x1cd4>
  403058:	bl	403efc <ferror@plt+0x2b5c>
  40305c:	str	x0, [x19]
  403060:	cbz	x0, 403070 <ferror@plt+0x1cd0>
  403064:	mov	w8, #0x1                   	// #1
  403068:	str	w8, [x19, #8]
  40306c:	b	403074 <ferror@plt+0x1cd4>
  403070:	mov	x19, xzr
  403074:	mov	x0, x19
  403078:	ldp	x20, x19, [sp, #16]
  40307c:	ldp	x29, x30, [sp], #32
  403080:	ret
  403084:	cbz	x0, 4030c0 <ferror@plt+0x1d20>
  403088:	stp	x29, x30, [sp, #-32]!
  40308c:	str	x19, [sp, #16]
  403090:	mov	x29, sp
  403094:	ldrb	w8, [x0, #8]
  403098:	mov	x19, x0
  40309c:	tbz	w8, #0, 4030a8 <ferror@plt+0x1d08>
  4030a0:	ldr	x0, [x19]
  4030a4:	bl	403f8c <ferror@plt+0x2bec>
  4030a8:	ldr	x0, [x19, #16]
  4030ac:	cbz	x0, 4030c8 <ferror@plt+0x1d28>
  4030b0:	ldrb	w8, [x19, #8]
  4030b4:	tbnz	w8, #1, 4030c4 <ferror@plt+0x1d24>
  4030b8:	bl	401110 <fclose@plt>
  4030bc:	b	4030c8 <ferror@plt+0x1d28>
  4030c0:	ret
  4030c4:	bl	401340 <pclose@plt>
  4030c8:	mov	x0, x19
  4030cc:	ldr	x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	b	4012c0 <free@plt>
  4030d8:	stp	x29, x30, [sp, #-32]!
  4030dc:	str	x19, [sp, #16]
  4030e0:	mov	x29, sp
  4030e4:	cbz	x0, 403110 <ferror@plt+0x1d70>
  4030e8:	mov	x19, x0
  4030ec:	ldr	x0, [x0, #16]
  4030f0:	cbz	x0, 403110 <ferror@plt+0x1d70>
  4030f4:	ldrb	w8, [x19, #8]
  4030f8:	tbnz	w8, #1, 403104 <ferror@plt+0x1d64>
  4030fc:	bl	401110 <fclose@plt>
  403100:	b	403108 <ferror@plt+0x1d68>
  403104:	bl	401340 <pclose@plt>
  403108:	str	xzr, [x19, #16]
  40310c:	strb	wzr, [x19, #24]
  403110:	ldr	x19, [sp, #16]
  403114:	ldp	x29, x30, [sp], #32
  403118:	ret
  40311c:	add	x8, x0, #0x18
  403120:	cmp	x0, #0x0
  403124:	csel	x0, xzr, x8, eq  // eq = none
  403128:	ret
  40312c:	stp	x29, x30, [sp, #-16]!
  403130:	mov	x29, sp
  403134:	add	x0, x0, #0x18
  403138:	mov	w2, #0x1000                	// #4096
  40313c:	bl	401330 <strncpy@plt>
  403140:	mov	w0, wzr
  403144:	ldp	x29, x30, [sp], #16
  403148:	ret
  40314c:	cbz	x0, 403154 <ferror@plt+0x1db4>
  403150:	ldr	x0, [x0, #16]
  403154:	ret
  403158:	str	x1, [x0, #16]
  40315c:	mov	w0, wzr
  403160:	ret
  403164:	sub	sp, sp, #0x140
  403168:	stp	x29, x30, [sp, #224]
  40316c:	stp	x28, x27, [sp, #240]
  403170:	stp	x26, x25, [sp, #256]
  403174:	stp	x24, x23, [sp, #272]
  403178:	stp	x22, x21, [sp, #288]
  40317c:	stp	x20, x19, [sp, #304]
  403180:	add	x29, sp, #0xe0
  403184:	ldr	x8, [x3, #16]
  403188:	mov	x19, x3
  40318c:	mov	x20, x0
  403190:	cbz	x8, 4031f8 <ferror@plt+0x1e58>
  403194:	ldr	x0, [x19]
  403198:	ldr	w8, [x0, #16]
  40319c:	cmp	w8, #0x3
  4031a0:	b.lt	4031d0 <ferror@plt+0x1e30>  // b.tstop
  4031a4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4031a8:	adrp	x4, 404000 <ferror@plt+0x2c60>
  4031ac:	adrp	x5, 404000 <ferror@plt+0x2c60>
  4031b0:	add	x7, x19, #0x18
  4031b4:	add	x2, x2, #0xb9a
  4031b8:	add	x4, x4, #0xba4
  4031bc:	add	x5, x5, #0xbb1
  4031c0:	mov	w1, #0x3                   	// #3
  4031c4:	mov	w3, #0x184                 	// #388
  4031c8:	mov	x6, x20
  4031cc:	bl	403e10 <ferror@plt+0x2a70>
  4031d0:	mov	w24, #0xffffffff            	// #-1
  4031d4:	mov	w0, w24
  4031d8:	ldp	x20, x19, [sp, #304]
  4031dc:	ldp	x22, x21, [sp, #288]
  4031e0:	ldp	x24, x23, [sp, #272]
  4031e4:	ldp	x26, x25, [sp, #256]
  4031e8:	ldp	x28, x27, [sp, #240]
  4031ec:	ldp	x29, x30, [sp, #224]
  4031f0:	add	sp, sp, #0x140
  4031f4:	ret
  4031f8:	ldr	w8, [x19, #8]
  4031fc:	add	x23, x19, #0x18
  403200:	mov	x22, x2
  403204:	mov	x27, x1
  403208:	and	w8, w8, #0xfffffffd
  40320c:	mov	w2, #0x1000                	// #4096
  403210:	mov	x0, x23
  403214:	mov	x1, x20
  403218:	str	w8, [x19, #8]
  40321c:	bl	401330 <strncpy@plt>
  403220:	mov	x0, x19
  403224:	bl	4034dc <ferror@plt+0x213c>
  403228:	cbz	w0, 4033a4 <ferror@plt+0x2004>
  40322c:	ldrb	w8, [x20]
  403230:	cmp	w8, #0x2f
  403234:	b.ne	4033b0 <ferror@plt+0x2010>  // b.any
  403238:	ldr	w8, [x19, #8]
  40323c:	str	x27, [sp]
  403240:	and	w8, w8, #0xfffffffd
  403244:	str	w8, [x19, #8]
  403248:	ldr	x27, [x22]
  40324c:	cbz	x27, 4033ac <ferror@plt+0x200c>
  403250:	mov	x0, x20
  403254:	bl	4010b0 <strlen@plt>
  403258:	adrp	x26, 404000 <ferror@plt+0x2c60>
  40325c:	mov	x25, xzr
  403260:	add	x8, x0, #0x1
  403264:	add	x26, x26, #0xc9a
  403268:	mov	x21, x22
  40326c:	str	x8, [sp, #8]
  403270:	b	403284 <ferror@plt+0x1ee4>
  403274:	add	x25, x25, #0x1
  403278:	add	x21, x22, x25, lsl #3
  40327c:	ldr	x27, [x21]
  403280:	cbz	x27, 4033ac <ferror@plt+0x200c>
  403284:	mov	x0, x27
  403288:	bl	4010b0 <strlen@plt>
  40328c:	ldr	x8, [sp, #8]
  403290:	add	x24, x8, x0
  403294:	cmp	x24, #0x1, lsl #12
  403298:	b.hi	403274 <ferror@plt+0x1ed4>  // b.pmore
  40329c:	adrp	x4, 404000 <ferror@plt+0x2c60>
  4032a0:	mov	w1, #0x1000                	// #4096
  4032a4:	mov	w2, #0x1                   	// #1
  4032a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4032ac:	mov	x0, x23
  4032b0:	add	x4, x4, #0xc9c
  4032b4:	mov	x5, x20
  4032b8:	mov	x6, x27
  4032bc:	bl	401100 <__snprintf_chk@plt>
  4032c0:	add	x2, sp, #0x10
  4032c4:	mov	w0, wzr
  4032c8:	mov	x1, x23
  4032cc:	bl	401360 <__xstat@plt>
  4032d0:	cbnz	w0, 4032fc <ferror@plt+0x1f5c>
  4032d4:	ldr	w8, [sp, #32]
  4032d8:	and	w8, w8, #0xf000
  4032dc:	cmp	w8, #0x8, lsl #12
  4032e0:	b.ne	4032fc <ferror@plt+0x1f5c>  // b.any
  4032e4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4032e8:	mov	x0, x23
  4032ec:	add	x1, x1, #0xa66
  4032f0:	bl	401120 <fopen@plt>
  4032f4:	str	x0, [x19, #16]
  4032f8:	cbnz	x0, 4033a4 <ferror@plt+0x2004>
  4032fc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  403300:	ldr	x8, [x8, #408]
  403304:	cbz	x8, 403274 <ferror@plt+0x1ed4>
  403308:	adrp	x27, 416000 <ferror@plt+0x14c60>
  40330c:	add	x27, x27, #0x190
  403310:	b	403320 <ferror@plt+0x1f80>
  403314:	ldr	x8, [x27, #24]
  403318:	add	x27, x27, #0x10
  40331c:	cbz	x8, 403274 <ferror@plt+0x1ed4>
  403320:	ldr	x28, [x27]
  403324:	mov	x0, x28
  403328:	bl	4010b0 <strlen@plt>
  40332c:	add	x8, x0, x24
  403330:	cmp	x8, #0x1, lsl #12
  403334:	b.hi	403314 <ferror@plt+0x1f74>  // b.pmore
  403338:	ldr	x6, [x21]
  40333c:	mov	w1, #0x1000                	// #4096
  403340:	mov	w2, #0x1                   	// #1
  403344:	mov	x3, #0xffffffffffffffff    	// #-1
  403348:	mov	x0, x23
  40334c:	mov	x4, x26
  403350:	mov	x5, x20
  403354:	mov	x7, x28
  403358:	bl	401100 <__snprintf_chk@plt>
  40335c:	add	x2, sp, #0x10
  403360:	mov	w0, wzr
  403364:	mov	x1, x23
  403368:	bl	401360 <__xstat@plt>
  40336c:	cbnz	w0, 403314 <ferror@plt+0x1f74>
  403370:	ldr	w8, [sp, #32]
  403374:	and	w8, w8, #0xf000
  403378:	cmp	w8, #0x8, lsl #12
  40337c:	b.ne	403314 <ferror@plt+0x1f74>  // b.any
  403380:	mov	w1, #0x4                   	// #4
  403384:	mov	x0, x23
  403388:	bl	401240 <access@plt>
  40338c:	cbnz	w0, 403314 <ferror@plt+0x1f74>
  403390:	mov	x0, x27
  403394:	mov	x1, x19
  403398:	bl	403d0c <ferror@plt+0x296c>
  40339c:	ldr	x27, [sp]
  4033a0:	cbnz	w0, 4033b0 <ferror@plt+0x2010>
  4033a4:	mov	w24, wzr
  4033a8:	b	4031d4 <ferror@plt+0x1e34>
  4033ac:	ldr	x27, [sp]
  4033b0:	ldr	x24, [x27]
  4033b4:	cbz	x24, 403484 <ferror@plt+0x20e4>
  4033b8:	adrp	x23, 404000 <ferror@plt+0x2c60>
  4033bc:	mov	x21, xzr
  4033c0:	add	x23, x23, #0xc8f
  4033c4:	mov	x0, x24
  4033c8:	bl	4010b0 <strlen@plt>
  4033cc:	mov	x25, x0
  4033d0:	cbz	x0, 4033fc <ferror@plt+0x205c>
  4033d4:	mov	w9, wzr
  4033d8:	sub	x10, x24, #0x1
  4033dc:	mov	x8, x25
  4033e0:	ldrb	w11, [x10, x8]
  4033e4:	cmp	w11, #0x2a
  4033e8:	b.ne	403404 <ferror@plt+0x2064>  // b.any
  4033ec:	sub	x8, x8, #0x1
  4033f0:	add	w9, w9, #0x1
  4033f4:	cbnz	x8, 4033e0 <ferror@plt+0x2040>
  4033f8:	b	403408 <ferror@plt+0x2068>
  4033fc:	mov	x8, xzr
  403400:	b	403408 <ferror@plt+0x2068>
  403404:	mov	w25, w9
  403408:	sub	x8, x8, #0x1
  40340c:	cmn	x8, #0x1
  403410:	b.eq	40343c <ferror@plt+0x209c>  // b.none
  403414:	ldrb	w9, [x24, x8]
  403418:	sub	x8, x8, #0x1
  40341c:	cmp	w9, #0x2f
  403420:	b.eq	40340c <ferror@plt+0x206c>  // b.none
  403424:	add	x1, x8, #0x2
  403428:	mov	x0, x24
  40342c:	bl	4012e0 <strndup@plt>
  403430:	mov	x26, x0
  403434:	cbnz	x0, 40344c <ferror@plt+0x20ac>
  403438:	b	40348c <ferror@plt+0x20ec>
  40343c:	mov	x0, x23
  403440:	bl	4011e0 <strdup@plt>
  403444:	mov	x26, x0
  403448:	cbz	x0, 40348c <ferror@plt+0x20ec>
  40344c:	mov	x0, x20
  403450:	mov	x1, x26
  403454:	mov	w2, w25
  403458:	mov	x3, x22
  40345c:	mov	x4, x19
  403460:	bl	403624 <ferror@plt+0x2284>
  403464:	mov	w24, w0
  403468:	mov	x0, x26
  40346c:	bl	4012c0 <free@plt>
  403470:	cmp	w24, #0x0
  403474:	b.le	4031d4 <ferror@plt+0x1e34>
  403478:	add	x21, x21, #0x1
  40347c:	ldr	x24, [x27, x21, lsl #3]
  403480:	cbnz	x24, 4033c4 <ferror@plt+0x2024>
  403484:	mov	w24, #0x1                   	// #1
  403488:	b	4031d4 <ferror@plt+0x1e34>
  40348c:	bl	401350 <__errno_location@plt>
  403490:	ldr	w0, [x0]
  403494:	add	x1, sp, #0x10
  403498:	mov	w2, #0xc8                  	// #200
  40349c:	bl	4010f0 <__xpg_strerror_r@plt>
  4034a0:	ldr	x0, [x19]
  4034a4:	ldr	w8, [x0, #16]
  4034a8:	cmp	w8, #0x3
  4034ac:	b.lt	4031d0 <ferror@plt+0x1e30>  // b.tstop
  4034b0:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4034b4:	adrp	x4, 404000 <ferror@plt+0x2c60>
  4034b8:	adrp	x5, 404000 <ferror@plt+0x2c60>
  4034bc:	add	x2, x2, #0xb9a
  4034c0:	add	x4, x4, #0xba4
  4034c4:	add	x5, x5, #0xbe5
  4034c8:	add	x6, sp, #0x10
  4034cc:	mov	w1, #0x3                   	// #3
  4034d0:	mov	w3, #0x1ad                 	// #429
  4034d4:	bl	403e10 <ferror@plt+0x2a70>
  4034d8:	b	4031d0 <ferror@plt+0x1e30>
  4034dc:	sub	sp, sp, #0x190
  4034e0:	stp	x29, x30, [sp, #336]
  4034e4:	str	x28, [sp, #352]
  4034e8:	stp	x22, x21, [sp, #368]
  4034ec:	stp	x20, x19, [sp, #384]
  4034f0:	add	x29, sp, #0x150
  4034f4:	add	x19, x0, #0x18
  4034f8:	mov	x20, x0
  4034fc:	sub	x2, x29, #0x80
  403500:	mov	w0, wzr
  403504:	mov	x1, x19
  403508:	bl	401360 <__xstat@plt>
  40350c:	cmn	w0, #0x1
  403510:	b.eq	4035fc <ferror@plt+0x225c>  // b.none
  403514:	ldur	w8, [x29, #-112]
  403518:	and	w8, w8, #0xf000
  40351c:	cmp	w8, #0x8, lsl #12
  403520:	b.ne	4035f8 <ferror@plt+0x2258>  // b.any
  403524:	mov	w1, #0x4                   	// #4
  403528:	mov	x0, x19
  40352c:	bl	401240 <access@plt>
  403530:	cmn	w0, #0x1
  403534:	b.eq	4035fc <ferror@plt+0x225c>  // b.none
  403538:	mov	w1, #0x2e                  	// #46
  40353c:	mov	x0, x19
  403540:	bl	401210 <strrchr@plt>
  403544:	cbz	x0, 40357c <ferror@plt+0x21dc>
  403548:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40354c:	ldr	x8, [x8, #408]
  403550:	cbz	x8, 40357c <ferror@plt+0x21dc>
  403554:	adrp	x22, 416000 <ferror@plt+0x14c60>
  403558:	mov	x21, x0
  40355c:	add	x22, x22, #0x190
  403560:	ldr	x1, [x22]
  403564:	mov	x0, x21
  403568:	bl	401280 <strcmp@plt>
  40356c:	cbz	w0, 403614 <ferror@plt+0x2274>
  403570:	ldr	x8, [x22, #24]
  403574:	add	x22, x22, #0x10
  403578:	cbnz	x8, 403560 <ferror@plt+0x21c0>
  40357c:	ldr	w8, [x20, #8]
  403580:	adrp	x1, 404000 <ferror@plt+0x2c60>
  403584:	add	x1, x1, #0xa66
  403588:	mov	x0, x19
  40358c:	and	w8, w8, #0xfffffffd
  403590:	str	w8, [x20, #8]
  403594:	bl	401120 <fopen@plt>
  403598:	str	x0, [x20, #16]
  40359c:	cbz	x0, 4035a8 <ferror@plt+0x2208>
  4035a0:	mov	w0, wzr
  4035a4:	b	4035fc <ferror@plt+0x225c>
  4035a8:	bl	401350 <__errno_location@plt>
  4035ac:	ldr	w0, [x0]
  4035b0:	add	x1, sp, #0x8
  4035b4:	mov	w2, #0xc8                  	// #200
  4035b8:	bl	4010f0 <__xpg_strerror_r@plt>
  4035bc:	ldr	x0, [x20]
  4035c0:	ldr	w8, [x0, #16]
  4035c4:	cmp	w8, #0x3
  4035c8:	b.lt	4035f8 <ferror@plt+0x2258>  // b.tstop
  4035cc:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4035d0:	adrp	x4, 404000 <ferror@plt+0x2c60>
  4035d4:	adrp	x5, 404000 <ferror@plt+0x2c60>
  4035d8:	add	x2, x2, #0xb9a
  4035dc:	add	x4, x4, #0xbf0
  4035e0:	add	x5, x5, #0xc00
  4035e4:	add	x7, sp, #0x8
  4035e8:	mov	w1, #0x3                   	// #3
  4035ec:	mov	w3, #0x9c                  	// #156
  4035f0:	mov	x6, x19
  4035f4:	bl	403e10 <ferror@plt+0x2a70>
  4035f8:	mov	w0, #0xffffffff            	// #-1
  4035fc:	ldp	x20, x19, [sp, #384]
  403600:	ldp	x22, x21, [sp, #368]
  403604:	ldr	x28, [sp, #352]
  403608:	ldp	x29, x30, [sp, #336]
  40360c:	add	sp, sp, #0x190
  403610:	ret
  403614:	mov	x0, x22
  403618:	mov	x1, x20
  40361c:	bl	403d0c <ferror@plt+0x296c>
  403620:	b	4035fc <ferror@plt+0x225c>
  403624:	sub	sp, sp, #0x1c0
  403628:	stp	x29, x30, [sp, #352]
  40362c:	stp	x28, x27, [sp, #368]
  403630:	stp	x26, x25, [sp, #384]
  403634:	stp	x24, x23, [sp, #400]
  403638:	stp	x22, x21, [sp, #416]
  40363c:	stp	x20, x19, [sp, #432]
  403640:	add	x29, sp, #0x160
  403644:	stp	x4, x3, [sp, #80]
  403648:	ldr	w8, [x4, #8]
  40364c:	mov	x21, x0
  403650:	mov	x0, x1
  403654:	str	w2, [sp, #100]
  403658:	and	w8, w8, #0xfffffffd
  40365c:	str	xzr, [x4, #16]
  403660:	str	w8, [x4, #8]
  403664:	str	x1, [sp, #128]
  403668:	bl	4010b0 <strlen@plt>
  40366c:	mov	x20, x0
  403670:	mov	w1, #0x2f                  	// #47
  403674:	mov	x0, x21
  403678:	bl	4012f0 <strchr@plt>
  40367c:	mov	x27, x0
  403680:	cbz	x0, 4036f4 <ferror@plt+0x2354>
  403684:	sub	x1, x27, x21
  403688:	mov	x0, x21
  40368c:	bl	4012e0 <strndup@plt>
  403690:	mov	x19, x0
  403694:	cbnz	x0, 4036f8 <ferror@plt+0x2358>
  403698:	bl	401350 <__errno_location@plt>
  40369c:	ldr	w0, [x0]
  4036a0:	add	x1, sp, #0x90
  4036a4:	mov	w2, #0xc8                  	// #200
  4036a8:	bl	4010f0 <__xpg_strerror_r@plt>
  4036ac:	ldr	x8, [sp, #80]
  4036b0:	ldr	x0, [x8]
  4036b4:	ldr	w8, [x0, #16]
  4036b8:	cmp	w8, #0x3
  4036bc:	b.lt	4036e8 <ferror@plt+0x2348>  // b.tstop
  4036c0:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4036c4:	adrp	x4, 404000 <ferror@plt+0x2c60>
  4036c8:	adrp	x5, 404000 <ferror@plt+0x2c60>
  4036cc:	add	x2, x2, #0xb9a
  4036d0:	add	x4, x4, #0xc62
  4036d4:	add	x5, x5, #0xc72
  4036d8:	add	x6, sp, #0x90
  4036dc:	mov	w1, #0x3                   	// #3
  4036e0:	mov	w3, #0x109                 	// #265
  4036e4:	bl	403e10 <ferror@plt+0x2a70>
  4036e8:	mov	w8, #0xffffffff            	// #-1
  4036ec:	str	w8, [sp, #124]
  4036f0:	b	403be4 <ferror@plt+0x2844>
  4036f4:	mov	x19, xzr
  4036f8:	str	xzr, [sp, #136]
  4036fc:	adrp	x3, 415000 <ferror@plt+0x13c60>
  403700:	ldr	x3, [x3, #4056]
  403704:	ldr	x0, [sp, #128]
  403708:	add	x1, sp, #0x88
  40370c:	mov	x2, xzr
  403710:	bl	4012d0 <scandir@plt>
  403714:	mov	w22, w0
  403718:	str	x19, [sp, #112]
  40371c:	tbnz	w0, #31, 403b1c <ferror@plt+0x277c>
  403720:	add	x9, x27, #0x1
  403724:	str	x9, [sp, #32]
  403728:	ldr	w9, [sp, #100]
  40372c:	mov	x10, x21
  403730:	mov	w8, wzr
  403734:	add	x21, x20, #0x2
  403738:	sub	w9, w9, #0x1
  40373c:	str	w9, [sp, #28]
  403740:	ldr	x9, [sp, #80]
  403744:	mov	w19, w22
  403748:	str	xzr, [sp, #48]
  40374c:	str	x10, [sp, #64]
  403750:	add	x9, x9, #0x18
  403754:	str	x9, [sp, #104]
  403758:	add	x9, x10, #0x1
  40375c:	str	x9, [sp, #16]
  403760:	mov	w9, #0x1                   	// #1
  403764:	str	w9, [sp, #124]
  403768:	mov	w9, #0xffffffff            	// #-1
  40376c:	str	w9, [sp, #76]
  403770:	str	w22, [sp, #60]
  403774:	str	w8, [sp, #96]
  403778:	cbz	w22, 403a3c <ferror@plt+0x269c>
  40377c:	mov	w10, w8
  403780:	ldr	w8, [sp, #100]
  403784:	mov	x23, xzr
  403788:	cmp	w8, #0x0
  40378c:	cset	w8, ne  // ne = any
  403790:	cmp	x27, #0x0
  403794:	cset	w9, ne  // ne = any
  403798:	cmp	w10, #0x0
  40379c:	cset	w10, ne  // ne = any
  4037a0:	and	w24, w8, w10
  4037a4:	orr	w28, w9, w10
  4037a8:	b	4037d8 <ferror@plt+0x2438>
  4037ac:	ldr	w9, [sp, #76]
  4037b0:	ldr	x8, [sp, #48]
  4037b4:	str	wzr, [sp, #124]
  4037b8:	cmp	w22, w9
  4037bc:	csel	x8, x25, x8, cc  // cc = lo, ul, last
  4037c0:	csel	w9, w22, w9, cc  // cc = lo, ul, last
  4037c4:	str	x8, [sp, #48]
  4037c8:	str	w9, [sp, #76]
  4037cc:	add	x23, x23, #0x1
  4037d0:	cmp	x23, x19
  4037d4:	b.eq	403a3c <ferror@plt+0x269c>  // b.none
  4037d8:	ldr	x22, [sp, #136]
  4037dc:	ldr	x8, [x22, x23, lsl #3]
  4037e0:	add	x26, x8, #0x13
  4037e4:	mov	x0, x26
  4037e8:	bl	4010b0 <strlen@plt>
  4037ec:	mov	x20, x0
  4037f0:	cmp	x0, #0x2
  4037f4:	b.hi	403820 <ferror@plt+0x2480>  // b.pmore
  4037f8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4037fc:	mov	x0, x26
  403800:	add	x1, x1, #0xc8f
  403804:	bl	401280 <strcmp@plt>
  403808:	cbz	w0, 4037cc <ferror@plt+0x242c>
  40380c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  403810:	mov	x0, x26
  403814:	add	x1, x1, #0xc8e
  403818:	bl	401280 <strcmp@plt>
  40381c:	cbz	w0, 4037cc <ferror@plt+0x242c>
  403820:	add	x20, x21, x20
  403824:	cmp	x20, #0x1, lsl #12
  403828:	b.hi	4037cc <ferror@plt+0x242c>  // b.pmore
  40382c:	cbz	x27, 403848 <ferror@plt+0x24a8>
  403830:	ldr	x1, [sp, #112]
  403834:	mov	x0, x26
  403838:	bl	401280 <strcmp@plt>
  40383c:	cmp	w0, #0x0
  403840:	cset	w25, eq  // eq = none
  403844:	b	40384c <ferror@plt+0x24ac>
  403848:	mov	w25, wzr
  40384c:	orr	w8, w24, w25
  403850:	cmp	w8, #0x1
  403854:	b.ne	403900 <ferror@plt+0x2560>  // b.any
  403858:	mov	x0, x20
  40385c:	bl	401130 <malloc@plt>
  403860:	cbz	x0, 403b74 <ferror@plt+0x27d4>
  403864:	ldr	x8, [x22, x23, lsl #3]
  403868:	ldr	x4, [sp, #128]
  40386c:	adrp	x3, 404000 <ferror@plt+0x2c60>
  403870:	mov	w1, #0x1                   	// #1
  403874:	add	x5, x8, #0x13
  403878:	mov	x2, #0xffffffffffffffff    	// #-1
  40387c:	add	x3, x3, #0xc91
  403880:	mov	x26, x0
  403884:	bl	4010c0 <__sprintf_chk@plt>
  403888:	add	x2, sp, #0x90
  40388c:	mov	w0, wzr
  403890:	mov	x1, x26
  403894:	bl	401360 <__xstat@plt>
  403898:	cbnz	w0, 4038f0 <ferror@plt+0x2550>
  40389c:	ldr	w8, [sp, #160]
  4038a0:	and	w8, w8, #0xf000
  4038a4:	cmp	w8, #0x4, lsl #12
  4038a8:	b.ne	4038f0 <ferror@plt+0x2550>  // b.any
  4038ac:	cbz	w25, 4038c8 <ferror@plt+0x2528>
  4038b0:	ldr	x0, [sp, #32]
  4038b4:	ldp	x4, x3, [sp, #80]
  4038b8:	mov	x1, x26
  4038bc:	mov	w2, wzr
  4038c0:	bl	403624 <ferror@plt+0x2284>
  4038c4:	str	w0, [sp, #124]
  4038c8:	ldr	w8, [sp, #100]
  4038cc:	cbz	w8, 4038f0 <ferror@plt+0x2550>
  4038d0:	ldr	w8, [sp, #124]
  4038d4:	cbz	w8, 4038f0 <ferror@plt+0x2550>
  4038d8:	ldr	x0, [sp, #64]
  4038dc:	ldr	w2, [sp, #28]
  4038e0:	ldp	x4, x3, [sp, #80]
  4038e4:	mov	x1, x26
  4038e8:	bl	403624 <ferror@plt+0x2284>
  4038ec:	str	w0, [sp, #124]
  4038f0:	mov	x0, x26
  4038f4:	bl	4012c0 <free@plt>
  4038f8:	ldr	w8, [sp, #124]
  4038fc:	cbz	w8, 403b84 <ferror@plt+0x27e4>
  403900:	tbnz	w28, #0, 4037cc <ferror@plt+0x242c>
  403904:	ldp	x5, x8, [sp, #128]
  403908:	ldr	x20, [sp, #104]
  40390c:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403910:	mov	w1, #0x1000                	// #4096
  403914:	ldr	x8, [x8, x23, lsl #3]
  403918:	mov	w2, #0x1                   	// #1
  40391c:	mov	x3, #0xffffffffffffffff    	// #-1
  403920:	mov	x0, x20
  403924:	add	x6, x8, #0x13
  403928:	add	x4, x4, #0xc91
  40392c:	bl	401100 <__snprintf_chk@plt>
  403930:	add	x2, sp, #0x90
  403934:	mov	w0, wzr
  403938:	mov	x1, x20
  40393c:	bl	401360 <__xstat@plt>
  403940:	cbnz	w0, 4037cc <ferror@plt+0x242c>
  403944:	ldr	w8, [sp, #160]
  403948:	and	w8, w8, #0xf000
  40394c:	cmp	w8, #0x8, lsl #12
  403950:	b.ne	4037cc <ferror@plt+0x242c>  // b.any
  403954:	ldr	x8, [sp, #136]
  403958:	ldr	x26, [x8, x23, lsl #3]
  40395c:	ldrb	w9, [x26, #19]!
  403960:	ldr	x8, [sp, #64]
  403964:	ldrb	w8, [x8]
  403968:	cbz	w9, 40398c <ferror@plt+0x25ec>
  40396c:	cmp	w9, w8
  403970:	b.ne	40398c <ferror@plt+0x25ec>  // b.any
  403974:	ldr	x9, [sp, #16]
  403978:	ldrb	w10, [x26, #1]!
  40397c:	ldrb	w8, [x9], #1
  403980:	cbz	w10, 40398c <ferror@plt+0x25ec>
  403984:	cmp	w10, w8
  403988:	b.eq	403978 <ferror@plt+0x25d8>  // b.none
  40398c:	cbnz	w8, 4037cc <ferror@plt+0x242c>
  403990:	ldr	x8, [sp, #88]
  403994:	ldr	x20, [x8]
  403998:	cbz	x20, 4037cc <ferror@plt+0x242c>
  40399c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4039a0:	ldr	x8, [x8, #408]
  4039a4:	mov	w22, wzr
  4039a8:	str	x8, [sp, #40]
  4039ac:	b	4039c0 <ferror@plt+0x2620>
  4039b0:	ldr	x8, [sp, #88]
  4039b4:	add	w22, w22, #0x1
  4039b8:	ldr	x20, [x8, w22, uxtw #3]
  4039bc:	cbz	x20, 4037cc <ferror@plt+0x242c>
  4039c0:	mov	x0, x26
  4039c4:	mov	x1, x20
  4039c8:	bl	401280 <strcmp@plt>
  4039cc:	cbz	w0, 403a24 <ferror@plt+0x2684>
  4039d0:	mov	x0, x20
  4039d4:	bl	4010b0 <strlen@plt>
  4039d8:	mov	x25, x0
  4039dc:	mov	x0, x26
  4039e0:	mov	x1, x20
  4039e4:	mov	x2, x25
  4039e8:	bl	401160 <strncmp@plt>
  4039ec:	ldr	x8, [sp, #40]
  4039f0:	cbz	x8, 4039b0 <ferror@plt+0x2610>
  4039f4:	cbnz	w0, 4039b0 <ferror@plt+0x2610>
  4039f8:	add	x20, x26, x25
  4039fc:	adrp	x25, 416000 <ferror@plt+0x14c60>
  403a00:	add	x25, x25, #0x190
  403a04:	ldr	x1, [x25]
  403a08:	mov	x0, x20
  403a0c:	bl	401280 <strcmp@plt>
  403a10:	cbz	w0, 4037ac <ferror@plt+0x240c>
  403a14:	ldr	x8, [x25, #24]
  403a18:	add	x25, x25, #0x10
  403a1c:	cbnz	x8, 403a04 <ferror@plt+0x2664>
  403a20:	b	4039b0 <ferror@plt+0x2610>
  403a24:	ldr	w9, [sp, #76]
  403a28:	ldr	x8, [sp, #48]
  403a2c:	str	wzr, [sp, #124]
  403a30:	cmp	w22, w9
  403a34:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  403a38:	b	4037c0 <ferror@plt+0x2420>
  403a3c:	ldr	w22, [sp, #60]
  403a40:	ldr	w24, [sp, #96]
  403a44:	cbnz	w24, 403b04 <ferror@plt+0x2764>
  403a48:	ldr	w8, [sp, #76]
  403a4c:	cmn	w8, #0x1
  403a50:	b.eq	403b04 <ferror@plt+0x2764>  // b.none
  403a54:	ldr	x8, [sp, #88]
  403a58:	ldr	w9, [sp, #76]
  403a5c:	ldr	x20, [sp, #48]
  403a60:	ldr	x7, [x8, w9, uxtw #3]
  403a64:	cbz	x20, 403aa8 <ferror@plt+0x2708>
  403a68:	ldr	x8, [x20]
  403a6c:	ldr	x0, [sp, #104]
  403a70:	ldr	x5, [sp, #128]
  403a74:	ldr	x6, [sp, #64]
  403a78:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403a7c:	mov	w1, #0x1000                	// #4096
  403a80:	mov	w2, #0x1                   	// #1
  403a84:	mov	x3, #0xffffffffffffffff    	// #-1
  403a88:	add	x4, x4, #0xc97
  403a8c:	str	x8, [sp]
  403a90:	bl	401100 <__snprintf_chk@plt>
  403a94:	ldr	x1, [sp, #80]
  403a98:	mov	x0, x20
  403a9c:	bl	403d0c <ferror@plt+0x296c>
  403aa0:	tbz	w0, #31, 403b04 <ferror@plt+0x2764>
  403aa4:	b	403b78 <ferror@plt+0x27d8>
  403aa8:	ldr	x23, [sp, #104]
  403aac:	ldr	x5, [sp, #128]
  403ab0:	ldr	x6, [sp, #64]
  403ab4:	adrp	x8, 404000 <ferror@plt+0x2c60>
  403ab8:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403abc:	mov	w1, #0x1000                	// #4096
  403ac0:	mov	w2, #0x1                   	// #1
  403ac4:	mov	x3, #0xffffffffffffffff    	// #-1
  403ac8:	add	x8, x8, #0x756
  403acc:	mov	x0, x23
  403ad0:	add	x4, x4, #0xc97
  403ad4:	str	x8, [sp]
  403ad8:	bl	401100 <__snprintf_chk@plt>
  403adc:	ldr	x20, [sp, #80]
  403ae0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  403ae4:	mov	x0, x23
  403ae8:	add	x1, x1, #0xa66
  403aec:	ldr	w8, [x20, #8]
  403af0:	and	w8, w8, #0xfffffffd
  403af4:	str	w8, [x20, #8]
  403af8:	bl	401120 <fopen@plt>
  403afc:	str	x0, [x20, #16]
  403b00:	cbz	x0, 403c08 <ferror@plt+0x2868>
  403b04:	ldr	w8, [sp, #100]
  403b08:	cmp	w8, #0x1
  403b0c:	b.lt	403b8c <ferror@plt+0x27ec>  // b.tstop
  403b10:	mov	w8, #0x1                   	// #1
  403b14:	cbz	w24, 403774 <ferror@plt+0x23d4>
  403b18:	b	403b8c <ferror@plt+0x27ec>
  403b1c:	bl	401350 <__errno_location@plt>
  403b20:	ldr	w0, [x0]
  403b24:	add	x1, sp, #0x90
  403b28:	mov	w2, #0xc8                  	// #200
  403b2c:	bl	4010f0 <__xpg_strerror_r@plt>
  403b30:	ldr	x8, [sp, #80]
  403b34:	ldr	x0, [x8]
  403b38:	ldr	w8, [x0, #16]
  403b3c:	cmp	w8, #0x7
  403b40:	b.lt	403b78 <ferror@plt+0x27d8>  // b.tstop
  403b44:	ldr	x6, [sp, #128]
  403b48:	adrp	x2, 404000 <ferror@plt+0x2c60>
  403b4c:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403b50:	adrp	x5, 404000 <ferror@plt+0x2c60>
  403b54:	add	x2, x2, #0xb9a
  403b58:	add	x4, x4, #0xc62
  403b5c:	add	x5, x5, #0xc7e
  403b60:	add	x7, sp, #0x90
  403b64:	mov	w1, #0x7                   	// #7
  403b68:	mov	w3, #0x114                 	// #276
  403b6c:	bl	403e10 <ferror@plt+0x2a70>
  403b70:	b	403b78 <ferror@plt+0x27d8>
  403b74:	ldr	w22, [sp, #60]
  403b78:	mov	w8, #0xffffffff            	// #-1
  403b7c:	str	w8, [sp, #124]
  403b80:	b	403b8c <ferror@plt+0x27ec>
  403b84:	ldr	w22, [sp, #60]
  403b88:	str	wzr, [sp, #124]
  403b8c:	ldr	x0, [sp, #136]
  403b90:	ldr	x21, [sp, #112]
  403b94:	cbz	x0, 403bd8 <ferror@plt+0x2838>
  403b98:	cmp	w22, #0x1
  403b9c:	b.lt	403bd4 <ferror@plt+0x2834>  // b.tstop
  403ba0:	ldr	x0, [x0]
  403ba4:	bl	4012c0 <free@plt>
  403ba8:	cmp	w22, #0x1
  403bac:	b.eq	403bd0 <ferror@plt+0x2830>  // b.none
  403bb0:	mov	w19, w22
  403bb4:	mov	w20, #0x1                   	// #1
  403bb8:	ldr	x8, [sp, #136]
  403bbc:	ldr	x0, [x8, x20, lsl #3]
  403bc0:	bl	4012c0 <free@plt>
  403bc4:	add	x20, x20, #0x1
  403bc8:	cmp	x19, x20
  403bcc:	b.ne	403bb8 <ferror@plt+0x2818>  // b.any
  403bd0:	ldr	x0, [sp, #136]
  403bd4:	bl	4012c0 <free@plt>
  403bd8:	cbz	x21, 403be4 <ferror@plt+0x2844>
  403bdc:	mov	x0, x21
  403be0:	bl	4012c0 <free@plt>
  403be4:	ldr	w0, [sp, #124]
  403be8:	ldp	x20, x19, [sp, #432]
  403bec:	ldp	x22, x21, [sp, #416]
  403bf0:	ldp	x24, x23, [sp, #400]
  403bf4:	ldp	x26, x25, [sp, #384]
  403bf8:	ldp	x28, x27, [sp, #368]
  403bfc:	ldp	x29, x30, [sp, #352]
  403c00:	add	sp, sp, #0x1c0
  403c04:	ret
  403c08:	bl	401350 <__errno_location@plt>
  403c0c:	ldr	w0, [x0]
  403c10:	add	x1, sp, #0x90
  403c14:	mov	w2, #0xc8                  	// #200
  403c18:	bl	4010f0 <__xpg_strerror_r@plt>
  403c1c:	ldr	x8, [sp, #80]
  403c20:	ldr	x0, [x8]
  403c24:	ldr	w8, [x0, #16]
  403c28:	cmp	w8, #0x3
  403c2c:	b.lt	403b78 <ferror@plt+0x27d8>  // b.tstop
  403c30:	ldr	x6, [sp, #104]
  403c34:	adrp	x2, 404000 <ferror@plt+0x2c60>
  403c38:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403c3c:	adrp	x5, 404000 <ferror@plt+0x2c60>
  403c40:	add	x2, x2, #0xb9a
  403c44:	add	x4, x4, #0xc62
  403c48:	add	x5, x5, #0xc00
  403c4c:	add	x7, sp, #0x90
  403c50:	mov	w1, #0x3                   	// #3
  403c54:	mov	w3, #0x160                 	// #352
  403c58:	b	403b6c <ferror@plt+0x27cc>
  403c5c:	stp	x29, x30, [sp, #-48]!
  403c60:	str	x21, [sp, #16]
  403c64:	stp	x20, x19, [sp, #32]
  403c68:	mov	x29, sp
  403c6c:	mov	x20, x1
  403c70:	mov	x21, x0
  403c74:	mov	w0, #0x1                   	// #1
  403c78:	mov	w1, #0x1018                	// #4120
  403c7c:	bl	4011c0 <calloc@plt>
  403c80:	mov	x19, x0
  403c84:	cbz	x0, 403cf8 <ferror@plt+0x2958>
  403c88:	str	x21, [x19]
  403c8c:	cbnz	x21, 403ca4 <ferror@plt+0x2904>
  403c90:	bl	403efc <ferror@plt+0x2b5c>
  403c94:	str	x0, [x19]
  403c98:	cbz	x0, 403cf4 <ferror@plt+0x2954>
  403c9c:	mov	w8, #0x1                   	// #1
  403ca0:	str	w8, [x19, #8]
  403ca4:	add	x0, x19, #0x18
  403ca8:	mov	w2, #0x1000                	// #4096
  403cac:	mov	x1, x20
  403cb0:	bl	401330 <strncpy@plt>
  403cb4:	mov	x0, x19
  403cb8:	bl	4034dc <ferror@plt+0x213c>
  403cbc:	tbz	w0, #31, 403cf8 <ferror@plt+0x2958>
  403cc0:	ldrb	w8, [x19, #8]
  403cc4:	tbz	w8, #0, 403cd0 <ferror@plt+0x2930>
  403cc8:	ldr	x0, [x19]
  403ccc:	bl	403f8c <ferror@plt+0x2bec>
  403cd0:	ldr	x0, [x19, #16]
  403cd4:	cbz	x0, 403cec <ferror@plt+0x294c>
  403cd8:	ldrb	w8, [x19, #8]
  403cdc:	tbnz	w8, #1, 403ce8 <ferror@plt+0x2948>
  403ce0:	bl	401110 <fclose@plt>
  403ce4:	b	403cec <ferror@plt+0x294c>
  403ce8:	bl	401340 <pclose@plt>
  403cec:	mov	x0, x19
  403cf0:	bl	4012c0 <free@plt>
  403cf4:	mov	x19, xzr
  403cf8:	mov	x0, x19
  403cfc:	ldp	x20, x19, [sp, #32]
  403d00:	ldr	x21, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #48
  403d08:	ret
  403d0c:	sub	sp, sp, #0x100
  403d10:	stp	x29, x30, [sp, #208]
  403d14:	stp	x22, x21, [sp, #224]
  403d18:	stp	x20, x19, [sp, #240]
  403d1c:	add	x29, sp, #0xd0
  403d20:	ldr	x21, [x0, #8]
  403d24:	mov	x20, x1
  403d28:	mov	x0, x21
  403d2c:	bl	4010b0 <strlen@plt>
  403d30:	add	x22, x20, #0x18
  403d34:	mov	x19, x0
  403d38:	mov	x0, x22
  403d3c:	bl	4010b0 <strlen@plt>
  403d40:	add	x8, x19, x0
  403d44:	add	x0, x8, #0x2
  403d48:	bl	401130 <malloc@plt>
  403d4c:	cbz	x0, 403df8 <ferror@plt+0x2a58>
  403d50:	adrp	x3, 404000 <ferror@plt+0x2c60>
  403d54:	add	x3, x3, #0xc4e
  403d58:	mov	w1, #0x1                   	// #1
  403d5c:	mov	x2, #0xffffffffffffffff    	// #-1
  403d60:	mov	x4, x21
  403d64:	mov	x5, x22
  403d68:	mov	x19, x0
  403d6c:	bl	4010c0 <__sprintf_chk@plt>
  403d70:	adrp	x1, 404000 <ferror@plt+0x2c60>
  403d74:	add	x1, x1, #0xa66
  403d78:	mov	x0, x19
  403d7c:	bl	401150 <popen@plt>
  403d80:	ldr	w8, [x20, #8]
  403d84:	str	x0, [x20, #16]
  403d88:	mov	x0, x19
  403d8c:	orr	w8, w8, #0x2
  403d90:	str	w8, [x20, #8]
  403d94:	bl	4012c0 <free@plt>
  403d98:	ldr	x8, [x20, #16]
  403d9c:	cbz	x8, 403da8 <ferror@plt+0x2a08>
  403da0:	mov	w0, wzr
  403da4:	b	403dfc <ferror@plt+0x2a5c>
  403da8:	bl	401350 <__errno_location@plt>
  403dac:	ldr	w0, [x0]
  403db0:	add	x1, sp, #0x8
  403db4:	mov	w2, #0xc8                  	// #200
  403db8:	bl	4010f0 <__xpg_strerror_r@plt>
  403dbc:	ldr	x0, [x20]
  403dc0:	ldr	w8, [x0, #16]
  403dc4:	cmp	w8, #0x3
  403dc8:	b.lt	403df8 <ferror@plt+0x2a58>  // b.tstop
  403dcc:	adrp	x2, 404000 <ferror@plt+0x2c60>
  403dd0:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403dd4:	adrp	x5, 404000 <ferror@plt+0x2c60>
  403dd8:	add	x2, x2, #0xb9a
  403ddc:	add	x4, x4, #0xbf6
  403de0:	add	x5, x5, #0xc54
  403de4:	add	x7, sp, #0x8
  403de8:	mov	w1, #0x3                   	// #3
  403dec:	mov	w3, #0x7b                  	// #123
  403df0:	mov	x6, x19
  403df4:	bl	403e10 <ferror@plt+0x2a70>
  403df8:	mov	w0, #0xffffffff            	// #-1
  403dfc:	ldp	x20, x19, [sp, #240]
  403e00:	ldp	x22, x21, [sp, #224]
  403e04:	ldp	x29, x30, [sp, #208]
  403e08:	add	sp, sp, #0x100
  403e0c:	ret
  403e10:	sub	sp, sp, #0xe0
  403e14:	stp	x29, x30, [sp, #208]
  403e18:	add	x29, sp, #0xd0
  403e1c:	stp	x6, x7, [x29, #-80]
  403e20:	stp	q0, q1, [sp]
  403e24:	stp	q2, q3, [sp, #32]
  403e28:	stp	q4, q5, [sp, #64]
  403e2c:	stp	q6, q7, [sp, #96]
  403e30:	ldr	x8, [x0]
  403e34:	cbz	x8, 403e70 <ferror@plt+0x2ad0>
  403e38:	mov	x8, #0xfffffffffffffff0    	// #-16
  403e3c:	mov	x10, sp
  403e40:	movk	x8, #0xff80, lsl #32
  403e44:	add	x10, x10, #0x80
  403e48:	stp	x10, x8, [x29, #-16]
  403e4c:	sub	x8, x29, #0x50
  403e50:	add	x9, x29, #0x10
  403e54:	add	x8, x8, #0x10
  403e58:	stp	x9, x8, [x29, #-32]
  403e5c:	ldp	q0, q1, [x29, #-32]
  403e60:	ldp	x8, x0, [x0]
  403e64:	sub	x6, x29, #0x40
  403e68:	stp	q0, q1, [x29, #-64]
  403e6c:	blr	x8
  403e70:	ldp	x29, x30, [sp, #208]
  403e74:	add	sp, sp, #0xe0
  403e78:	ret
  403e7c:	cbz	x0, 403e84 <ferror@plt+0x2ae4>
  403e80:	ldr	x0, [x0]
  403e84:	ret
  403e88:	cbz	x0, 403e9c <ferror@plt+0x2afc>
  403e8c:	mov	x8, x0
  403e90:	mov	w0, wzr
  403e94:	stp	x1, x2, [x8]
  403e98:	ret
  403e9c:	mov	w0, #0xffffffff            	// #-1
  403ea0:	ret
  403ea4:	cbz	x0, 403eac <ferror@plt+0x2b0c>
  403ea8:	ldr	x0, [x0, #8]
  403eac:	ret
  403eb0:	cbz	x0, 403ec4 <ferror@plt+0x2b24>
  403eb4:	mov	x8, x0
  403eb8:	mov	w0, wzr
  403ebc:	str	x1, [x8, #8]
  403ec0:	ret
  403ec4:	mov	w0, #0xffffffff            	// #-1
  403ec8:	ret
  403ecc:	cbz	x0, 403ed8 <ferror@plt+0x2b38>
  403ed0:	ldr	w0, [x0, #16]
  403ed4:	ret
  403ed8:	mov	w0, #0xffffffff            	// #-1
  403edc:	ret
  403ee0:	cbz	x0, 403ef4 <ferror@plt+0x2b54>
  403ee4:	mov	x8, x0
  403ee8:	mov	w0, wzr
  403eec:	str	w1, [x8, #16]
  403ef0:	ret
  403ef4:	mov	w0, #0xffffffff            	// #-1
  403ef8:	ret
  403efc:	stp	x29, x30, [sp, #-16]!
  403f00:	mov	x29, sp
  403f04:	mov	w0, #0x1                   	// #1
  403f08:	mov	w1, #0x18                  	// #24
  403f0c:	bl	4011c0 <calloc@plt>
  403f10:	cbz	x0, 403f34 <ferror@plt+0x2b94>
  403f14:	adrp	x8, 415000 <ferror@plt+0x13c60>
  403f18:	ldr	x8, [x8, #4048]
  403f1c:	adrp	x9, 403000 <ferror@plt+0x1c60>
  403f20:	add	x9, x9, #0xf3c
  403f24:	mov	w10, #0x3                   	// #3
  403f28:	ldr	x8, [x8]
  403f2c:	str	w10, [x0, #16]
  403f30:	stp	x9, x8, [x0]
  403f34:	ldp	x29, x30, [sp], #16
  403f38:	ret
  403f3c:	sub	sp, sp, #0x40
  403f40:	stp	x29, x30, [sp, #32]
  403f44:	str	x19, [sp, #48]
  403f48:	add	x29, sp, #0x20
  403f4c:	ldp	q1, q0, [x6]
  403f50:	mov	x2, x5
  403f54:	mov	x3, sp
  403f58:	mov	w1, #0x1                   	// #1
  403f5c:	mov	x19, x0
  403f60:	stp	q1, q0, [sp]
  403f64:	bl	4011b0 <__vfprintf_chk@plt>
  403f68:	adrp	x2, 404000 <ferror@plt+0x2c60>
  403f6c:	add	x2, x2, #0x755
  403f70:	mov	w1, #0x1                   	// #1
  403f74:	mov	x0, x19
  403f78:	bl	401270 <__fprintf_chk@plt>
  403f7c:	ldr	x19, [sp, #48]
  403f80:	ldp	x29, x30, [sp, #32]
  403f84:	add	sp, sp, #0x40
  403f88:	ret
  403f8c:	cbz	x0, 403fa0 <ferror@plt+0x2c00>
  403f90:	stp	x29, x30, [sp, #-16]!
  403f94:	mov	x29, sp
  403f98:	bl	4012c0 <free@plt>
  403f9c:	ldp	x29, x30, [sp], #16
  403fa0:	mov	x0, xzr
  403fa4:	ret
  403fa8:	sub	sp, sp, #0x40
  403fac:	stp	x29, x30, [sp, #16]
  403fb0:	stp	x22, x21, [sp, #32]
  403fb4:	stp	x20, x19, [sp, #48]
  403fb8:	add	x29, sp, #0x10
  403fbc:	cbz	x0, 404070 <ferror@plt+0x2cd0>
  403fc0:	mov	w1, #0x2                   	// #2
  403fc4:	mov	x20, x0
  403fc8:	bl	401140 <open@plt>
  403fcc:	mov	w19, w0
  403fd0:	tbz	w0, #31, 403ffc <ferror@plt+0x2c5c>
  403fd4:	mov	w1, #0x1                   	// #1
  403fd8:	mov	x0, x20
  403fdc:	bl	401140 <open@plt>
  403fe0:	mov	w19, w0
  403fe4:	tbz	w0, #31, 403ffc <ferror@plt+0x2c5c>
  403fe8:	mov	x0, x20
  403fec:	mov	w1, wzr
  403ff0:	bl	401140 <open@plt>
  403ff4:	mov	w19, w0
  403ff8:	tbnz	w0, #31, 404038 <ferror@plt+0x2c98>
  403ffc:	mov	w0, w19
  404000:	strb	wzr, [sp, #4]
  404004:	bl	401310 <isatty@plt>
  404008:	cbz	w0, 404030 <ferror@plt+0x2c90>
  40400c:	add	x2, sp, #0x4
  404010:	mov	w1, #0x4b33                	// #19251
  404014:	mov	w0, w19
  404018:	bl	401380 <ioctl@plt>
  40401c:	cbnz	w0, 404030 <ferror@plt+0x2c90>
  404020:	ldrb	w8, [sp, #4]
  404024:	sub	w8, w8, #0x1
  404028:	cmp	w8, #0x2
  40402c:	b.cc	4041a4 <ferror@plt+0x2e04>  // b.lo, b.ul, b.last
  404030:	mov	w0, w19
  404034:	bl	401200 <close@plt>
  404038:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40403c:	ldr	x19, [x8, #480]
  404040:	adrp	x1, 404000 <ferror@plt+0x2c60>
  404044:	add	x1, x1, #0xca1
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x0, xzr
  404050:	bl	401320 <dcgettext@plt>
  404054:	mov	x2, x0
  404058:	mov	w1, #0x1                   	// #1
  40405c:	mov	x0, x19
  404060:	mov	x3, x20
  404064:	bl	401270 <__fprintf_chk@plt>
  404068:	mov	w0, #0x1                   	// #1
  40406c:	bl	4010d0 <exit@plt>
  404070:	adrp	x22, 404000 <ferror@plt+0x2c60>
  404074:	mov	x21, xzr
  404078:	add	x22, x22, #0xd38
  40407c:	ldr	x20, [x22, x21]
  404080:	mov	w1, #0x2                   	// #2
  404084:	mov	x0, x20
  404088:	bl	401140 <open@plt>
  40408c:	mov	w19, w0
  404090:	tbz	w0, #31, 4040bc <ferror@plt+0x2d1c>
  404094:	mov	w1, #0x1                   	// #1
  404098:	mov	x0, x20
  40409c:	bl	401140 <open@plt>
  4040a0:	mov	w19, w0
  4040a4:	tbz	w0, #31, 4040bc <ferror@plt+0x2d1c>
  4040a8:	mov	x0, x20
  4040ac:	mov	w1, wzr
  4040b0:	bl	401140 <open@plt>
  4040b4:	mov	w19, w0
  4040b8:	tbnz	w0, #31, 4040f8 <ferror@plt+0x2d58>
  4040bc:	mov	w0, w19
  4040c0:	strb	wzr, [sp, #8]
  4040c4:	bl	401310 <isatty@plt>
  4040c8:	cbz	w0, 4040f0 <ferror@plt+0x2d50>
  4040cc:	add	x2, sp, #0x8
  4040d0:	mov	w1, #0x4b33                	// #19251
  4040d4:	mov	w0, w19
  4040d8:	bl	401380 <ioctl@plt>
  4040dc:	cbnz	w0, 4040f0 <ferror@plt+0x2d50>
  4040e0:	ldrb	w8, [sp, #8]
  4040e4:	sub	w8, w8, #0x1
  4040e8:	cmp	w8, #0x2
  4040ec:	b.cc	4041a4 <ferror@plt+0x2e04>  // b.lo, b.ul, b.last
  4040f0:	mov	w0, w19
  4040f4:	bl	401200 <close@plt>
  4040f8:	add	x21, x21, #0x8
  4040fc:	cmp	x21, #0x30
  404100:	b.ne	40407c <ferror@plt+0x2cdc>  // b.any
  404104:	mov	w0, wzr
  404108:	sturb	wzr, [x29, #-4]
  40410c:	bl	401310 <isatty@plt>
  404110:	cbz	w0, 404138 <ferror@plt+0x2d98>
  404114:	sub	x2, x29, #0x4
  404118:	mov	w1, #0x4b33                	// #19251
  40411c:	mov	w0, wzr
  404120:	bl	401380 <ioctl@plt>
  404124:	cbnz	w0, 404138 <ferror@plt+0x2d98>
  404128:	ldurb	w8, [x29, #-4]
  40412c:	sub	w8, w8, #0x1
  404130:	cmp	w8, #0x2
  404134:	b.cc	4041bc <ferror@plt+0x2e1c>  // b.lo, b.ul, b.last
  404138:	mov	w0, #0x1                   	// #1
  40413c:	sturb	wzr, [x29, #-4]
  404140:	bl	401310 <isatty@plt>
  404144:	cbz	w0, 40416c <ferror@plt+0x2dcc>
  404148:	sub	x2, x29, #0x4
  40414c:	mov	w0, #0x1                   	// #1
  404150:	mov	w1, #0x4b33                	// #19251
  404154:	bl	401380 <ioctl@plt>
  404158:	cbnz	w0, 40416c <ferror@plt+0x2dcc>
  40415c:	ldurb	w8, [x29, #-4]
  404160:	sub	w8, w8, #0x1
  404164:	cmp	w8, #0x1
  404168:	b.ls	4041c4 <ferror@plt+0x2e24>  // b.plast
  40416c:	mov	w0, #0x2                   	// #2
  404170:	sturb	wzr, [x29, #-4]
  404174:	bl	401310 <isatty@plt>
  404178:	cbz	w0, 4041cc <ferror@plt+0x2e2c>
  40417c:	sub	x2, x29, #0x4
  404180:	mov	w0, #0x2                   	// #2
  404184:	mov	w1, #0x4b33                	// #19251
  404188:	bl	401380 <ioctl@plt>
  40418c:	cbnz	w0, 4041cc <ferror@plt+0x2e2c>
  404190:	ldurb	w8, [x29, #-4]
  404194:	sub	w8, w8, #0x1
  404198:	cmp	w8, #0x1
  40419c:	b.hi	4041cc <ferror@plt+0x2e2c>  // b.pmore
  4041a0:	mov	w19, #0x2                   	// #2
  4041a4:	mov	w0, w19
  4041a8:	ldp	x20, x19, [sp, #48]
  4041ac:	ldp	x22, x21, [sp, #32]
  4041b0:	ldp	x29, x30, [sp, #16]
  4041b4:	add	sp, sp, #0x40
  4041b8:	ret
  4041bc:	mov	w19, wzr
  4041c0:	b	4041a4 <ferror@plt+0x2e04>
  4041c4:	mov	w19, #0x1                   	// #1
  4041c8:	b	4041a4 <ferror@plt+0x2e04>
  4041cc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4041d0:	ldr	x19, [x8, #480]
  4041d4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4041d8:	add	x1, x1, #0xcb3
  4041dc:	mov	w2, #0x5                   	// #5
  4041e0:	mov	x0, xzr
  4041e4:	bl	401320 <dcgettext@plt>
  4041e8:	mov	x2, x0
  4041ec:	mov	w1, #0x1                   	// #1
  4041f0:	mov	x0, x19
  4041f4:	bl	401270 <__fprintf_chk@plt>
  4041f8:	mov	w0, #0x1                   	// #1
  4041fc:	bl	4010d0 <exit@plt>
  404200:	sub	sp, sp, #0x120
  404204:	stp	x29, x30, [sp, #240]
  404208:	stp	x28, x21, [sp, #256]
  40420c:	stp	x20, x19, [sp, #272]
  404210:	add	x29, sp, #0xf0
  404214:	adrp	x21, 416000 <ferror@plt+0x14c60>
  404218:	adrp	x11, 416000 <ferror@plt+0x14c60>
  40421c:	mov	w19, w0
  404220:	stp	x2, x3, [x29, #-112]
  404224:	ldr	x0, [x21, #480]
  404228:	ldr	x3, [x11, #552]
  40422c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404230:	mov	x9, sp
  404234:	movk	x8, #0xff80, lsl #32
  404238:	sub	x10, x29, #0x70
  40423c:	add	x9, x9, #0x80
  404240:	adrp	x2, 404000 <ferror@plt+0x2c60>
  404244:	mov	x20, x1
  404248:	add	x10, x10, #0x30
  40424c:	stp	x9, x8, [x29, #-48]
  404250:	add	x8, x29, #0x30
  404254:	add	x2, x2, #0xd70
  404258:	mov	w1, #0x1                   	// #1
  40425c:	stp	x4, x5, [x29, #-96]
  404260:	stp	x6, x7, [x29, #-80]
  404264:	stp	q1, q2, [sp, #16]
  404268:	stp	q3, q4, [sp, #48]
  40426c:	str	q0, [sp]
  404270:	stp	q5, q6, [sp, #80]
  404274:	str	q7, [sp, #112]
  404278:	stp	x8, x10, [x29, #-64]
  40427c:	bl	401270 <__fprintf_chk@plt>
  404280:	ldp	q0, q1, [x29, #-64]
  404284:	ldr	x0, [x21, #480]
  404288:	sub	x3, x29, #0x20
  40428c:	mov	w1, #0x1                   	// #1
  404290:	mov	x2, x20
  404294:	stp	q0, q1, [x29, #-32]
  404298:	bl	4011b0 <__vfprintf_chk@plt>
  40429c:	cmp	w19, #0x1
  4042a0:	b.lt	4042c8 <ferror@plt+0x2f28>  // b.tstop
  4042a4:	ldr	x20, [x21, #480]
  4042a8:	mov	w0, w19
  4042ac:	bl	4011f0 <strerror@plt>
  4042b0:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4042b4:	mov	x3, x0
  4042b8:	add	x2, x2, #0x7ce
  4042bc:	mov	w1, #0x1                   	// #1
  4042c0:	mov	x0, x20
  4042c4:	bl	401270 <__fprintf_chk@plt>
  4042c8:	ldp	x20, x19, [sp, #272]
  4042cc:	ldp	x28, x21, [sp, #256]
  4042d0:	ldp	x29, x30, [sp, #240]
  4042d4:	add	sp, sp, #0x120
  4042d8:	ret
  4042dc:	sub	sp, sp, #0x130
  4042e0:	stp	x29, x30, [sp, #240]
  4042e4:	str	x28, [sp, #256]
  4042e8:	stp	x22, x21, [sp, #272]
  4042ec:	stp	x20, x19, [sp, #288]
  4042f0:	add	x29, sp, #0xf0
  4042f4:	adrp	x22, 416000 <ferror@plt+0x14c60>
  4042f8:	adrp	x11, 416000 <ferror@plt+0x14c60>
  4042fc:	mov	w19, w0
  404300:	stp	x3, x4, [x29, #-104]
  404304:	ldr	x0, [x22, #480]
  404308:	ldr	x3, [x11, #552]
  40430c:	mov	x8, #0xffffffffffffffd8    	// #-40
  404310:	mov	x9, sp
  404314:	mov	x21, x2
  404318:	movk	x8, #0xff80, lsl #32
  40431c:	sub	x10, x29, #0x68
  404320:	add	x9, x9, #0x80
  404324:	adrp	x2, 404000 <ferror@plt+0x2c60>
  404328:	mov	w20, w1
  40432c:	add	x10, x10, #0x28
  404330:	stp	x9, x8, [x29, #-48]
  404334:	add	x8, x29, #0x40
  404338:	add	x2, x2, #0xd70
  40433c:	mov	w1, #0x1                   	// #1
  404340:	stp	x5, x6, [x29, #-88]
  404344:	stur	x7, [x29, #-72]
  404348:	stp	q1, q2, [sp, #16]
  40434c:	stp	q3, q4, [sp, #48]
  404350:	str	q0, [sp]
  404354:	stp	q5, q6, [sp, #80]
  404358:	str	q7, [sp, #112]
  40435c:	stp	x8, x10, [x29, #-64]
  404360:	bl	401270 <__fprintf_chk@plt>
  404364:	ldp	q0, q1, [x29, #-64]
  404368:	ldr	x0, [x22, #480]
  40436c:	sub	x3, x29, #0x20
  404370:	mov	w1, #0x1                   	// #1
  404374:	mov	x2, x21
  404378:	stp	q0, q1, [x29, #-32]
  40437c:	bl	4011b0 <__vfprintf_chk@plt>
  404380:	cmp	w20, #0x1
  404384:	b.lt	4043ac <ferror@plt+0x300c>  // b.tstop
  404388:	ldr	x21, [x22, #480]
  40438c:	mov	w0, w20
  404390:	bl	4011f0 <strerror@plt>
  404394:	adrp	x2, 404000 <ferror@plt+0x2c60>
  404398:	mov	x3, x0
  40439c:	add	x2, x2, #0x7ce
  4043a0:	mov	w1, #0x1                   	// #1
  4043a4:	mov	x0, x21
  4043a8:	bl	401270 <__fprintf_chk@plt>
  4043ac:	mov	w0, w19
  4043b0:	bl	4010d0 <exit@plt>
  4043b4:	stp	x29, x30, [sp, #-32]!
  4043b8:	str	x19, [sp, #16]
  4043bc:	mov	x29, sp
  4043c0:	mov	w1, #0x2f                  	// #47
  4043c4:	mov	x19, x0
  4043c8:	bl	401210 <strrchr@plt>
  4043cc:	cmp	x0, #0x0
  4043d0:	csinc	x8, x19, x0, eq  // eq = none
  4043d4:	ldr	x19, [sp, #16]
  4043d8:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4043dc:	str	x8, [x9, #552]
  4043e0:	ldp	x29, x30, [sp], #32
  4043e4:	ret
  4043e8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4043ec:	ldr	x0, [x8, #552]
  4043f0:	ret
  4043f4:	stp	x29, x30, [sp, #-16]!
  4043f8:	mov	x29, sp
  4043fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  404400:	add	x1, x1, #0xd75
  404404:	mov	w2, #0x5                   	// #5
  404408:	mov	x0, xzr
  40440c:	bl	401320 <dcgettext@plt>
  404410:	adrp	x8, 416000 <ferror@plt+0x14c60>
  404414:	ldr	x2, [x8, #552]
  404418:	adrp	x3, 404000 <ferror@plt+0x2c60>
  40441c:	mov	x1, x0
  404420:	add	x3, x3, #0xd81
  404424:	mov	w0, #0x1                   	// #1
  404428:	bl	401190 <__printf_chk@plt>
  40442c:	mov	w0, wzr
  404430:	bl	4010d0 <exit@plt>
  404434:	stp	x29, x30, [sp, #-32]!
  404438:	str	x19, [sp, #16]
  40443c:	mov	x29, sp
  404440:	adrp	x8, 416000 <ferror@plt+0x14c60>
  404444:	ldr	x19, [x8, #480]
  404448:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40444c:	add	x1, x1, #0xb3e
  404450:	mov	w2, #0x5                   	// #5
  404454:	mov	x0, xzr
  404458:	bl	401320 <dcgettext@plt>
  40445c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  404460:	ldr	x3, [x8, #552]
  404464:	mov	x2, x0
  404468:	mov	w1, #0x1                   	// #1
  40446c:	mov	x0, x19
  404470:	bl	401270 <__fprintf_chk@plt>
  404474:	mov	w0, #0x47                  	// #71
  404478:	bl	4010d0 <exit@plt>
  40447c:	stp	x29, x30, [sp, #-16]!
  404480:	mov	x29, sp
  404484:	bl	401130 <malloc@plt>
  404488:	cbz	x0, 404494 <ferror@plt+0x30f4>
  40448c:	ldp	x29, x30, [sp], #16
  404490:	ret
  404494:	bl	404434 <ferror@plt+0x3094>
  404498:	stp	x29, x30, [sp, #-16]!
  40449c:	mov	x29, sp
  4044a0:	bl	4011d0 <realloc@plt>
  4044a4:	cbz	x0, 4044b0 <ferror@plt+0x3110>
  4044a8:	ldp	x29, x30, [sp], #16
  4044ac:	ret
  4044b0:	bl	404434 <ferror@plt+0x3094>
  4044b4:	stp	x29, x30, [sp, #-16]!
  4044b8:	mov	x29, sp
  4044bc:	bl	4011e0 <strdup@plt>
  4044c0:	cbz	x0, 4044cc <ferror@plt+0x312c>
  4044c4:	ldp	x29, x30, [sp], #16
  4044c8:	ret
  4044cc:	bl	404434 <ferror@plt+0x3094>
  4044d0:	stp	x29, x30, [sp, #-16]!
  4044d4:	mov	x29, sp
  4044d8:	bl	4012e0 <strndup@plt>
  4044dc:	cbz	x0, 4044e8 <ferror@plt+0x3148>
  4044e0:	ldp	x29, x30, [sp], #16
  4044e4:	ret
  4044e8:	bl	404434 <ferror@plt+0x3094>
  4044ec:	cbz	x0, 404500 <ferror@plt+0x3160>
  4044f0:	stp	x29, x30, [sp, #-16]!
  4044f4:	mov	x29, sp
  4044f8:	bl	4012c0 <free@plt>
  4044fc:	ldp	x29, x30, [sp], #16
  404500:	mov	x0, xzr
  404504:	ret
  404508:	stp	x29, x30, [sp, #-64]!
  40450c:	mov	x29, sp
  404510:	stp	x19, x20, [sp, #16]
  404514:	adrp	x20, 415000 <ferror@plt+0x13c60>
  404518:	add	x20, x20, #0xde0
  40451c:	stp	x21, x22, [sp, #32]
  404520:	adrp	x21, 415000 <ferror@plt+0x13c60>
  404524:	add	x21, x21, #0xdd8
  404528:	sub	x20, x20, x21
  40452c:	mov	w22, w0
  404530:	stp	x23, x24, [sp, #48]
  404534:	mov	x23, x1
  404538:	mov	x24, x2
  40453c:	bl	401078 <strlen@plt-0x38>
  404540:	cmp	xzr, x20, asr #3
  404544:	b.eq	404570 <ferror@plt+0x31d0>  // b.none
  404548:	asr	x20, x20, #3
  40454c:	mov	x19, #0x0                   	// #0
  404550:	ldr	x3, [x21, x19, lsl #3]
  404554:	mov	x2, x24
  404558:	add	x19, x19, #0x1
  40455c:	mov	x1, x23
  404560:	mov	w0, w22
  404564:	blr	x3
  404568:	cmp	x20, x19
  40456c:	b.ne	404550 <ferror@plt+0x31b0>  // b.any
  404570:	ldp	x19, x20, [sp, #16]
  404574:	ldp	x21, x22, [sp, #32]
  404578:	ldp	x23, x24, [sp, #48]
  40457c:	ldp	x29, x30, [sp], #64
  404580:	ret
  404584:	nop
  404588:	ret

Disassembly of section .fini:

000000000040458c <.fini>:
  40458c:	stp	x29, x30, [sp, #-16]!
  404590:	mov	x29, sp
  404594:	ldp	x29, x30, [sp], #16
  404598:	ret
