// Seed: 1581678014
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  uwire id_3;
  assign module_1.type_5 = 0;
  assign id_3 = id_1 == 1'd0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3
    , id_31,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    input wire id_16,
    input tri id_17,
    input tri0 id_18,
    output wor id_19,
    output tri0 id_20,
    input wire id_21,
    output wire id_22,
    input wire id_23,
    output wire id_24,
    input tri0 id_25,
    input supply0 id_26,
    output tri1 id_27,
    input wand id_28,
    output uwire id_29
);
  tri0 id_32 = id_17;
  assign id_15 = id_16;
  module_0 modCall_1 (
      id_4,
      id_23
  );
  wire id_33;
endmodule
