irun(64): 13.10-s011: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	irun(64)	13.10-s011: Started on Aug 13, 2015 at 15:57:47 CST
irun
	-f run.f
		-64bit
		-access rwc
		-status
		-top test
		-covoverwrite
		-coverage b:u
		+nccoverage+functional
		+notchkmsg
		+notimingchecks
		+no_notifier
		+define+SVA
		+incdir+./
		-sysc
		xbus_event.cpp
		xbus_slave_listener.cpp
		./test_dpi_xbus_import.sv
		-input simvision.tcl
		-batch
Recompiling... reason: file './dpi_xbus_import.sv' is newer than expected.
	expected: Thu Aug 13 15:28:22 2015
	actual:   Thu Aug 13 15:57:27 2015
file: ./test_dpi_xbus_import.sv
  dpi_xbus_assign_event(xbus_e, a, a);
                      |
ncvlog: *W,FUNTSK (./test_dpi_xbus_import.sv,12|22): function called as a task without void'().
	module worklib.test:sv
		errors: 0, warnings: 1
ncvlog: Memory Usage - 17.9M program + 22.6M data = 40.5M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.1s, 56.6% cpu)
$CDSROOT = /stec/apps/cadence/INCISIV13.10.011
$TESTDIR = /stec/tw/users/schen/prj/smartdv/lib/smtdv_common/test/sysc

TOOL:	ncsc(64)	13.10-s011
ncsc C++ parameters: 
	ncsc -COMPILER $CDSROOT/tools/cdsgcc/gcc/4.4/bin/g++ 
	-f ./INCA_libs/irun.lnx8664.13.10.nc/ncsc_run/ncsc_obj/ncsc.args
	-MANUAL 
	-CFLAGS "-DNCSC
		-I$CDSROOT/tools/systemc/include_pch
		-I$CDSROOT/tools/tbsc/include
		-I$CDSROOT/tools/vic/include
		-I$CDSROOT/tools/ovm/sc/src
		-I$CDSROOT/tools/uvm/uvm_lib/uvm_sc/sc
		-I$CDSROOT/tools/uvm/uvm_lib/uvm_ml/sc
		-I$CDSROOT/tools/systemc/include/cci
		-I$CDSROOT/tools/systemc/include/factory
		-I$CDSROOT/tools/systemc/include/tlm2
		-fPIC
		-c
		-x c++  -Wall
		-I$CDSROOT/tools/include
		-I$CDSROOT/tools/inca/include"

ncsc: compiling $TESTDIR/xbus_event.cpp

ncsc: compiling $TESTDIR/xbus_slave_listener.cpp

building library run.so

	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x2edf533b
		test
ncelab: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block functional
	Generating native compiled code:
		worklib.\$unit_0x2edf533b :compilation_unit <0x3e2d51b0>
			streams:   0, words:     0
		worklib.test:sv <0x203d8adf>
			streams:   1, words:  1547
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		            Instances  Unique
		Modules:            1       1
		Registers:          7       2
		Initial blocks:     1       1
		Compilation units:  1       1
	Writing initial simulation snapshot: worklib.test:sv
ncelab: Memory Usage - 44.0M program + 100.2M data = 144.3M total (Peak 149.6M)
ncelab: CPU Usage - 0.1s system + 0.1s user = 0.2s total (0.3s, 69.1% cpu)
Loading snapshot worklib.test:sv .................... Done
*Verdi3* Loading libsscore_ius131.so
*Verdi3* : Loading SystemC dumping library libsscore_ius131_sc_gcc44.so.
*Verdi3* : Enable Parallel Dumping.
ncsim> source /stec/apps/cadence/INCISIV13.10.011/tools/inca/files/ncsimrc
ncsim> database -open waves -shm -statement
ncsim: *W,DBSPE2: The database -statement option will have an adverse performance impact. The +linedebug command line option must be specified when probing statements.
Created SHM database waves
ncsim> probe -create -all -depth all
Created probe 1
ncsim> 
ncsim> run
ncsim: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
Simulation complete via $finish(1) at time 0 FS + 0
./test_dpi_xbus_import.sv:13   $finish;
ncsim> #exit
ncsim> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  test(test)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_61b74076_00000000.ucm (reused)
  data               :  ./cov_work/scope/test/icc_61b74076_00000000.ucd
  cpu                :  0.0s system + 0.0s user = 0.0s total
ncsim: Memory Usage - 33.1M program + 326.7M data = 359.8M total
ncsim: CPU Usage - 0.1s system + 0.3s user = 0.4s total (21.0s, 1.7% cpu)
TOOL:	irun(64)	13.10-s011: Exiting on Aug 13, 2015 at 15:58:23 CST  (total: 00:00:36)
