{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687099616489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687099616489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 21:46:56 2023 " "Processing started: Sun Jun 18 21:46:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687099616489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687099616489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687099616489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687099616831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_0808.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_0808.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0808-behav " "Found design unit 1: ADC_0808-behav" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617159 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0808 " "Found entity 1: ADC_0808" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CT-controller " "Found design unit 1: LCD_CT-controller" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CT " "Found entity 1: LCD_CT" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DATA-bhv_data " "Found design unit 1: LCD_DATA-bhv_data" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA " "Found entity 1: LCD_DATA" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-behav " "Found design unit 1: UART_tx-behav" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617174 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_dsd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prj_dsd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRJ_DSD-behav " "Found design unit 1: PRJ_DSD-behav" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRJ_DSD " "Found entity 1: PRJ_DSD" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_clk-LogicFunction " "Found design unit 1: DIV_clk-LogicFunction" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_clk " "Found entity 1: DIV_clk" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099617176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRJ_DSD " "Elaborating entity \"PRJ_DSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687099617254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START_TX_2 PRJ_DSD.vhd(38) " "Verilog HDL or VHDL warning at PRJ_DSD.vhd(38): object \"START_TX_2\" assigned a value but never read" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687099617256 "|PRJ_DSD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CT LCD_CT:LCD_CT_PORTMAP " "Elaborating entity \"LCD_CT\" for hierarchy \"LCD_CT:LCD_CT_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "LCD_CT_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099617259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DATA LCD_DATA:LCD_CONVERT_DATA " "Elaborating entity \"LCD_DATA\" for hierarchy \"LCD_DATA:LCD_CONVERT_DATA\"" {  } { { "PRJ_DSD.vhd" "LCD_CONVERT_DATA" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099617259 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_chuc LCD_DATA.vhd(47) " "VHDL Process Statement warning at LCD_DATA.vhd(47): signal \"temp_chuc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687099617259 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_dv LCD_DATA.vhd(48) " "VHDL Process Statement warning at LCD_DATA.vhd(48): signal \"temp_dv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687099617259 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_chuc LCD_DATA.vhd(54) " "VHDL Process Statement warning at LCD_DATA.vhd(54): signal \"temp_chuc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687099617259 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_dv LCD_DATA.vhd(55) " "VHDL Process Statement warning at LCD_DATA.vhd(55): signal \"temp_dv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687099617259 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:UART_PORTMAP " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:UART_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "UART_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099617273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_0808 ADC_0808:ADC_PORTMAP " "Elaborating entity \"ADC_0808\" for hierarchy \"ADC_0808:ADC_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "ADC_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099617273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_clk DIV_clk:DIV_CLK_PORTMAP " "Elaborating entity \"DIV_clk\" for hierarchy \"DIV_clk:DIV_CLK_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "DIV_CLK_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099617277 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Mod1\"" {  } { { "LCD_DATA.vhd" "Mod1" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618200 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Mod0\"" {  } { { "LCD_DATA.vhd" "Mod0" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618200 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Div0\"" {  } { { "LCD_DATA.vhd" "Div0" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618200 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Mult0\"" {  } { { "LCD_DATA.vhd" "Mult0" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618200 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1687099618200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod1\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod1 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618232 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687099618232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod0\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod0 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618483 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687099618483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618499 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687099618499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618631 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687099618631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_05h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufh " "Found entity 1: add_sub_ufh" {  } { { "db/add_sub_ufh.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_ufh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687099618777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687099618777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|altshift:external_latency_ffs LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687099618789 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "57 " "Ignored 57 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "57 " "Ignored 57 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1687099619231 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1687099619231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tt VCC " "Pin \"tt\" is stuck at VCC" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687099620607 "|PRJ_DSD|tt"} { "Warning" "WMLS_MLS_STUCK_PIN" "tt2 VCC " "Pin \"tt2\" is stuck at VCC" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687099620607 "|PRJ_DSD|tt2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687099620607 "|PRJ_DSD|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687099620607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687099621489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687099621489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2562 " "Implemented 2562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687099621610 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687099621610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2531 " "Implemented 2531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687099621610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687099621610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687099621633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 21:47:01 2023 " "Processing ended: Sun Jun 18 21:47:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687099621633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687099621633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687099621633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687099621633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687099622516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687099622516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 21:47:02 2023 " "Processing started: Sun Jun 18 21:47:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687099622516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687099622516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687099622516 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687099622581 ""}
{ "Info" "0" "" "Project  = PRJ_DSD" {  } {  } 0 0 "Project  = PRJ_DSD" 0 0 "Fitter" 0 0 1687099622581 ""}
{ "Info" "0" "" "Revision = PRJ_DSD" {  } {  } 0 0 "Revision = PRJ_DSD" 0 0 "Fitter" 0 0 1687099622581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687099622682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRJ_DSD EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"PRJ_DSD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687099622694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687099622706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687099622706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687099622770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687099622770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687099623425 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 5217 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687099623425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 5218 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687099623425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 5219 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687099623425 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687099623425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRJ_DSD.sdc " "Synopsys Design Constraints File file not found: 'PRJ_DSD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687099623722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687099623722 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687099623738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687099623816 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687099623816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_clk:DIV_CLK_PORTMAP\|temp  " "Automatically promoted node DIV_clk:DIV_CLK_PORTMAP\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687099623816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_clk:DIV_CLK_PORTMAP\|temp~0 " "Destination node DIV_clk:DIV_CLK_PORTMAP\|temp~0" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIV_clk:DIV_CLK_PORTMAP|temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 4351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687099623816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_adc " "Destination node clk_adc" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_adc } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_adc" } } } } { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_adc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687099623816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1687099623816 ""}  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIV_clk:DIV_CLK_PORTMAP|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687099623816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687099623957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687099623957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687099623957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687099623957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687099623973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687099623973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687099623973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687099623973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687099623988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687099623988 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687099623988 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687099624004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687099626183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687099626826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687099626829 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687099630728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687099630728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687099630912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687099632665 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687099632665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687099633348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687099633348 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687099633348 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687099633376 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687099633390 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX 0 " "Pin \"TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "start_ADC 0 " "Pin \"start_ADC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ale 0 " "Pin \"ale\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe 0 " "Pin \"oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_adc 0 " "Pin \"clk_adc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "start_alarm_light 0 " "Pin \"start_alarm_light\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tt 0 " "Pin \"tt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tt2 0 " "Pin \"tt2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rw 0 " "Pin \"rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs 0 " "Pin \"rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[0\] 0 " "Pin \"lcd_data_x\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[1\] 0 " "Pin \"lcd_data_x\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[2\] 0 " "Pin \"lcd_data_x\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[3\] 0 " "Pin \"lcd_data_x\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[4\] 0 " "Pin \"lcd_data_x\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[5\] 0 " "Pin \"lcd_data_x\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[6\] 0 " "Pin \"lcd_data_x\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data_x\[7\] 0 " "Pin \"lcd_data_x\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1687099633427 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1687099633427 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687099633739 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687099633801 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687099634145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687099634525 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1687099634651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/output_files/PRJ_DSD.fit.smsg " "Generated suppressed messages file C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/output_files/PRJ_DSD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687099634794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687099635140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 21:47:15 2023 " "Processing ended: Sun Jun 18 21:47:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687099635140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687099635140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687099635140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687099635140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687099635930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687099635931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 21:47:15 2023 " "Processing started: Sun Jun 18 21:47:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687099635931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687099635931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687099635931 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687099637527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687099637590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687099638036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 21:47:18 2023 " "Processing ended: Sun Jun 18 21:47:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687099638036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687099638036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687099638036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687099638036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687099638608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687099638908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687099638908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 21:47:18 2023 " "Processing started: Sun Jun 18 21:47:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687099638908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687099638908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PRJ_DSD -c PRJ_DSD " "Command: quartus_sta PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687099638908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687099638967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687099639077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687099639098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687099639098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRJ_DSD.sdc " "Synopsys Design Constraints File file not found: 'PRJ_DSD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687099639225 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687099639225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_clk:DIV_CLK_PORTMAP\|temp DIV_clk:DIV_CLK_PORTMAP\|temp " "create_clock -period 1.000 -name DIV_clk:DIV_CLK_PORTMAP\|temp DIV_clk:DIV_CLK_PORTMAP\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639225 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639225 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687099639240 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1687099639243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687099639252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.746 " "Worst-case setup slack is -7.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.746      -431.475 clk  " "   -7.746      -431.475 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913       -81.591 DIV_clk:DIV_CLK_PORTMAP\|temp  " "   -3.913       -81.591 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.649 " "Worst-case hold slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649        -2.649 clk  " "   -2.649        -2.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 DIV_clk:DIV_CLK_PORTMAP\|temp  " "    0.391         0.000 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687099639256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687099639256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -85.380 clk  " "   -1.380       -85.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 DIV_clk:DIV_CLK_PORTMAP\|temp  " "   -0.500       -23.000 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639256 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1687099639313 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1687099639313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687099639335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.003 " "Worst-case setup slack is -3.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003      -151.618 clk  " "   -3.003      -151.618 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217       -24.950 DIV_clk:DIV_CLK_PORTMAP\|temp  " "   -1.217       -24.950 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.639 " "Worst-case hold slack is -1.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.639        -1.639 clk  " "   -1.639        -1.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DIV_clk:DIV_CLK_PORTMAP\|temp  " "    0.215         0.000 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687099639351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687099639351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -85.380 clk  " "   -1.380       -85.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 DIV_clk:DIV_CLK_PORTMAP\|temp  " "   -0.500       -23.000 DIV_clk:DIV_CLK_PORTMAP\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687099639351 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1687099639414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687099639433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687099639433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687099639494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 21:47:19 2023 " "Processing ended: Sun Jun 18 21:47:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687099639494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687099639494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687099639494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687099639494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687099640137 ""}
