// Seed: 607162314
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    output supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri0 id_18,
    output supply1 id_19,
    input supply0 id_20
);
  wire id_22;
  for (id_23 = -1; 1 - id_8; id_12 = id_7) wire id_24;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  wor   id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
  always_latch id_1 <= 1;
endmodule
