module or_gate ( input x1, x2, output reg out );
  
  always @ (x1 or x2)
    begin
      out   = x1 | x2 ; 
    end
endmodule