Starting…
Running 'Verilator.Lint' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/01-verilator-lint'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/04-checker-lintwarnings'…
26 Lint warnings found.
Running 'Yosys.JsonHeader' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/10-openroad-checksdcfiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/11-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.Floorplan' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/12-openroad-floorplan'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/12-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[IFP-0028] Core area lower left (5.000, 5.000) snapped to (5.060, 5.440).
Running 'Odb.CheckMacroAntennaProperties' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/13-odb-checkmacroantennaproperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/14-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/14-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/15-odb-manualmacroplacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/16-openroad-cutrows'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/16-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.TapEndcapInsertion' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/17-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/17-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.AddPDNObstructions' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/18-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/19-openroad-generatepdn'…
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/381vlqh72qv21j2s2ssfql1j0vg3f44v-FABulous-env/lib/python3.12/site-packages/librelane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/19-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'Odb.RemovePDNObstructions' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/20-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/21-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/22-openroad-globalplacementskipio'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 49.528400…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/22-openroad-globalplacementskipio/openroad-globalplacementskipio.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.IOPlacement' at 'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/23-openroad-ioplacement'…
Logging subprocess to [repr.filename]'Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-53-55/23-openroad-ioplacement/openroad-ioplacement.log'[/repr.filename]…
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0366] port '__VIRTUAL_CLK__' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[PPL-0024] Number of IO pins (508) exceeds maximum number of available positions (304). Increase the die perimeter from 1000.00um to 1727.20um.
