{"Source Block": ["zipcpu/rtl/core/memops.v@141:158@HdlStmProcess", "\t\tbegin // Grab the wishbone\n\t\t\tr_wb_cyc_lcl <= lcl_stb;\n\t\t\tr_wb_cyc_gbl <= gbl_stb;\n\t\tend\n\tinitial\to_wb_stb_gbl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_gbl)))\n\t\t\to_wb_stb_gbl <= 1'b0;\n\t\telse if (o_wb_cyc_gbl)\n\t\t\to_wb_stb_gbl <= (o_wb_stb_gbl)&&(i_wb_stall);\n\t\telse\n\t\t\t// Grab wishbone on any new transaction to the gbl bus\n\t\t\to_wb_stb_gbl <= gbl_stb;\n\n\tinitial\to_wb_stb_lcl = 1'b0;\n\talways @(posedge i_clk)\n\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_lcl)))\n\t\t\to_wb_stb_lcl <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[147, "\t\tif ((i_reset)||((i_wb_err)&&(r_wb_cyc_gbl)))\n"], [148, "\t\t\to_wb_stb_gbl <= 1'b0;\n"], [149, "\t\telse if (o_wb_cyc_gbl)\n"], [150, "\t\t\to_wb_stb_gbl <= (o_wb_stb_gbl)&&(i_wb_stall);\n"], [151, "\t\telse\n"], [153, "\t\t\to_wb_stb_gbl <= gbl_stb;\n"]], "Add": [[153, "\tif (i_reset)\n"], [153, "\t\to_wb_stb_gbl <= 1'b0;\n"], [153, "\telse if ((i_wb_err)&&(r_wb_cyc_gbl))\n"], [153, "\t\to_wb_stb_gbl <= 1'b0;\n"], [153, "\telse if (o_wb_cyc_gbl)\n"], [153, "\t\to_wb_stb_gbl <= (o_wb_stb_gbl)&&(i_wb_stall);\n"], [153, "\telse\n"], [153, "\t\to_wb_stb_gbl <= (gbl_stb)&&(!misaligned);\n"]]}}