
ModuleCPU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00004ee8  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000da  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  00004ee8  2**0
                  ALLOC
  3 .noinit       0000022a  00800102  00800102  00004ee8  2**2
                  ALLOC
  4 .comment      0000002f  00000000  00000000  00004ee8  2**0
                  CONTENTS, READONLY
  5 .stack.descriptors.hdr 00000142  00000000  00000000  00004f17  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000500  00000000  00000000  00005059  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008d6b  00000000  00000000  00005559  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001aab  00000000  00000000  0000e2c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000037be  00000000  00000000  0000fd6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000121c  00000000  00000000  00013530  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000006e4  00000000  00000000  0001474c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004848  00000000  00000000  00014e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004e0  00000000  00000000  00019678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .text         00000004  00004e24  00004e24  00004ed8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00019b58  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .text.__vector_27 000000bc  000031a0  000031a0  00003254  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.ADCSetPowerOn 0000000c  00004dde  00004dde  00004e92  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.ADCStartConversion 0000002a  00004794  00004794  00004848  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .progmemx.data 0000000b  00000341  00000341  000003f5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 20 .text.ADCInit 0000013c  000022ee  000022ee  000023a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .progmemx.data.sg_sMuxSelectList 0000000f  0000031a  0000031a  000003ce  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 22 .bss.sg_eCurrentType 00000001  0080094f  0080094f  00004ee8  2**0
                  ALLOC
 23 .bss.sg_eState 00000001  00800962  00800962  00004ee8  2**0
                  ALLOC
 24 .text.CANLookupCommand 00000062  00003e64  00003e64  00003f18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .progmemx.data 0000000b  0000034c  0000034c  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 26 .text.CANMOBSet 00000212  00001aae  00001aae  00001b62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.CANSendMessageInternal 00000178  00002010  00002010  000020c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.CANMOBInterrupt 00000192  00001e7e  00001e7e  00001f32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__vector_18 00000118  0000255e  0000255e  00002612  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.CANSendMessage 00000016  00004c76  00004c76  00004d2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.CANSetRXCallback 0000000a  00004df6  00004df6  00004eaa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.CANInit 0000009c  00003502  00003502  000035b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .progmemx.data.sg_sRXCommandList 00000021  000002d5  000002d5  00000389  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 34 .progmemx.data.sg_sMOBModuleRequestTime 00000008  00000357  00000357  0000040b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 35 .progmemx.data.sg_sMOBModuleHardwareDetail 00000008  0000035f  0000035f  00000413  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 36 .progmemx.data.sg_sMOBModuleCellDetail 00000008  00000367  00000367  0000041b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 37 .progmemx.data.sg_sMOBModuleCellCommStat2 00000008  0000036f  0000036f  00000423  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 38 .progmemx.data.sg_sMOBModuleCellCommStat1 00000008  00000377  00000377  0000042b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 39 .progmemx.data.sg_sMOBModuleStatus3 00000008  0000037f  0000037f  00000433  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 40 .progmemx.data.sg_sMOBModuleStatus2 00000008  00000387  00000387  0000043b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 41 .progmemx.data.sg_sMOBModuleStatus1 00000008  0000038f  0000038f  00000443  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 42 .progmemx.data.sg_sMOBModuleAnnouncement 00000008  00000397  00000397  0000044b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 43 .progmemx.data.sg_sMOBGenericReceive 00000008  0000039f  0000039f  00000453  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 44 .progmemx.data.sg_sMOBDisabled 00000008  000003a7  000003a7  0000045b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 45 .bss.sg_bInRetransmit 00000001  00800963  00800963  00004ee8  2**0
                  ALLOC
 46 .bss.sg_u8LastTXDataLen 00000001  00800964  00800964  00004ee8  2**0
                  ALLOC
 47 .bss.sg_u8LastTXData 00000008  0080093d  0080093d  00004ee8  2**0
                  ALLOC
 48 .bss.sg_eLastTXType 00000001  00800965  00800965  00004ee8  2**0
                  ALLOC
 49 .bss.sg_u8TransmitAttempts 00000001  00800966  00800966  00004ee8  2**0
                  ALLOC
 50 .bss.sg_pfRXCallback 00000002  0080094d  0080094d  00004ee8  2**0
                  ALLOC
 51 .bss.sg_bBusy 00000001  00800967  00800967  00004ee8  2**0
                  ALLOC
 52 .text.DebugOut 0000000e  00004da6  00004da6  00004e5a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.EEPROMRead 00000012  00004d0c  00004d0c  00004dc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.I2CBitDelay 0000000e  00004db4  00004db4  00004e68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.I2CStart 0000002c  000046e4  000046e4  00004798  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.I2CStop 00000026  0000485e  0000485e  00004912  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.I2CUnstick 0000003c  00004434  00004434  000044e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.I2CTxByte 0000006a  00003d2a  00003d2a  00003dde  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.I2CRxByte 0000007a  00003b50  00003b50  00003c04  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.I2CSetup 0000002c  00004710  00004710  000047c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.I2CStartTransaction 00000028  000047be  000047be  00004872  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.CellCountExpectedSet 000000c4  0000301a  0000301a  000030ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.SendModuleControllerStatus 00000010  00004d66  00004d66  00004e1a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ModuleControllerStateSet 0000000a  00004e00  00004e00  00004eb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.ModuleControllerStateSetMax 00000016  00004c8c  00004c8c  00004d40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.Check5VLoss 00000018  00004c2e  00004c2e  00004ce2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.CellDataConvertVoltage 0000005e  00003f28  00003f28  00003fdc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.CellDataConvertTemperature 0000007a  00003bca  00003bca  00003c7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.ModuleCurrentConvertReadings 00000104  00002676  00002676  0000272a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.__vector_1 00000024  000048aa  000048aa  0000495e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.__vector_2 00000024  000048ce  000048ce  00004982  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.__vector_3 00000024  000048f2  000048f2  000049a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.__vector_4 00000024  00004916  00004916  000049ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.__vector_5 00000024  0000493a  0000493a  000049ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.__vector_6 00000024  0000495e  0000495e  00004a12  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.__vector_22 00000024  00004982  00004982  00004a36  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.__vector_9 00000024  000049a6  000049a6  00004a5a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.__vector_11 00000024  000049ca  000049ca  00004a7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.__vector_13 00000024  000049ee  000049ee  00004aa2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.__vector_14 00000024  00004a12  00004a12  00004ac6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__vector_17 00000024  00004a36  00004a36  00004aea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.__vector_19 00000024  00004a5a  00004a5a  00004b0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.__vector_21 00000024  00004a7e  00004a7e  00004b32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.__vector_25 00000024  00004aa2  00004aa2  00004b56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.__vector_26 00000024  00004ac6  00004ac6  00004b7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.__vector_29 00000024  00004aea  00004aea  00004b9e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.__vector_30 00000024  00004b0e  00004b0e  00004bc2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.CurrentThresholdsGet 00000094  0000359e  0000359e  00003652  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .progmemx.data 000001a1  000000da  000000da  0000018e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 90 .text.CANReceiveCallback 00000292  00001186  00001186  0000123a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ControllerStatusMessagesSend 00000418  00000810  00000810  000008c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.CellStringProcess 000002aa  00000edc  00000edc  00000f90  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.Delay   00000052  000041e0  000041e0  00004294  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.PlatformAssert 0000002c  0000473c  0000473c  000047f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.ModuleControllerStateHandle 0000021e  00001890  00001890  00001944  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.PlatformGetRegistrationID 00000006  00004e1e  00004e1e  00004ed2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.SetSysclock 0000000c  00004dea  00004dea  00004e9e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.ModuleControllerGetUniqueID 0000007e  0000395c  0000395c  00003a10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.TimerInit 00000052  00004232  00004232  000042e6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.__vector_12 000000ba  0000325c  0000325c  00003310  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.WatchdogReset 00000002  00004e2c  00004e2c  00004ee0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.WatchdogOff 0000001a  00004c14  00004c14  00004cc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.__vector_28 00000052  00004284  00004284  00004338  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.__vector_23 0000008a  00003632  00003632  000036e6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.__vector_24 0000004c  000042d6  000042d6  0000438a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.vUARTRXStart 00000016  00004ca2  00004ca2  00004d56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.vUARTRXEnd 00000024  00004b32  00004b32  00004be6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.vUARTRXData 0000007a  00003c44  00003c44  00003cf8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.PlatformGetSendData 00000028  000047e6  000047e6  0000489a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ADCCallback 00000026  00004884  00004884  00004938  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.FrameInit 000000ca  00002dc0  00002dc0  00002e74  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.CellStringPowerStateMachine 00000088  00003746  00003746  000037fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.main    000002b4  00000c28  00000c28  00000cdc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .bss.sg_u8PCMSK1 00000001  00800968  00800968  00004ee8  2**0
                  ALLOC
115 .bss.sg_u8PCMSK0 00000001  00800969  00800969  00004ee8  2**0
                  ALLOC
116 .bss.sg_u8UnhandledInterruptVector 00000001  0080096a  0080096a  00004ee8  2**0
                  ALLOC
117 .bss.sg_u8Reason 00000001  0080096b  0080096b  00004ee8  2**0
                  ALLOC
118 .progmemx.data.sg_u8FractionalLookup 00000010  0000030a  0000030a  000003be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
119 .bss.sg_u8ControllerStatusMsgCount 00000001  0080096c  0080096c  00004ee8  2**0
                  ALLOC
120 .bss.sg_u8CellReports 00000001  0080096d  0080096d  00004ee8  2**0
                  ALLOC
121 .bss.sg_u16BytesReceived 00000002  0080095c  0080095c  00004ee8  2**0
                  ALLOC
122 .bss.sg_u8CellBufferTemp 00000004  00800950  00800950  00004ee8  2**2
                  ALLOC
123 .bss.sg_u8CellBufferRX 00000001  0080096e  0080096e  00004ee8  2**0
                  ALLOC
124 .bss.sg_u8CellIndex 00000001  0080096f  0080096f  00004ee8  2**0
                  ALLOC
125 .bss.sg_u8TicksSinceLastPackControllerMessage 00000001  00800970  00800970  00004ee8  2**0
                  ALLOC
126 .bss.sg_u8CellStringPowerTimer 00000001  00800971  00800971  00004ee8  2**0
                  ALLOC
127 .bss.sg_bFrameStart 00000001  00800972  00800972  00004ee8  2**0
                  ALLOC
128 .bss.sg_u8CellFrameTimer 00000001  00800973  00800973  00004ee8  2**0
                  ALLOC
129 .bss.sg_bIgnoreStatusRequests 00000001  00800974  00800974  00004ee8  2**0
                  ALLOC
130 .bss.sg_u8AnnouncementDelayTicks 00000001  00800975  00800975  00004ee8  2**0
                  ALLOC
131 .bss.sg_bAnnouncementPending 00000001  00800976  00800976  00004ee8  2**0
                  ALLOC
132 .bss.sg_u8CurrentBufferIndex 00000001  00800977  00800977  00004ee8  2**0
                  ALLOC
133 .bss.sg_sCurrenBuffer 00000010  0080091d  0080091d  00004ee8  2**0
                  ALLOC
134 .text.IsLeapYear 00000034  00004554  00004554  00004608  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.RTCStartTransaction 00000044  0000436e  0000436e  00004422  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.StructTMToHW 00000054  00004138  00004138  000041ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.HWToStructTM 0000007c  00003a58  00003a58  00003b0c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.__vector_10 00000086  000037ce  000037ce  00003882  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .progmemx.data 00000014  000002f6  000002f6  000003aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
140 .text.RTCReadRegisters 0000007e  000039da  000039da  00003a8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.RTCReadHW 000000e2  00002970  00002970  00002a24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.RTCWriteRegisters 0000006a  00003d94  00003d94  00003e48  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.RTCWriteHW 000000fe  0000277a  0000277a  0000282e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.RTCSetTime 000000c6  00002f54  00002f54  00003008  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.RTCInit 00000222  0000166e  0000166e  00001722  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .progmemx.data.sg_u8DaysInMonths 0000000c  00000329  00000329  000003dd  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
147 .bss.sg_u64Time 00000008  00800945  00800945  00004ee8  2**0
                  ALLOC
148 .text.SDSetCS 00000014  00004ce4  00004ce4  00004d98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.SDPowerup 0000003a  000044ac  000044ac  00004560  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.SDCommand 000000aa  00003316  00003316  000033ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.SDGoIdle 00000022  00004b7a  00004b7a  00004c2e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.SDSendOpCondition 00000034  00004588  00004588  0000463c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.SDSendOpConditionArg 00000056  00004036  00004036  000040ea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.SDWaitResponse7 0000000e  00004dc2  00004dc2  00004e76  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.SDSendInterfaceCondition 00000034  000045bc  000045bc  00004670  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.SDReadOCR 00000032  000045f0  000045f0  000046a4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.SDReadCSD 0000007c  00003ad4  00003ad4  00003b88  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.SDReceiveDataBlock 0000008a  000036bc  000036bc  00003770  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.SDTransmitDataBlock 000000c2  000030de  000030de  00003192  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.SDInit  00000166  00002188  00002188  0000223c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.SDRead  000000d8  00002ce8  00002ce8  00002d9c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.SDWrite 000000dc  00002b30  00002b30  00002be4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .bss.sg_u8CSD 00000010  0080092d  0080092d  00004ee8  2**0
                  ALLOC
164 .bss.sg_u16BlockSize 00000002  0080095e  0080095e  00004ee8  2**0
                  ALLOC
165 .bss.sg_u32SDSectorCount 00000004  00800954  00800954  00004ee8  2**0
                  ALLOC
166 .text.SPITransaction 00000058  00003f86  00003f86  0000403a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.SPISetBaudRate 000000ca  00002e8a  00002e8a  00002f3e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.SPIInit 0000002c  00004768  00004768  0000481c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .progmemx.data.sg_sSPIBaudRates 0000002a  000002ab  000002ab  0000035f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
170 .text.readGlobalState 0000003e  000043f6  000043f6  000044aa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.writeGlobalState 00000032  00004622  00004622  000046d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.updateSessionMap 000000dc  00002c0c  00002c0c  00002cc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.STORE_Init 00000082  000038da  000038da  0000398e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.STORE_WriteFrame 000000f8  00002878  00002878  0000292c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.STORE_StartNewSession 00000054  0000418c  0000418c  00004240  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.STORE_EndSession 00000058  00003fde  00003fde  00004092  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .bss.frameBuffer 00000400  0080032c  0080032c  00004ee8  2**2
                  ALLOC
178 .bss.currentSector 00000004  00800958  00800958  00004ee8  2**0
                  ALLOC
179 .bss.gState   000001d8  0080072c  0080072c  00004ee8  2**2
                  ALLOC
180 .text.vUARTtxDataAvailable 00000024  00004b56  00004b56  00004c0a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.vUARTtxDataGet 0000004c  00004322  00004322  000043d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.vUARTRXReset 0000000a  00004e0a  00004e0a  00004ebe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.vUARTStarttx 00000056  0000408c  0000408c  00004140  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.__vector_8 00000066  00003dfe  00003dfe  00003eb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.__vector_16 000000de  00002a52  00002a52  00002b06  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.__vector_15 00000134  0000242a  0000242a  000024de  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.vUARTInit 00000030  00004686  00004686  0000473a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.vUARTInitReceive 00000014  00004cf8  00004cf8  00004dac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .bss.sg_bState 00000001  00800978  00800978  00004ee8  2**0
                  ALLOC
190 .bss.sg_u8SendData 00000002  00800960  00800960  00004ee8  2**0
                  ALLOC
191 .bss.sg_u8SendIndex 00000001  00800979  00800979  00004ee8  2**0
                  ALLOC
192 .bss.sg_bMCTxNextBit 00000001  0080097a  0080097a  00004ee8  2**0
                  ALLOC
193 .bss.sg_bCellReportsReuested 00000001  0080097b  0080097b  00004ee8  2**0
                  ALLOC
194 .bss.sg_etxState 00000001  0080097c  0080097c  00004ee8  2**0
                  ALLOC
195 .bss.sg_btxMoreAvailable 00000001  0080097d  0080097d  00004ee8  2**0
                  ALLOC
196 .bss.sg_u8txDataByte 00000001  0080097e  0080097e  00004ee8  2**0
                  ALLOC
197 .bss.sg_u8txBitCount 00000001  0080097f  0080097f  00004ee8  2**0
                  ALLOC
198 .bss.sg_bCell_mc_rxMoreData 00000001  00800980  00800980  00004ee8  2**0
                  ALLOC
199 .bss.sg_bCell_mc_rxPriorState 00000001  00800981  00800981  00004ee8  2**0
                  ALLOC
200 .bss.sg_eCell_mc_rxState 00000001  00800982  00800982  00004ee8  2**0
                  ALLOC
201 .bss.sg_u8rxDataByte 00000001  00800983  00800983  00004ee8  2**0
                  ALLOC
202 .bss.sg_u8Cell_mc_rxBitCount 00000001  00800984  00800984  00004ee8  2**0
                  ALLOC
203 .text.libgcc.div 00000028  0000480e  0000480e  000048c2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.libgcc.div 00000044  000043b2  000043b2  00004466  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.libgcc.div 0000002e  000046b6  000046b6  0000476a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.libgcc.div 00000010  00004d76  00004d76  00004e2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.libgcc.mul 0000001e  00004bbc  00004bbc  00004c70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.libgcc.mul 0000000e  00004dd0  00004dd0  00004e84  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.libgcc.mul 00000016  00004cb8  00004cb8  00004d6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.libgcc.mul 00000010  00004d86  00004d86  00004e3a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.libgcc  00000010  00004d96  00004d96  00004e4a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.libgcc  00000018  00004c46  00004c46  00004cfa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.libgcc  00000018  00004c5e  00004c5e  00004d12  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.__dummy_fini 00000002  00004e2e  00004e2e  00004ee2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.__dummy_funcs_on_exit 00000002  00004e30  00004e30  00004ee4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.__dummy_simulator_exit 00000002  00004e32  00004e32  00004ee6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.exit    00000016  00004cce  00004cce  00004d82  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.memcpy  00000032  00004654  00004654  00004708  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.memset  00000012  00004d1e  00004d1e  00004dd2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.gmtime  0000000a  00004e14  00004e14  00004ec8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .bss.tm.1240  00000019  00800904  00800904  00004ee8  2**0
                  ALLOC
222 .progmemx.data 00000004  000003af  000003af  00000463  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
223 .text.__gmtime_r 0000006c  00003cbe  00003cbe  00003d72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
224 .progmemx.data 00000004  000003b3  000003b3  00000467  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
225 .text.mktime  00000086  00003854  00003854  00003908  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
226 .text._Exit   00000004  00004e28  00004e28  00004edc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
227 .text.__tm_to_secs 000001be  00001cc0  00001cc0  00001d74  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
228 .text.__year_to_secs 00000256  00001418  00001418  000014cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
229 .text.__month_to_secs 0000003c  00004470  00004470  00004524  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
230 .progmemx.data.secs_through_month.1090 00000030  0000027b  0000027b  0000032f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
231 .text.__secs_to_tm 00000458  000003b8  000003b8  0000046c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
232 .progmemx.data.days_in_month.1250 0000000c  00000335  00000335  000003e9  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
233 .text.libgcc.div 00000028  00004836  00004836  000048ea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
234 .text.libgcc.mul 000000a0  00003462  00003462  00003516  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
235 .text.libgcc.mul 00000012  00004d30  00004d30  00004de4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
236 .text.libgcc.mul 0000001e  00004bda  00004bda  00004c8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
237 .text.libgcc.mul 00000056  000040e2  000040e2  00004196  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
238 .text.libgcc.div 00000062  00003ec6  00003ec6  00003f7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
239 .text.libgcc.div 0000001c  00004bf8  00004bf8  00004cac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
240 .text.libgcc.div 000000a2  000033c0  000033c0  00003474  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
241 .text.libgcc  00000020  00004b9c  00004b9c  00004c50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
242 .text.libgcc.prologue 00000038  000044e6  000044e6  0000459a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
243 .text.libgcc.prologue 00000036  0000451e  0000451e  000045d2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
244 .text.libgcc  00000012  00004d42  00004d42  00004df6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
245 .text.libgcc  00000012  00004d54  00004d54  00004e08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 43 00 	jmp	0x86	; 0x86 <__ctors_end>
   4:	0c 94 55 24 	jmp	0x48aa	; 0x48aa <__vector_1>
   8:	0c 94 67 24 	jmp	0x48ce	; 0x48ce <__vector_2>
   c:	0c 94 79 24 	jmp	0x48f2	; 0x48f2 <__vector_3>
  10:	0c 94 8b 24 	jmp	0x4916	; 0x4916 <__vector_4>
  14:	0c 94 9d 24 	jmp	0x493a	; 0x493a <__vector_5>
  18:	0c 94 af 24 	jmp	0x495e	; 0x495e <__vector_6>
  1c:	0c 94 12 27 	jmp	0x4e24	; 0x4e24 <__bad_interrupt>
  20:	0c 94 ff 1e 	jmp	0x3dfe	; 0x3dfe <__vector_8>
  24:	0c 94 d3 24 	jmp	0x49a6	; 0x49a6 <__vector_9>
  28:	0c 94 e7 1b 	jmp	0x37ce	; 0x37ce <__vector_10>
  2c:	0c 94 e5 24 	jmp	0x49ca	; 0x49ca <__vector_11>
  30:	0c 94 2e 19 	jmp	0x325c	; 0x325c <__vector_12>
  34:	0c 94 f7 24 	jmp	0x49ee	; 0x49ee <__vector_13>
  38:	0c 94 09 25 	jmp	0x4a12	; 0x4a12 <__vector_14>
  3c:	0c 94 15 12 	jmp	0x242a	; 0x242a <__vector_15>
  40:	0c 94 29 15 	jmp	0x2a52	; 0x2a52 <__vector_16>
  44:	0c 94 1b 25 	jmp	0x4a36	; 0x4a36 <__vector_17>
  48:	0c 94 af 12 	jmp	0x255e	; 0x255e <__vector_18>
  4c:	0c 94 2d 25 	jmp	0x4a5a	; 0x4a5a <__vector_19>
  50:	0c 94 12 27 	jmp	0x4e24	; 0x4e24 <__bad_interrupt>
  54:	0c 94 3f 25 	jmp	0x4a7e	; 0x4a7e <__vector_21>
  58:	0c 94 c1 24 	jmp	0x4982	; 0x4982 <__vector_22>
  5c:	0c 94 19 1b 	jmp	0x3632	; 0x3632 <__vector_23>
  60:	0c 94 6b 21 	jmp	0x42d6	; 0x42d6 <__vector_24>
  64:	0c 94 51 25 	jmp	0x4aa2	; 0x4aa2 <__vector_25>
  68:	0c 94 63 25 	jmp	0x4ac6	; 0x4ac6 <__vector_26>
  6c:	0c 94 d0 18 	jmp	0x31a0	; 0x31a0 <__vector_27>
  70:	0c 94 42 21 	jmp	0x4284	; 0x4284 <__vector_28>
  74:	0c 94 75 25 	jmp	0x4aea	; 0x4aea <__vector_29>
  78:	0c 94 87 25 	jmp	0x4b0e	; 0x4b0e <__vector_30>

0000007c <.dinit>:
  7c:	01 00       	.word	0x0001	; ????
  7e:	01 02       	muls	r16, r17
  80:	80 01       	movw	r16, r0
  82:	04 09       	sbc	r16, r4
  84:	85 80       	ldd	r8, Z+5	; 0x05

00000086 <__ctors_end>:
  86:	11 24       	eor	r1, r1
  88:	1f be       	out	0x3f, r1	; 63
  8a:	cf ef       	ldi	r28, 0xFF	; 255
  8c:	d0 e1       	ldi	r29, 0x10	; 16
  8e:	de bf       	out	0x3e, r29	; 62
  90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_copy_data>:
  92:	ec e7       	ldi	r30, 0x7C	; 124
  94:	f0 e0       	ldi	r31, 0x00	; 0
  96:	40 e0       	ldi	r20, 0x00	; 0
  98:	17 c0       	rjmp	.+46     	; 0xc8 <__do_clear_bss+0x8>
  9a:	b5 91       	lpm	r27, Z+
  9c:	a5 91       	lpm	r26, Z+
  9e:	35 91       	lpm	r19, Z+
  a0:	25 91       	lpm	r18, Z+
  a2:	05 91       	lpm	r16, Z+
  a4:	07 fd       	sbrc	r16, 7
  a6:	0c c0       	rjmp	.+24     	; 0xc0 <__do_clear_bss>
  a8:	95 91       	lpm	r25, Z+
  aa:	85 91       	lpm	r24, Z+
  ac:	ef 01       	movw	r28, r30
  ae:	f9 2f       	mov	r31, r25
  b0:	e8 2f       	mov	r30, r24
  b2:	05 90       	lpm	r0, Z+
  b4:	0d 92       	st	X+, r0
  b6:	a2 17       	cp	r26, r18
  b8:	b3 07       	cpc	r27, r19
  ba:	d9 f7       	brne	.-10     	; 0xb2 <__do_copy_data+0x20>
  bc:	fe 01       	movw	r30, r28
  be:	04 c0       	rjmp	.+8      	; 0xc8 <__do_clear_bss+0x8>

000000c0 <__do_clear_bss>:
  c0:	1d 92       	st	X+, r1
  c2:	a2 17       	cp	r26, r18
  c4:	b3 07       	cpc	r27, r19
  c6:	e1 f7       	brne	.-8      	; 0xc0 <__do_clear_bss>
  c8:	e6 38       	cpi	r30, 0x86	; 134
  ca:	f4 07       	cpc	r31, r20
  cc:	31 f7       	brne	.-52     	; 0x9a <__do_copy_data+0x8>
  ce:	0e 94 14 06 	call	0xc28	; 0xc28 <main>
  d2:	0c 94 67 26 	jmp	0x4cce	; 0x4cce <exit>

000000d6 <_exit>:
  d6:	f8 94       	cli

000000d8 <__stop_program>:
  d8:	ff cf       	rjmp	.-2      	; 0xd8 <__stop_program>

Disassembly of section .text:

00004e24 <__bad_interrupt>:
    4e24:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

Disassembly of section .text.__vector_27:

000031a0 <__vector_27>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    31a0:	78 94       	sei
    31a2:	1f 92       	push	r1
    31a4:	0f 92       	push	r0
    31a6:	0f b6       	in	r0, 0x3f	; 63
    31a8:	0f 92       	push	r0
    31aa:	11 24       	eor	r1, r1
    31ac:	2f 93       	push	r18
    31ae:	3f 93       	push	r19
    31b0:	4f 93       	push	r20
    31b2:	5f 93       	push	r21
    31b4:	6f 93       	push	r22
    31b6:	7f 93       	push	r23
    31b8:	8f 93       	push	r24
    31ba:	9f 93       	push	r25
    31bc:	af 93       	push	r26
    31be:	bf 93       	push	r27
    31c0:	ef 93       	push	r30
    31c2:	ff 93       	push	r31
    31c4:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f0078>
    31c8:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f0079>
    31cc:	80 91 4f 09 	lds	r24, 0x094F	; 0x80094f <sg_eCurrentType>
    31d0:	91 e0       	ldi	r25, 0x01	; 1
    31d2:	98 0f       	add	r25, r24
    31d4:	90 93 4f 09 	sts	0x094F, r25	; 0x80094f <sg_eCurrentType>
    31d8:	95 30       	cpi	r25, 0x05	; 5
    31da:	10 f0       	brcs	.+4      	; 0x31e0 <__vector_27+0x40>
    31dc:	10 92 4f 09 	sts	0x094F, r1	; 0x80094f <sg_eCurrentType>
    31e0:	ac e7       	ldi	r26, 0x7C	; 124
    31e2:	b0 e0       	ldi	r27, 0x00	; 0
    31e4:	5c 91       	ld	r21, X
    31e6:	20 91 4f 09 	lds	r18, 0x094F	; 0x80094f <sg_eCurrentType>
    31ea:	30 e0       	ldi	r19, 0x00	; 0
    31ec:	f9 01       	movw	r30, r18
    31ee:	ee 0f       	add	r30, r30
    31f0:	ff 1f       	adc	r31, r31
    31f2:	2e 0f       	add	r18, r30
    31f4:	3f 1f       	adc	r19, r31
    31f6:	03 2e       	mov	r0, r19
    31f8:	00 0c       	add	r0, r0
    31fa:	44 0b       	sbc	r20, r20
    31fc:	26 5e       	subi	r18, 0xE6	; 230
    31fe:	3c 4f       	sbci	r19, 0xFC	; 252
    3200:	4f 4f       	sbci	r20, 0xFF	; 255
    3202:	f9 01       	movw	r30, r18
    3204:	94 91       	lpm	r25, Z
    3206:	47 fd       	sbrc	r20, 7
    3208:	90 81       	ld	r25, Z
    320a:	50 7e       	andi	r21, 0xE0	; 224
    320c:	95 2b       	or	r25, r21
    320e:	90 6c       	ori	r25, 0xC0	; 192
    3210:	9c 93       	st	X, r25
    3212:	0e 94 42 24 	call	0x4884	; 0x4884 <ADCCallback>
    3216:	80 91 4f 09 	lds	r24, 0x094F	; 0x80094f <sg_eCurrentType>
    321a:	81 11       	cpse	r24, r1
    321c:	09 c0       	rjmp	.+18     	; 0x3230 <__vector_27+0x90>
    321e:	ea e7       	ldi	r30, 0x7A	; 122
    3220:	f0 e0       	ldi	r31, 0x00	; 0
    3222:	80 81       	ld	r24, Z
    3224:	87 7f       	andi	r24, 0xF7	; 247
    3226:	80 83       	st	Z, r24
    3228:	81 e0       	ldi	r24, 0x01	; 1
    322a:	80 93 62 09 	sts	0x0962, r24	; 0x800962 <sg_eState>
    322e:	05 c0       	rjmp	.+10     	; 0x323a <__vector_27+0x9a>
    3230:	ea e7       	ldi	r30, 0x7A	; 122
    3232:	f0 e0       	ldi	r31, 0x00	; 0
    3234:	80 81       	ld	r24, Z
    3236:	88 64       	ori	r24, 0x48	; 72
    3238:	80 83       	st	Z, r24
    323a:	ff 91       	pop	r31
    323c:	ef 91       	pop	r30
    323e:	bf 91       	pop	r27
    3240:	af 91       	pop	r26
    3242:	9f 91       	pop	r25
    3244:	8f 91       	pop	r24
    3246:	7f 91       	pop	r23
    3248:	6f 91       	pop	r22
    324a:	5f 91       	pop	r21
    324c:	4f 91       	pop	r20
    324e:	3f 91       	pop	r19
    3250:	2f 91       	pop	r18
    3252:	0f 90       	pop	r0
    3254:	0f be       	out	0x3f, r0	; 63
    3256:	0f 90       	pop	r0
    3258:	1f 90       	pop	r1
    325a:	18 95       	reti

Disassembly of section .text.ADCSetPowerOn:

00004dde <ADCSetPowerOn>:
}

// Enable ADC
void ADCSetPowerOn( void )
{
	ADCSRA |= (1 << ADEN);
    4dde:	ea e7       	ldi	r30, 0x7A	; 122
    4de0:	f0 e0       	ldi	r31, 0x00	; 0
    4de2:	80 81       	ld	r24, Z
    4de4:	80 68       	ori	r24, 0x80	; 128
    4de6:	80 83       	st	Z, r24
    4de8:	08 95       	ret

Disassembly of section .text.ADCStartConversion:

00004794 <ADCStartConversion>:
}

void ADCStartConversion(void)
{
	// Don't start anything if we're not idle
	if (EADCSTATE_IDLE != sg_eState)
    4794:	80 91 62 09 	lds	r24, 0x0962	; 0x800962 <sg_eState>
    4798:	81 30       	cpi	r24, 0x01	; 1
    479a:	81 f4       	brne	.+32     	; 0x47bc <ADCStartConversion+0x28>
	{
		return;
	}
	
	// Set back to the first channel
	sg_eCurrentType = EADCTYPE_FIRST;
    479c:	10 92 4f 09 	sts	0x094F, r1	; 0x80094f <sg_eCurrentType>
	
	// Set the MUX
	ADMUX = (ADMUX & MUX_MASK) | (sg_sMuxSelectList[sg_eCurrentType].u8MuxSelect) | MUX_AREF;
    47a0:	ec e7       	ldi	r30, 0x7C	; 124
    47a2:	f0 e0       	ldi	r31, 0x00	; 0
    47a4:	80 81       	ld	r24, Z
    47a6:	80 7e       	andi	r24, 0xE0	; 224
    47a8:	89 6c       	ori	r24, 0xC9	; 201
    47aa:	80 83       	st	Z, r24
		
	sg_eState = EADCSTATE_READING;
    47ac:	82 e0       	ldi	r24, 0x02	; 2
    47ae:	80 93 62 09 	sts	0x0962, r24	; 0x800962 <sg_eState>
	
	// Start a single conversion  - *dp run one at a time for now instead of continuous
	ADCSRA |= (1 << ADSC) | (1 << ADIE) | (1 << ADEN);  // turn power on if it isn't
    47b2:	ea e7       	ldi	r30, 0x7A	; 122
    47b4:	f0 e0       	ldi	r31, 0x00	; 0
    47b6:	80 81       	ld	r24, Z
    47b8:	88 6c       	ori	r24, 0xC8	; 200
    47ba:	80 83       	st	Z, r24
    47bc:	08 95       	ret

Disassembly of section .text.ADCInit:

000022ee <ADCInit>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    22ee:	cf 93       	push	r28
    22f0:	82 e0       	ldi	r24, 0x02	; 2
    22f2:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f007a>
    22f6:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f007c>
    22fa:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7f0094>
    22fe:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7f0095>
    2302:	10 92 96 00 	sts	0x0096, r1	; 0x800096 <__TEXT_REGION_LENGTH__+0x7f0096>
    2306:	10 92 97 00 	sts	0x0097, r1	; 0x800097 <__TEXT_REGION_LENGTH__+0x7f0097>
    230a:	80 ea       	ldi	r24, 0xA0	; 160
    230c:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7f007b>
    2310:	c0 e0       	ldi	r28, 0x00	; 0
    2312:	83 c0       	rjmp	.+262    	; 0x241a <ADCInit+0x12c>
    2314:	2c 2f       	mov	r18, r28
    2316:	30 e0       	ldi	r19, 0x00	; 0
    2318:	c9 01       	movw	r24, r18
    231a:	88 0f       	add	r24, r24
    231c:	99 1f       	adc	r25, r25
    231e:	82 0f       	add	r24, r18
    2320:	93 1f       	adc	r25, r19
    2322:	01 96       	adiw	r24, 0x01	; 1
    2324:	09 2e       	mov	r0, r25
    2326:	00 0c       	add	r0, r0
    2328:	aa 0b       	sbc	r26, r26
    232a:	86 5e       	subi	r24, 0xE6	; 230
    232c:	9c 4f       	sbci	r25, 0xFC	; 252
    232e:	af 4f       	sbci	r26, 0xFF	; 255
    2330:	fc 01       	movw	r30, r24
    2332:	84 91       	lpm	r24, Z
    2334:	a7 fd       	sbrc	r26, 7
    2336:	80 81       	ld	r24, Z
    2338:	81 30       	cpi	r24, 0x01	; 1
    233a:	41 f0       	breq	.+16     	; 0x234c <ADCInit+0x5e>
    233c:	08 f4       	brcc	.+2      	; 0x2340 <ADCInit+0x52>
    233e:	6c c0       	rjmp	.+216    	; 0x2418 <ADCInit+0x12a>
    2340:	82 30       	cpi	r24, 0x02	; 2
    2342:	21 f1       	breq	.+72     	; 0x238c <ADCInit+0x9e>
    2344:	83 30       	cpi	r24, 0x03	; 3
    2346:	09 f4       	brne	.+2      	; 0x234a <ADCInit+0x5c>
    2348:	41 c0       	rjmp	.+130    	; 0x23cc <ADCInit+0xde>
    234a:	5f c0       	rjmp	.+190    	; 0x240a <ADCInit+0x11c>
    234c:	54 b1       	in	r21, 0x04	; 4
    234e:	c9 01       	movw	r24, r18
    2350:	88 0f       	add	r24, r24
    2352:	99 1f       	adc	r25, r25
    2354:	28 0f       	add	r18, r24
    2356:	39 1f       	adc	r19, r25
    2358:	2e 5f       	subi	r18, 0xFE	; 254
    235a:	3f 4f       	sbci	r19, 0xFF	; 255
    235c:	03 2e       	mov	r0, r19
    235e:	00 0c       	add	r0, r0
    2360:	44 0b       	sbc	r20, r20
    2362:	26 5e       	subi	r18, 0xE6	; 230
    2364:	3c 4f       	sbci	r19, 0xFC	; 252
    2366:	4f 4f       	sbci	r20, 0xFF	; 255
    2368:	f9 01       	movw	r30, r18
    236a:	24 91       	lpm	r18, Z
    236c:	47 fd       	sbrc	r20, 7
    236e:	20 81       	ld	r18, Z
    2370:	81 e0       	ldi	r24, 0x01	; 1
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	02 c0       	rjmp	.+4      	; 0x237a <ADCInit+0x8c>
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	2a 95       	dec	r18
    237c:	e2 f7       	brpl	.-8      	; 0x2376 <ADCInit+0x88>
    237e:	80 95       	com	r24
    2380:	58 23       	and	r21, r24
    2382:	54 b9       	out	0x04, r21	; 4
    2384:	95 b1       	in	r25, 0x05	; 5
    2386:	89 23       	and	r24, r25
    2388:	85 b9       	out	0x05, r24	; 5
    238a:	46 c0       	rjmp	.+140    	; 0x2418 <ADCInit+0x12a>
    238c:	57 b1       	in	r21, 0x07	; 7
    238e:	c9 01       	movw	r24, r18
    2390:	88 0f       	add	r24, r24
    2392:	99 1f       	adc	r25, r25
    2394:	28 0f       	add	r18, r24
    2396:	39 1f       	adc	r19, r25
    2398:	2e 5f       	subi	r18, 0xFE	; 254
    239a:	3f 4f       	sbci	r19, 0xFF	; 255
    239c:	03 2e       	mov	r0, r19
    239e:	00 0c       	add	r0, r0
    23a0:	44 0b       	sbc	r20, r20
    23a2:	26 5e       	subi	r18, 0xE6	; 230
    23a4:	3c 4f       	sbci	r19, 0xFC	; 252
    23a6:	4f 4f       	sbci	r20, 0xFF	; 255
    23a8:	f9 01       	movw	r30, r18
    23aa:	24 91       	lpm	r18, Z
    23ac:	47 fd       	sbrc	r20, 7
    23ae:	20 81       	ld	r18, Z
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	90 e0       	ldi	r25, 0x00	; 0
    23b4:	02 c0       	rjmp	.+4      	; 0x23ba <ADCInit+0xcc>
    23b6:	88 0f       	add	r24, r24
    23b8:	99 1f       	adc	r25, r25
    23ba:	2a 95       	dec	r18
    23bc:	e2 f7       	brpl	.-8      	; 0x23b6 <ADCInit+0xc8>
    23be:	80 95       	com	r24
    23c0:	58 23       	and	r21, r24
    23c2:	57 b9       	out	0x07, r21	; 7
    23c4:	98 b1       	in	r25, 0x08	; 8
    23c6:	89 23       	and	r24, r25
    23c8:	88 b9       	out	0x08, r24	; 8
    23ca:	26 c0       	rjmp	.+76     	; 0x2418 <ADCInit+0x12a>
    23cc:	4a b1       	in	r20, 0x0a	; 10
    23ce:	c9 01       	movw	r24, r18
    23d0:	88 0f       	add	r24, r24
    23d2:	99 1f       	adc	r25, r25
    23d4:	82 0f       	add	r24, r18
    23d6:	93 1f       	adc	r25, r19
    23d8:	02 96       	adiw	r24, 0x02	; 2
    23da:	09 2e       	mov	r0, r25
    23dc:	00 0c       	add	r0, r0
    23de:	aa 0b       	sbc	r26, r26
    23e0:	86 5e       	subi	r24, 0xE6	; 230
    23e2:	9c 4f       	sbci	r25, 0xFC	; 252
    23e4:	af 4f       	sbci	r26, 0xFF	; 255
    23e6:	fc 01       	movw	r30, r24
    23e8:	24 91       	lpm	r18, Z
    23ea:	a7 fd       	sbrc	r26, 7
    23ec:	20 81       	ld	r18, Z
    23ee:	81 e0       	ldi	r24, 0x01	; 1
    23f0:	90 e0       	ldi	r25, 0x00	; 0
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <ADCInit+0x10a>
    23f4:	88 0f       	add	r24, r24
    23f6:	99 1f       	adc	r25, r25
    23f8:	2a 95       	dec	r18
    23fa:	e2 f7       	brpl	.-8      	; 0x23f4 <ADCInit+0x106>
    23fc:	80 95       	com	r24
    23fe:	48 23       	and	r20, r24
    2400:	4a b9       	out	0x0a, r20	; 10
    2402:	9b b1       	in	r25, 0x0b	; 11
    2404:	89 23       	and	r24, r25
    2406:	8b b9       	out	0x0b, r24	; 11
    2408:	07 c0       	rjmp	.+14     	; 0x2418 <ADCInit+0x12a>
    240a:	45 eb       	ldi	r20, 0xB5	; 181
    240c:	50 e0       	ldi	r21, 0x00	; 0
    240e:	61 e4       	ldi	r22, 0x41	; 65
    2410:	73 e0       	ldi	r23, 0x03	; 3
    2412:	80 e0       	ldi	r24, 0x00	; 0
    2414:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
    2418:	cf 5f       	subi	r28, 0xFF	; 255
    241a:	c5 30       	cpi	r28, 0x05	; 5
    241c:	08 f4       	brcc	.+2      	; 0x2420 <ADCInit+0x132>
    241e:	7a cf       	rjmp	.-268    	; 0x2314 <ADCInit+0x26>
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	80 93 62 09 	sts	0x0962, r24	; 0x800962 <sg_eState>
    2426:	cf 91       	pop	r28
    2428:	08 95       	ret

Disassembly of section .text.CANLookupCommand:

00003e64 <CANLookupCommand>:
	{PKT_MODULE_SET_TIME,		ECANMessageType_SetTime},
	{PKT_MODULE_MAX_STATE,		ECANMessageType_MaxState}
};

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
    3e64:	cf 93       	push	r28
    3e66:	df 93       	push	r29
    3e68:	ec 01       	movw	r28, r24
	uint8_t u8Index = 0;
    3e6a:	90 e0       	ldi	r25, 0x00	; 0
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3e6c:	26 c0       	rjmp	.+76     	; 0x3eba <CANLookupCommand+0x56>
	{
		if( sg_sRXCommandList[u8Index].u16ID == u16ID )
    3e6e:	a9 2f       	mov	r26, r25
    3e70:	b0 e0       	ldi	r27, 0x00	; 0
    3e72:	9d 01       	movw	r18, r26
    3e74:	22 0f       	add	r18, r18
    3e76:	33 1f       	adc	r19, r19
    3e78:	2a 0f       	add	r18, r26
    3e7a:	3b 1f       	adc	r19, r27
    3e7c:	03 2e       	mov	r0, r19
    3e7e:	00 0c       	add	r0, r0
    3e80:	44 0b       	sbc	r20, r20
    3e82:	2b 52       	subi	r18, 0x2B	; 43
    3e84:	3d 4f       	sbci	r19, 0xFD	; 253
    3e86:	4f 4f       	sbci	r20, 0xFF	; 255
    3e88:	f9 01       	movw	r30, r18
    3e8a:	54 2f       	mov	r21, r20
    3e8c:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    3e90:	6c 17       	cp	r22, r28
    3e92:	7d 07       	cpc	r23, r29
    3e94:	89 f4       	brne	.+34     	; 0x3eb8 <CANLookupCommand+0x54>
		{
			return( sg_sRXCommandList[u8Index].eType );
    3e96:	cd 01       	movw	r24, r26
    3e98:	88 0f       	add	r24, r24
    3e9a:	99 1f       	adc	r25, r25
    3e9c:	8a 0f       	add	r24, r26
    3e9e:	9b 1f       	adc	r25, r27
    3ea0:	02 96       	adiw	r24, 0x02	; 2
    3ea2:	09 2e       	mov	r0, r25
    3ea4:	00 0c       	add	r0, r0
    3ea6:	aa 0b       	sbc	r26, r26
    3ea8:	8b 52       	subi	r24, 0x2B	; 43
    3eaa:	9d 4f       	sbci	r25, 0xFD	; 253
    3eac:	af 4f       	sbci	r26, 0xFF	; 255
    3eae:	fc 01       	movw	r30, r24
    3eb0:	84 91       	lpm	r24, Z
    3eb2:	a7 fd       	sbrc	r26, 7
    3eb4:	80 81       	ld	r24, Z
    3eb6:	04 c0       	rjmp	.+8      	; 0x3ec0 <CANLookupCommand+0x5c>
		}
		
		u8Index++;
    3eb8:	9f 5f       	subi	r25, 0xFF	; 255

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
	uint8_t u8Index = 0;
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3eba:	9b 30       	cpi	r25, 0x0B	; 11
    3ebc:	c0 f2       	brcs	.-80     	; 0x3e6e <CANLookupCommand+0xa>
		}
		
		u8Index++;
	}
	
	return( ECANMessageType_MAX );
    3ebe:	83 e1       	ldi	r24, 0x13	; 19
}
    3ec0:	df 91       	pop	r29
    3ec2:	cf 91       	pop	r28
    3ec4:	08 95       	ret

Disassembly of section .text.CANMOBSet:

00001aae <CANMOBSet>:

static void CANMOBSet( uint8_t u8MOBIndex,
					   const SMOBDef* psDef,
					   uint8_t* pu8Data,
					   uint8_t u8DataLen )
{
    1aae:	6f 92       	push	r6
    1ab0:	7f 92       	push	r7
    1ab2:	8f 92       	push	r8
    1ab4:	9f 92       	push	r9
    1ab6:	bf 92       	push	r11
    1ab8:	cf 92       	push	r12
    1aba:	df 92       	push	r13
    1abc:	ef 92       	push	r14
    1abe:	ff 92       	push	r15
    1ac0:	0f 93       	push	r16
    1ac2:	1f 93       	push	r17
    1ac4:	cf 93       	push	r28
    1ac6:	df 93       	push	r29
    1ac8:	f8 2e       	mov	r15, r24
    1aca:	6a 01       	movw	r12, r20
    1acc:	e6 2e       	mov	r14, r22
    1ace:	e9 01       	movw	r28, r18
	uint8_t u8CANCDMOBValue;
	uint32_t u32MessageID;
	uint8_t savedCANGIE;
	
	MBASSERT( u8MOBIndex <= 5 );
    1ad0:	0f 2e       	mov	r0, r31
    1ad2:	f5 e0       	ldi	r31, 0x05	; 5
    1ad4:	6f 2e       	mov	r6, r31
    1ad6:	f0 2d       	mov	r31, r0
    1ad8:	68 16       	cp	r6, r24
    1ada:	38 f4       	brcc	.+14     	; 0x1aea <CANMOBSet+0x3c>
    1adc:	40 ed       	ldi	r20, 0xD0	; 208
    1ade:	50 e0       	ldi	r21, 0x00	; 0
    1ae0:	6c e4       	ldi	r22, 0x4C	; 76
    1ae2:	73 e0       	ldi	r23, 0x03	; 3
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
    1ae6:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
	MBASSERT( u8DataLen <= 8 );
    1aea:	09 30       	cpi	r16, 0x09	; 9
    1aec:	38 f0       	brcs	.+14     	; 0x1afc <CANMOBSet+0x4e>
    1aee:	41 ed       	ldi	r20, 0xD1	; 209
    1af0:	50 e0       	ldi	r21, 0x00	; 0
    1af2:	6c e4       	ldi	r22, 0x4C	; 76
    1af4:	73 e0       	ldi	r23, 0x03	; 3
    1af6:	80 e0       	ldi	r24, 0x00	; 0
    1af8:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
	
	// Disable CAN interrupts during MOB configuration to prevent corruption
	savedCANGIE = CANGIE;
    1afc:	eb ed       	ldi	r30, 0xDB	; 219
    1afe:	f0 e0       	ldi	r31, 0x00	; 0
    1b00:	b0 80       	ld	r11, Z
	CANGIE &= ~(1 << ENIT);
    1b02:	80 81       	ld	r24, Z
    1b04:	8f 77       	andi	r24, 0x7F	; 127
    1b06:	80 83       	st	Z, r24
	
	// Set the MOB page, auto increment, and data index 0
	CANPAGE = u8MOBIndex << 4;
    1b08:	8f 2d       	mov	r24, r15
    1b0a:	82 95       	swap	r24
    1b0c:	80 7f       	andi	r24, 0xF0	; 240
    1b0e:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Clear the MOB status
	CANSTMOB = 0;
    1b12:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
	
	// Set the MOB registers for this page
	u8CANCDMOBValue = u8DataLen;
	u8CANCDMOBValue |= (psDef->u8Mode << CONMOB0);
    1b16:	f6 01       	movw	r30, r12
    1b18:	84 91       	lpm	r24, Z
    1b1a:	e7 fc       	sbrc	r14, 7
    1b1c:	80 81       	ld	r24, Z
    1b1e:	20 e4       	ldi	r18, 0x40	; 64
    1b20:	82 9f       	mul	r24, r18
    1b22:	c0 01       	movw	r24, r0
    1b24:	11 24       	eor	r1, r1
    1b26:	10 2f       	mov	r17, r16
    1b28:	18 2b       	or	r17, r24
	if( psDef->bReplyValid )
    1b2a:	ae 2d       	mov	r26, r14
    1b2c:	c6 01       	movw	r24, r12
    1b2e:	01 96       	adiw	r24, 0x01	; 1
    1b30:	a1 1d       	adc	r26, r1
    1b32:	fc 01       	movw	r30, r24
    1b34:	84 91       	lpm	r24, Z
    1b36:	a7 fd       	sbrc	r26, 7
    1b38:	80 81       	ld	r24, Z
    1b3a:	81 11       	cpse	r24, r1
	{
		u8CANCDMOBValue |= (1 << RPLV);
    1b3c:	10 62       	ori	r17, 0x20	; 32
	}
	u8CANCDMOBValue |= (1 << IDE);
    1b3e:	10 61       	ori	r17, 0x10	; 16
	// Extended frame address format
	//	Bits 0-7: Pack / Module registration ID of sender (if assigned, zero otherwise)
	//	Bits 8-17: Reserved, set to zero.
	//	Bits 18-28: Static message ID (eg. 0x500)
	
	u32MessageID = (uint32_t)PlatformGetRegistrationID();
    1b40:	0e 94 0f 27 	call	0x4e1e	; 0x4e1e <PlatformGetRegistrationID>
	u32MessageID |= (((uint32_t)psDef->u16ID) & 0x7ff) << 18;
    1b44:	4e 2d       	mov	r20, r14
    1b46:	96 01       	movw	r18, r12
    1b48:	2e 5f       	subi	r18, 0xFE	; 254
    1b4a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b4c:	4f 4f       	sbci	r20, 0xFF	; 255
    1b4e:	f9 01       	movw	r30, r18
    1b50:	54 2f       	mov	r21, r20
    1b52:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1b56:	ab 01       	movw	r20, r22
    1b58:	57 70       	andi	r21, 0x07	; 7
    1b5a:	60 e0       	ldi	r22, 0x00	; 0
    1b5c:	70 e0       	ldi	r23, 0x00	; 0
    1b5e:	03 2e       	mov	r0, r19
    1b60:	32 e1       	ldi	r19, 0x12	; 18
    1b62:	44 0f       	add	r20, r20
    1b64:	55 1f       	adc	r21, r21
    1b66:	66 1f       	adc	r22, r22
    1b68:	77 1f       	adc	r23, r23
    1b6a:	3a 95       	dec	r19
    1b6c:	d1 f7       	brne	.-12     	; 0x1b62 <CANMOBSet+0xb4>
    1b6e:	30 2d       	mov	r19, r0
    1b70:	3a 01       	movw	r6, r20
    1b72:	4b 01       	movw	r8, r22
    1b74:	68 2a       	or	r6, r24
    1b76:	d4 01       	movw	r26, r8
    1b78:	c3 01       	movw	r24, r6
	
	CANIDT4 = psDef->bRTRTag?(1 << RTRTAG):0;
    1b7a:	4e 2d       	mov	r20, r14
    1b7c:	96 01       	movw	r18, r12
    1b7e:	2a 5f       	subi	r18, 0xFA	; 250
    1b80:	3f 4f       	sbci	r19, 0xFF	; 255
    1b82:	4f 4f       	sbci	r20, 0xFF	; 255
    1b84:	f9 01       	movw	r30, r18
    1b86:	24 91       	lpm	r18, Z
    1b88:	47 fd       	sbrc	r20, 7
    1b8a:	20 81       	ld	r18, Z
    1b8c:	22 23       	and	r18, r18
    1b8e:	11 f0       	breq	.+4      	; 0x1b94 <CANMOBSet+0xe6>
    1b90:	24 e0       	ldi	r18, 0x04	; 4
    1b92:	01 c0       	rjmp	.+2      	; 0x1b96 <CANMOBSet+0xe8>
    1b94:	20 e0       	ldi	r18, 0x00	; 0
    1b96:	e0 ef       	ldi	r30, 0xF0	; 240
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	20 83       	st	Z, r18
	CANIDT4 |= u32MessageID << 3;
    1b9c:	20 81       	ld	r18, Z
    1b9e:	38 2f       	mov	r19, r24
    1ba0:	33 0f       	add	r19, r19
    1ba2:	33 0f       	add	r19, r19
    1ba4:	33 0f       	add	r19, r19
    1ba6:	23 2b       	or	r18, r19
    1ba8:	20 83       	st	Z, r18
	CANIDT3 = u32MessageID >> 5;
    1baa:	ac 01       	movw	r20, r24
    1bac:	bd 01       	movw	r22, r26
    1bae:	68 94       	set
    1bb0:	14 f8       	bld	r1, 4
    1bb2:	76 95       	lsr	r23
    1bb4:	67 95       	ror	r22
    1bb6:	57 95       	ror	r21
    1bb8:	47 95       	ror	r20
    1bba:	16 94       	lsr	r1
    1bbc:	d1 f7       	brne	.-12     	; 0x1bb2 <CANMOBSet+0x104>
    1bbe:	40 93 f1 00 	sts	0x00F1, r20	; 0x8000f1 <__TEXT_REGION_LENGTH__+0x7f00f1>
	CANIDT2 = u32MessageID >> 13;
    1bc2:	ac 01       	movw	r20, r24
    1bc4:	bd 01       	movw	r22, r26
    1bc6:	03 2e       	mov	r0, r19
    1bc8:	3d e0       	ldi	r19, 0x0D	; 13
    1bca:	76 95       	lsr	r23
    1bcc:	67 95       	ror	r22
    1bce:	57 95       	ror	r21
    1bd0:	47 95       	ror	r20
    1bd2:	3a 95       	dec	r19
    1bd4:	d1 f7       	brne	.-12     	; 0x1bca <CANMOBSet+0x11c>
    1bd6:	30 2d       	mov	r19, r0
    1bd8:	40 93 f2 00 	sts	0x00F2, r20	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
	CANIDT1 = u32MessageID >> 21;
    1bdc:	07 2e       	mov	r0, r23
    1bde:	75 e1       	ldi	r23, 0x15	; 21
    1be0:	b6 95       	lsr	r27
    1be2:	a7 95       	ror	r26
    1be4:	97 95       	ror	r25
    1be6:	87 95       	ror	r24
    1be8:	7a 95       	dec	r23
    1bea:	d1 f7       	brne	.-12     	; 0x1be0 <CANMOBSet+0x132>
    1bec:	70 2d       	mov	r23, r0
    1bee:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
	
	// Setup mask for the cmd (require matching ID extention bit)
	CANIDM4 = psDef->bRTRMask?(1 << RTRTAG):0;
    1bf2:	ae 2d       	mov	r26, r14
    1bf4:	c6 01       	movw	r24, r12
    1bf6:	07 96       	adiw	r24, 0x07	; 7
    1bf8:	a1 1d       	adc	r26, r1
    1bfa:	fc 01       	movw	r30, r24
    1bfc:	84 91       	lpm	r24, Z
    1bfe:	a7 fd       	sbrc	r26, 7
    1c00:	80 81       	ld	r24, Z
    1c02:	88 23       	and	r24, r24
    1c04:	11 f0       	breq	.+4      	; 0x1c0a <CANMOBSet+0x15c>
    1c06:	84 e0       	ldi	r24, 0x04	; 4
    1c08:	01 c0       	rjmp	.+2      	; 0x1c0c <CANMOBSet+0x15e>
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	e4 ef       	ldi	r30, 0xF4	; 244
    1c0e:	f0 e0       	ldi	r31, 0x00	; 0
    1c10:	80 83       	st	Z, r24
	CANIDM4 |= (1 << IDEMSK);
    1c12:	80 81       	ld	r24, Z
    1c14:	81 60       	ori	r24, 0x01	; 1
    1c16:	80 83       	st	Z, r24
	CANIDM3 = 0;
    1c18:	10 92 f5 00 	sts	0x00F5, r1	; 0x8000f5 <__TEXT_REGION_LENGTH__+0x7f00f5>
	CANIDM2 = psDef->u16IDMask << 5;
    1c1c:	ae 2d       	mov	r26, r14
    1c1e:	c6 01       	movw	r24, r12
    1c20:	04 96       	adiw	r24, 0x04	; 4
    1c22:	a1 1d       	adc	r26, r1
    1c24:	fc 01       	movw	r30, r24
    1c26:	5a 2f       	mov	r21, r26
    1c28:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1c2c:	62 95       	swap	r22
    1c2e:	66 0f       	add	r22, r22
    1c30:	60 7e       	andi	r22, 0xE0	; 224
    1c32:	60 93 f6 00 	sts	0x00F6, r22	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7f00f6>
	CANIDM1 = psDef->u16IDMask >> 3;
    1c36:	fc 01       	movw	r30, r24
    1c38:	5a 2f       	mov	r21, r26
    1c3a:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1c3e:	76 95       	lsr	r23
    1c40:	67 95       	ror	r22
    1c42:	76 95       	lsr	r23
    1c44:	67 95       	ror	r22
    1c46:	76 95       	lsr	r23
    1c48:	67 95       	ror	r22
    1c4a:	60 93 f7 00 	sts	0x00F7, r22	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7f00f7>
	
	// Set the data into the FIFO
	while( u8DataLen )
    1c4e:	04 c0       	rjmp	.+8      	; 0x1c58 <CANMOBSet+0x1aa>
	{
		CANMSG = *pu8Data;
    1c50:	89 91       	ld	r24, Y+
    1c52:	80 93 fa 00 	sts	0x00FA, r24	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
		
		pu8Data++;
		u8DataLen--;
    1c56:	01 50       	subi	r16, 0x01	; 1
	CANIDM3 = 0;
	CANIDM2 = psDef->u16IDMask << 5;
	CANIDM1 = psDef->u16IDMask >> 3;
	
	// Set the data into the FIFO
	while( u8DataLen )
    1c58:	01 11       	cpse	r16, r1
    1c5a:	fa cf       	rjmp	.-12     	; 0x1c50 <CANMOBSet+0x1a2>
		pu8Data++;
		u8DataLen--;
	}
	
	// Send it now
	CANCDMOB = u8CANCDMOBValue;
    1c5c:	10 93 ef 00 	sts	0x00EF, r17	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
	
	// Enable (activates the MOB) or disable the MOB interrupt
	if( psDef->u8Mode != CAN_DISABLED )
    1c60:	f6 01       	movw	r30, r12
    1c62:	84 91       	lpm	r24, Z
    1c64:	e7 fc       	sbrc	r14, 7
    1c66:	80 81       	ld	r24, Z
    1c68:	88 23       	and	r24, r24
    1c6a:	69 f0       	breq	.+26     	; 0x1c86 <CANMOBSet+0x1d8>
	{
		CANIE2 |= (1 << u8MOBIndex);
    1c6c:	ee ed       	ldi	r30, 0xDE	; 222
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	20 81       	ld	r18, Z
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	02 c0       	rjmp	.+4      	; 0x1c7c <CANMOBSet+0x1ce>
    1c78:	88 0f       	add	r24, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	fa 94       	dec	r15
    1c7e:	e2 f7       	brpl	.-8      	; 0x1c78 <CANMOBSet+0x1ca>
    1c80:	82 2b       	or	r24, r18
    1c82:	80 83       	st	Z, r24
    1c84:	0d c0       	rjmp	.+26     	; 0x1ca0 <CANMOBSet+0x1f2>
	}
	else
	{
		CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1c86:	ee ed       	ldi	r30, 0xDE	; 222
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	20 81       	ld	r18, Z
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	02 c0       	rjmp	.+4      	; 0x1c96 <CANMOBSet+0x1e8>
    1c92:	88 0f       	add	r24, r24
    1c94:	99 1f       	adc	r25, r25
    1c96:	fa 94       	dec	r15
    1c98:	e2 f7       	brpl	.-8      	; 0x1c92 <CANMOBSet+0x1e4>
    1c9a:	80 95       	com	r24
    1c9c:	82 23       	and	r24, r18
    1c9e:	80 83       	st	Z, r24
	}
	
	// Restore CAN interrupts
	CANGIE = savedCANGIE;
    1ca0:	b0 92 db 00 	sts	0x00DB, r11	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    1ca4:	df 91       	pop	r29
    1ca6:	cf 91       	pop	r28
    1ca8:	1f 91       	pop	r17
    1caa:	0f 91       	pop	r16
    1cac:	ff 90       	pop	r15
    1cae:	ef 90       	pop	r14
    1cb0:	df 90       	pop	r13
    1cb2:	cf 90       	pop	r12
    1cb4:	bf 90       	pop	r11
    1cb6:	9f 90       	pop	r9
    1cb8:	8f 90       	pop	r8
    1cba:	7f 90       	pop	r7
    1cbc:	6f 90       	pop	r6
    1cbe:	08 95       	ret

Disassembly of section .text.CANSendMessageInternal:

00002010 <CANSendMessageInternal>:

static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
    2010:	6f 92       	push	r6
    2012:	7f 92       	push	r7
    2014:	8f 92       	push	r8
    2016:	ef 92       	push	r14
    2018:	ff 92       	push	r15
    201a:	0f 93       	push	r16
    201c:	cf 93       	push	r28
    201e:	df 93       	push	r29
    2020:	c8 2f       	mov	r28, r24
    2022:	7b 01       	movw	r14, r22
    2024:	04 2f       	mov	r16, r20
    2026:	d2 2f       	mov	r29, r18
	const SMOBDef* psDef = NULL;
	
	if( ECANMessageType_ModuleAnnouncement == eType )
    2028:	88 23       	and	r24, r24
    202a:	f9 f0       	breq	.+62     	; 0x206a <CANSendMessageInternal+0x5a>
	{
		psDef = &sg_sMOBModuleAnnouncement;
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
    202c:	81 30       	cpi	r24, 0x01	; 1
    202e:	31 f1       	breq	.+76     	; 0x207c <CANSendMessageInternal+0x6c>
	{
		psDef = &sg_sMOBModuleStatus1;
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
    2030:	82 30       	cpi	r24, 0x02	; 2
    2032:	69 f1       	breq	.+90     	; 0x208e <CANSendMessageInternal+0x7e>
	{
		psDef = &sg_sMOBModuleStatus2;
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
    2034:	83 30       	cpi	r24, 0x03	; 3
    2036:	a1 f1       	breq	.+104    	; 0x20a0 <CANSendMessageInternal+0x90>
	{
		psDef = &sg_sMOBModuleStatus3;
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
    2038:	86 30       	cpi	r24, 0x06	; 6
    203a:	d9 f1       	breq	.+118    	; 0x20b2 <CANSendMessageInternal+0xa2>
	{
		psDef = &sg_sMOBModuleCellCommStat1;
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
    203c:	87 30       	cpi	r24, 0x07	; 7
    203e:	09 f4       	brne	.+2      	; 0x2042 <CANSendMessageInternal+0x32>
    2040:	41 c0       	rjmp	.+130    	; 0x20c4 <CANSendMessageInternal+0xb4>
	{
		psDef = &sg_sMOBModuleCellCommStat2;
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
    2042:	85 30       	cpi	r24, 0x05	; 5
    2044:	09 f4       	brne	.+2      	; 0x2048 <CANSendMessageInternal+0x38>
    2046:	47 c0       	rjmp	.+142    	; 0x20d6 <CANSendMessageInternal+0xc6>
	{
		psDef = &sg_sMOBModuleHardwareDetail;
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
    2048:	84 30       	cpi	r24, 0x04	; 4
    204a:	09 f4       	brne	.+2      	; 0x204e <CANSendMessageInternal+0x3e>
    204c:	4d c0       	rjmp	.+154    	; 0x20e8 <CANSendMessageInternal+0xd8>
	{
		psDef = &sg_sMOBModuleCellDetail;
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
    204e:	88 30       	cpi	r24, 0x08	; 8
    2050:	09 f4       	brne	.+2      	; 0x2054 <CANSendMessageInternal+0x44>
    2052:	53 c0       	rjmp	.+166    	; 0x20fa <CANSendMessageInternal+0xea>
		psDef = &sg_sMOBModuleRequestTime;
	}
	else
	{
		// Invalid message type
		MBASSERT(0);
    2054:	43 e4       	ldi	r20, 0x43	; 67
    2056:	51 e0       	ldi	r21, 0x01	; 1
    2058:	6c e4       	ldi	r22, 0x4C	; 76
    205a:	73 e0       	ldi	r23, 0x03	; 3
    205c:	80 e0       	ldi	r24, 0x00	; 0
    205e:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
	const SMOBDef* psDef = NULL;
    2062:	61 2c       	mov	r6, r1
    2064:	71 2c       	mov	r7, r1
    2066:	81 2c       	mov	r8, r1
    2068:	50 c0       	rjmp	.+160    	; 0x210a <CANSendMessageInternal+0xfa>
	
	if( ECANMessageType_ModuleAnnouncement == eType )
	{
		psDef = &sg_sMOBModuleAnnouncement;
    206a:	0f 2e       	mov	r0, r31
    206c:	f7 e9       	ldi	r31, 0x97	; 151
    206e:	6f 2e       	mov	r6, r31
    2070:	f3 e0       	ldi	r31, 0x03	; 3
    2072:	7f 2e       	mov	r7, r31
    2074:	f0 e0       	ldi	r31, 0x00	; 0
    2076:	8f 2e       	mov	r8, r31
    2078:	f0 2d       	mov	r31, r0
    207a:	47 c0       	rjmp	.+142    	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
	{
		psDef = &sg_sMOBModuleStatus1;
    207c:	0f 2e       	mov	r0, r31
    207e:	ff e8       	ldi	r31, 0x8F	; 143
    2080:	6f 2e       	mov	r6, r31
    2082:	f3 e0       	ldi	r31, 0x03	; 3
    2084:	7f 2e       	mov	r7, r31
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	8f 2e       	mov	r8, r31
    208a:	f0 2d       	mov	r31, r0
    208c:	3e c0       	rjmp	.+124    	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
	{
		psDef = &sg_sMOBModuleStatus2;
    208e:	0f 2e       	mov	r0, r31
    2090:	f7 e8       	ldi	r31, 0x87	; 135
    2092:	6f 2e       	mov	r6, r31
    2094:	f3 e0       	ldi	r31, 0x03	; 3
    2096:	7f 2e       	mov	r7, r31
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	8f 2e       	mov	r8, r31
    209c:	f0 2d       	mov	r31, r0
    209e:	35 c0       	rjmp	.+106    	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
	{
		psDef = &sg_sMOBModuleStatus3;
    20a0:	0f 2e       	mov	r0, r31
    20a2:	ff e7       	ldi	r31, 0x7F	; 127
    20a4:	6f 2e       	mov	r6, r31
    20a6:	f3 e0       	ldi	r31, 0x03	; 3
    20a8:	7f 2e       	mov	r7, r31
    20aa:	f0 e0       	ldi	r31, 0x00	; 0
    20ac:	8f 2e       	mov	r8, r31
    20ae:	f0 2d       	mov	r31, r0
    20b0:	2c c0       	rjmp	.+88     	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat1;
    20b2:	0f 2e       	mov	r0, r31
    20b4:	f7 e7       	ldi	r31, 0x77	; 119
    20b6:	6f 2e       	mov	r6, r31
    20b8:	f3 e0       	ldi	r31, 0x03	; 3
    20ba:	7f 2e       	mov	r7, r31
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	8f 2e       	mov	r8, r31
    20c0:	f0 2d       	mov	r31, r0
    20c2:	23 c0       	rjmp	.+70     	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat2;
    20c4:	0f 2e       	mov	r0, r31
    20c6:	ff e6       	ldi	r31, 0x6F	; 111
    20c8:	6f 2e       	mov	r6, r31
    20ca:	f3 e0       	ldi	r31, 0x03	; 3
    20cc:	7f 2e       	mov	r7, r31
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	8f 2e       	mov	r8, r31
    20d2:	f0 2d       	mov	r31, r0
    20d4:	1a c0       	rjmp	.+52     	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
	{
		psDef = &sg_sMOBModuleHardwareDetail;
    20d6:	0f 2e       	mov	r0, r31
    20d8:	ff e5       	ldi	r31, 0x5F	; 95
    20da:	6f 2e       	mov	r6, r31
    20dc:	f3 e0       	ldi	r31, 0x03	; 3
    20de:	7f 2e       	mov	r7, r31
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	8f 2e       	mov	r8, r31
    20e4:	f0 2d       	mov	r31, r0
    20e6:	11 c0       	rjmp	.+34     	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
	{
		psDef = &sg_sMOBModuleCellDetail;
    20e8:	0f 2e       	mov	r0, r31
    20ea:	f7 e6       	ldi	r31, 0x67	; 103
    20ec:	6f 2e       	mov	r6, r31
    20ee:	f3 e0       	ldi	r31, 0x03	; 3
    20f0:	7f 2e       	mov	r7, r31
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	8f 2e       	mov	r8, r31
    20f6:	f0 2d       	mov	r31, r0
    20f8:	08 c0       	rjmp	.+16     	; 0x210a <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
	{
		psDef = &sg_sMOBModuleRequestTime;
    20fa:	0f 2e       	mov	r0, r31
    20fc:	f7 e5       	ldi	r31, 0x57	; 87
    20fe:	6f 2e       	mov	r6, r31
    2100:	f3 e0       	ldi	r31, 0x03	; 3
    2102:	7f 2e       	mov	r7, r31
    2104:	f0 e0       	ldi	r31, 0x00	; 0
    2106:	8f 2e       	mov	r8, r31
    2108:	f0 2d       	mov	r31, r0
	{
		// Invalid message type
		MBASSERT(0);
	}
	
	if(bRetransmit && sg_bInRetransmit) {
    210a:	dd 23       	and	r29, r29
    210c:	21 f0       	breq	.+8      	; 0x2116 <CANSendMessageInternal+0x106>
    210e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <sg_bInRetransmit>
    2112:	81 11       	cpse	r24, r1
    2114:	30 c0       	rjmp	.+96     	; 0x2176 <CANSendMessageInternal+0x166>
		// Already in a retransmit, don't allow nested retries
		return;
	}
	if( bRetransmit || (false == sg_bBusy) )
    2116:	d1 11       	cpse	r29, r1
    2118:	04 c0       	rjmp	.+8      	; 0x2122 <CANSendMessageInternal+0x112>
    211a:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_bBusy>
    211e:	81 11       	cpse	r24, r1
    2120:	2a c0       	rjmp	.+84     	; 0x2176 <CANSendMessageInternal+0x166>
	{
		sg_bBusy = true;
    2122:	81 e0       	ldi	r24, 0x01	; 1
    2124:	80 93 67 09 	sts	0x0967, r24	; 0x800967 <sg_bBusy>
		
		// Save this message info for retransmit later if needed
		if( false == bRetransmit )
    2128:	d1 11       	cpse	r29, r1
    212a:	1a c0       	rjmp	.+52     	; 0x2160 <CANSendMessageInternal+0x150>
		{
			sg_u8TransmitAttempts = 0;
    212c:	10 92 66 09 	sts	0x0966, r1	; 0x800966 <sg_u8TransmitAttempts>
			sg_eLastTXType = eType;
    2130:	c0 93 65 09 	sts	0x0965, r28	; 0x800965 <sg_eLastTXType>
			MBASSERT(u8DataLen <= CAN_MAX_MSG_SIZE);
    2134:	09 30       	cpi	r16, 0x09	; 9
    2136:	38 f0       	brcs	.+14     	; 0x2146 <CANSendMessageInternal+0x136>
    2138:	43 e5       	ldi	r20, 0x53	; 83
    213a:	51 e0       	ldi	r21, 0x01	; 1
    213c:	6c e4       	ldi	r22, 0x4C	; 76
    213e:	73 e0       	ldi	r23, 0x03	; 3
    2140:	80 e0       	ldi	r24, 0x00	; 0
    2142:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
			memcpy(sg_u8LastTXData, pu8Data, u8DataLen);
    2146:	20 2f       	mov	r18, r16
    2148:	30 e0       	ldi	r19, 0x00	; 0
    214a:	c7 01       	movw	r24, r14
    214c:	a0 e8       	ldi	r26, 0x80	; 128
    214e:	ac 01       	movw	r20, r24
    2150:	6a 2f       	mov	r22, r26
    2152:	8d e3       	ldi	r24, 0x3D	; 61
    2154:	99 e0       	ldi	r25, 0x09	; 9
    2156:	0e 94 2a 23 	call	0x4654	; 0x4654 <memcpy>
			sg_u8LastTXDataLen = u8DataLen;
    215a:	00 93 64 09 	sts	0x0964, r16	; 0x800964 <sg_u8LastTXDataLen>
    215e:	05 c0       	rjmp	.+10     	; 0x216a <CANSendMessageInternal+0x15a>
		}
		else
		{
			sg_u8TransmitAttempts++;
    2160:	80 91 66 09 	lds	r24, 0x0966	; 0x800966 <sg_u8TransmitAttempts>
    2164:	8f 5f       	subi	r24, 0xFF	; 255
    2166:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8TransmitAttempts>
		}
		
		// Send it now
		CANMOBSet( CANMOB_TX_IDX, psDef, pu8Data, u8DataLen );
    216a:	97 01       	movw	r18, r14
    216c:	68 2d       	mov	r22, r8
    216e:	a3 01       	movw	r20, r6
    2170:	81 e0       	ldi	r24, 0x01	; 1
    2172:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	}
}
    2176:	df 91       	pop	r29
    2178:	cf 91       	pop	r28
    217a:	0f 91       	pop	r16
    217c:	ff 90       	pop	r15
    217e:	ef 90       	pop	r14
    2180:	8f 90       	pop	r8
    2182:	7f 90       	pop	r7
    2184:	6f 90       	pop	r6
    2186:	08 95       	ret

Disassembly of section .text.CANMOBInterrupt:

00001e7e <CANMOBInterrupt>:

void CANMOBInterrupt( uint8_t u8MOBIndex )
{
    1e7e:	cf 92       	push	r12
    1e80:	df 92       	push	r13
    1e82:	ff 92       	push	r15
    1e84:	0f 93       	push	r16
    1e86:	1f 93       	push	r17
    1e88:	cf 93       	push	r28
    1e8a:	df 93       	push	r29
    1e8c:	cd b7       	in	r28, 0x3d	; 61
    1e8e:	de b7       	in	r29, 0x3e	; 62
    1e90:	28 97       	sbiw	r28, 0x08	; 8
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	f8 94       	cli
    1e96:	de bf       	out	0x3e, r29	; 62
    1e98:	0f be       	out	0x3f, r0	; 63
    1e9a:	cd bf       	out	0x3d, r28	; 61
	// Set the MOB page first (and zero the data index)
	CANPAGE = u8MOBIndex << 4;
    1e9c:	98 2f       	mov	r25, r24
    1e9e:	92 95       	swap	r25
    1ea0:	90 7f       	andi	r25, 0xF0	; 240
    1ea2:	90 93 ed 00 	sts	0x00ED, r25	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Temporarily disable the MOB to examine and modify the registers
	CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1ea6:	ee ed       	ldi	r30, 0xDE	; 222
    1ea8:	f0 e0       	ldi	r31, 0x00	; 0
    1eaa:	20 81       	ld	r18, Z
    1eac:	01 e0       	ldi	r16, 0x01	; 1
    1eae:	10 e0       	ldi	r17, 0x00	; 0
    1eb0:	08 2e       	mov	r0, r24
    1eb2:	02 c0       	rjmp	.+4      	; 0x1eb8 <CANMOBInterrupt+0x3a>
    1eb4:	00 0f       	add	r16, r16
    1eb6:	11 1f       	adc	r17, r17
    1eb8:	0a 94       	dec	r0
    1eba:	e2 f7       	brpl	.-8      	; 0x1eb4 <CANMOBInterrupt+0x36>
    1ebc:	90 2f       	mov	r25, r16
    1ebe:	90 95       	com	r25
    1ec0:	92 23       	and	r25, r18
    1ec2:	90 83       	st	Z, r25
	CANCDMOB &= (uint8_t)~((1 << CONMOB0) | (1 << CONMOB1));
    1ec4:	ef ee       	ldi	r30, 0xEF	; 239
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	90 81       	ld	r25, Z
    1eca:	9f 73       	andi	r25, 0x3F	; 63
    1ecc:	90 83       	st	Z, r25
	
	if( CANMOB_RX_IDX == u8MOBIndex )
    1ece:	81 11       	cpse	r24, r1
    1ed0:	5d c0       	rjmp	.+186    	; 0x1f8c <CANMOBInterrupt+0x10e>
	{
		// TX success?  Just clear it since this is the RX context
		if( CANSTMOB & (1 << TXOK) )
    1ed2:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1ed6:	86 ff       	sbrs	r24, 6
    1ed8:	09 c0       	rjmp	.+18     	; 0x1eec <CANMOBInterrupt+0x6e>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1eda:	ee ee       	ldi	r30, 0xEE	; 238
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	80 81       	ld	r24, Z
    1ee0:	8f 7b       	andi	r24, 0xBF	; 191
    1ee2:	80 83       	st	Z, r24
            sg_bBusy = false;
    1ee4:	10 92 67 09 	sts	0x0967, r1	; 0x800967 <sg_bBusy>
            sg_bInRetransmit = false;  // Clear flag on success	
    1ee8:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bInRetransmit>
		}
		// RX success?
		if( CANSTMOB & (1 << RXOK) )
    1eec:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1ef0:	85 ff       	sbrs	r24, 5
    1ef2:	38 c0       	rjmp	.+112    	; 0x1f64 <CANMOBInterrupt+0xe6>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1ef4:	ee ee       	ldi	r30, 0xEE	; 238
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	8f 7d       	andi	r24, 0xDF	; 223
    1efc:	80 83       	st	Z, r24
		
			if( sg_pfRXCallback )
    1efe:	c0 90 4d 09 	lds	r12, 0x094D	; 0x80094d <sg_pfRXCallback>
    1f02:	d0 90 4e 09 	lds	r13, 0x094E	; 0x80094e <sg_pfRXCallback+0x1>
    1f06:	c1 14       	cp	r12, r1
    1f08:	d1 04       	cpc	r13, r1
    1f0a:	61 f1       	breq	.+88     	; 0x1f64 <CANMOBInterrupt+0xe6>
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
    1f0c:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
    1f10:	8f 70       	andi	r24, 0x0F	; 15
    1f12:	f8 2e       	mov	r15, r24
				uint8_t u8Index = 0;
			
				// Grab the messageID from the identifier registers
				// TODO: This extraction may be wrong for extended frames
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
    1f14:	40 91 f3 00 	lds	r20, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
    1f18:	50 e0       	ldi	r21, 0x00	; 0
    1f1a:	44 0f       	add	r20, r20
    1f1c:	55 1f       	adc	r21, r21
    1f1e:	44 0f       	add	r20, r20
    1f20:	55 1f       	adc	r21, r21
    1f22:	44 0f       	add	r20, r20
    1f24:	55 1f       	adc	r21, r21
				u16ID |= CANIDT2 >> 5;
    1f26:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
    1f2a:	82 95       	swap	r24
    1f2c:	86 95       	lsr	r24
    1f2e:	87 70       	andi	r24, 0x07	; 7
    1f30:	48 2b       	or	r20, r24
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
				uint8_t u8Index = 0;
    1f32:	90 e0       	ldi	r25, 0x00	; 0
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f34:	0a c0       	rjmp	.+20     	; 0x1f4a <CANMOBInterrupt+0xcc>
				{
					u8Data[u8Index] = CANMSG;
    1f36:	20 91 fa 00 	lds	r18, 0x00FA	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
    1f3a:	e1 e0       	ldi	r30, 0x01	; 1
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	ec 0f       	add	r30, r28
    1f40:	fd 1f       	adc	r31, r29
    1f42:	e9 0f       	add	r30, r25
    1f44:	f1 1d       	adc	r31, r1
    1f46:	20 83       	st	Z, r18
					u8Index++;
    1f48:	9f 5f       	subi	r25, 0xFF	; 255
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f4a:	9f 15       	cp	r25, r15
    1f4c:	a0 f3       	brcs	.-24     	; 0x1f36 <CANMOBInterrupt+0xb8>
					u8Data[u8Index] = CANMSG;
					u8Index++;
				}
			
				// Lookup ID to see if it matches one of ours
				eType = CANLookupCommand( u16ID );
    1f4e:	ca 01       	movw	r24, r20
    1f50:	0e 94 32 1f 	call	0x3e64	; 0x3e64 <CANLookupCommand>
			
				if( eType != ECANMessageType_MAX )
    1f54:	83 31       	cpi	r24, 0x13	; 19
    1f56:	31 f0       	breq	.+12     	; 0x1f64 <CANMOBInterrupt+0xe6>
				{
					// Call comamnd handler
					sg_pfRXCallback( eType, u8Data, u8DataLen );
    1f58:	4f 2d       	mov	r20, r15
    1f5a:	be 01       	movw	r22, r28
    1f5c:	6f 5f       	subi	r22, 0xFF	; 255
    1f5e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f60:	f6 01       	movw	r30, r12
    1f62:	09 95       	icall
				}
			}
		}
	
		// If receive error, clear the bits
		if( CANSTMOB & ((1 << SERR) | (1 << CERR) | (1 << FERR)) )
    1f64:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f68:	8e 70       	andi	r24, 0x0E	; 14
    1f6a:	29 f0       	breq	.+10     	; 0x1f76 <CANMOBInterrupt+0xf8>
		{
			// Clear it.  Just ignore
			CANSTMOB &= ~((1 << SERR) | (1 << CERR) | (1 << FERR));
    1f6c:	ee ee       	ldi	r30, 0xEE	; 238
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	80 81       	ld	r24, Z
    1f72:	81 7f       	andi	r24, 0xF1	; 241
    1f74:	80 83       	st	Z, r24
		}
	
		// Re-enable RX now
		CANIE2 |= (1 << u8MOBIndex);
    1f76:	ee ed       	ldi	r30, 0xDE	; 222
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	80 81       	ld	r24, Z
    1f7c:	08 2b       	or	r16, r24
    1f7e:	00 83       	st	Z, r16
		CANCDMOB |= (1 << CONMOB1);
    1f80:	ef ee       	ldi	r30, 0xEF	; 239
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	80 68       	ori	r24, 0x80	; 128
    1f88:	80 83       	st	Z, r24
    1f8a:	34 c0       	rjmp	.+104    	; 0x1ff4 <CANMOBInterrupt+0x176>
	}
	else if( CANMOB_TX_IDX == u8MOBIndex )
    1f8c:	81 30       	cpi	r24, 0x01	; 1
    1f8e:	91 f5       	brne	.+100    	; 0x1ff4 <CANMOBInterrupt+0x176>
	{
		if( CANSTMOB & (1 << TXOK) )
    1f90:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f94:	86 ff       	sbrs	r24, 6
    1f96:	07 c0       	rjmp	.+14     	; 0x1fa6 <CANMOBInterrupt+0x128>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1f98:	ee ee       	ldi	r30, 0xEE	; 238
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	80 81       	ld	r24, Z
    1f9e:	8f 7b       	andi	r24, 0xBF	; 191
    1fa0:	80 83       	st	Z, r24
		
			sg_bBusy = false;
    1fa2:	10 92 67 09 	sts	0x0967, r1	; 0x800967 <sg_bBusy>
		}
		
		// RX success, just clear it since this is the TX context
		if( CANSTMOB & (1 << RXOK) )
    1fa6:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1faa:	85 ff       	sbrs	r24, 5
    1fac:	05 c0       	rjmp	.+10     	; 0x1fb8 <CANMOBInterrupt+0x13a>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1fae:	ee ee       	ldi	r30, 0xEE	; 238
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	8f 7d       	andi	r24, 0xDF	; 223
    1fb6:	80 83       	st	Z, r24
		}

		// If TX Error on transmit (collision with another device)
		// -or- ACK error (nobody listening),
		// retry send
		if( CANSTMOB & ((1 << BERR) | (1 << AERR) | (1 << SERR)) )
    1fb8:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1fbc:	89 71       	andi	r24, 0x19	; 25
    1fbe:	d1 f0       	breq	.+52     	; 0x1ff4 <CANMOBInterrupt+0x176>
		{
			// Clear it
			CANSTMOB &= ~((1 << BERR) | (1 << AERR) | (1 << SERR));
    1fc0:	ee ee       	ldi	r30, 0xEE	; 238
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
    1fc6:	86 7e       	andi	r24, 0xE6	; 230
    1fc8:	80 83       	st	Z, r24

			if( sg_u8TransmitAttempts < 20 )
    1fca:	80 91 66 09 	lds	r24, 0x0966	; 0x800966 <sg_u8TransmitAttempts>
    1fce:	84 31       	cpi	r24, 0x14	; 20
    1fd0:	68 f4       	brcc	.+26     	; 0x1fec <CANMOBInterrupt+0x16e>
			{
				// Retransmit now
               sg_bInRetransmit = true;  // Set flag before retry
    1fd2:	81 e0       	ldi	r24, 0x01	; 1
    1fd4:	80 93 63 09 	sts	0x0963, r24	; 0x800963 <sg_bInRetransmit>
               CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    1fd8:	21 e0       	ldi	r18, 0x01	; 1
    1fda:	40 91 64 09 	lds	r20, 0x0964	; 0x800964 <sg_u8LastTXDataLen>
    1fde:	6d e3       	ldi	r22, 0x3D	; 61
    1fe0:	79 e0       	ldi	r23, 0x09	; 9
    1fe2:	80 91 65 09 	lds	r24, 0x0965	; 0x800965 <sg_eLastTXType>
    1fe6:	0e 94 08 10 	call	0x2010	; 0x2010 <CANSendMessageInternal>
    1fea:	04 c0       	rjmp	.+8      	; 0x1ff4 <CANMOBInterrupt+0x176>
			}
			else
			{
				// Retries exhausted.  Give up
				sg_bBusy = false;
    1fec:	10 92 67 09 	sts	0x0967, r1	; 0x800967 <sg_bBusy>
                sg_bInRetransmit = false;
    1ff0:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bInRetransmit>
			}
		}
	}
}
    1ff4:	28 96       	adiw	r28, 0x08	; 8
    1ff6:	0f b6       	in	r0, 0x3f	; 63
    1ff8:	f8 94       	cli
    1ffa:	de bf       	out	0x3e, r29	; 62
    1ffc:	0f be       	out	0x3f, r0	; 63
    1ffe:	cd bf       	out	0x3d, r28	; 61
    2000:	df 91       	pop	r29
    2002:	cf 91       	pop	r28
    2004:	1f 91       	pop	r17
    2006:	0f 91       	pop	r16
    2008:	ff 90       	pop	r15
    200a:	df 90       	pop	r13
    200c:	cf 90       	pop	r12
    200e:	08 95       	ret

Disassembly of section .text.__vector_18:

0000255e <__vector_18>:

// Generic CAN interrupt handler
// Check interrrupt sources and clear them (by servicing or explicit clearing)
ISR(CAN_INT_vect, ISR_BLOCK)
{
    255e:	1f 92       	push	r1
    2560:	0f 92       	push	r0
    2562:	0f b6       	in	r0, 0x3f	; 63
    2564:	0f 92       	push	r0
    2566:	11 24       	eor	r1, r1
    2568:	0f 93       	push	r16
    256a:	1f 93       	push	r17
    256c:	2f 93       	push	r18
    256e:	3f 93       	push	r19
    2570:	4f 93       	push	r20
    2572:	5f 93       	push	r21
    2574:	6f 93       	push	r22
    2576:	7f 93       	push	r23
    2578:	8f 93       	push	r24
    257a:	9f 93       	push	r25
    257c:	af 93       	push	r26
    257e:	bf 93       	push	r27
    2580:	cf 93       	push	r28
    2582:	df 93       	push	r29
    2584:	ef 93       	push	r30
    2586:	ff 93       	push	r31
	// Save state we'll need to restore
	uint8_t saved_cangie = CANGIE;
    2588:	eb ed       	ldi	r30, 0xDB	; 219
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	d0 81       	ld	r29, Z
	uint8_t saved_canie2 = CANIE2;	// Temporarily disable CAN interrupts to prevent reentry
    258e:	10 91 de 00 	lds	r17, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
	CANGIE &= (uint8_t)~(1 << ENIT);
    2592:	80 81       	ld	r24, Z
    2594:	8f 77       	andi	r24, 0x7F	; 127
    2596:	80 83       	st	Z, r24

	// Do NOT re-enable global interrupts - this causes race conditions!
	
	 uint8_t sit = CANSIT2;
    2598:	c0 91 e0 00 	lds	r28, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7f00e0>
	 
	 // Most common interrupts first  *claude
	 if(sit & (1 << CANMOB_RX_IDX)) {
    259c:	c0 ff       	sbrs	r28, 0
    259e:	0c c0       	rjmp	.+24     	; 0x25b8 <__vector_18+0x5a>
		 CANMOBInterrupt(CANMOB_RX_IDX);
    25a0:	80 e0       	ldi	r24, 0x00	; 0
    25a2:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <CANMOBInterrupt>
		 CANMOBSet(CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0);
    25a6:	00 e0       	ldi	r16, 0x00	; 0
    25a8:	20 e0       	ldi	r18, 0x00	; 0
    25aa:	30 e0       	ldi	r19, 0x00	; 0
    25ac:	4f e9       	ldi	r20, 0x9F	; 159
    25ae:	53 e0       	ldi	r21, 0x03	; 3
    25b0:	60 e0       	ldi	r22, 0x00	; 0
    25b2:	80 e0       	ldi	r24, 0x00	; 0
    25b4:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	 }
	 
	
	// Check TX MOB
	if( sit & (1 << CANMOB_TX_IDX) )
    25b8:	c1 ff       	sbrs	r28, 1
    25ba:	03 c0       	rjmp	.+6      	; 0x25c2 <__vector_18+0x64>
	{
		CANMOBInterrupt( CANMOB_TX_IDX );
    25bc:	81 e0       	ldi	r24, 0x01	; 1
    25be:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <CANMOBInterrupt>
	}
	
	// Now the generic, non-MOB interrupts (some of which may have already been handled by the MOB handler)
	
	// Bus Off interrupt
	if( CANGIT & (1 << BOFFIT) )
    25c2:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25c6:	86 ff       	sbrs	r24, 6
    25c8:	03 c0       	rjmp	.+6      	; 0x25d0 <__vector_18+0x72>
	{
		// Just clear it for now
		CANGIT = (1 << BOFFIT);
    25ca:	80 e4       	ldi	r24, 0x40	; 64
    25cc:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Frame buffer receive (burst receive interrupt)
	// This should not be used
	if( CANGIT & (1 << BXOK) )
    25d0:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25d4:	84 ff       	sbrs	r24, 4
    25d6:	0a c0       	rjmp	.+20     	; 0x25ec <__vector_18+0x8e>
	{
		MBASSERT(0);
    25d8:	45 ef       	ldi	r20, 0xF5	; 245
    25da:	51 e0       	ldi	r21, 0x01	; 1
    25dc:	6c e4       	ldi	r22, 0x4C	; 76
    25de:	73 e0       	ldi	r23, 0x03	; 3
    25e0:	80 e0       	ldi	r24, 0x00	; 0
    25e2:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
		
		// TODO: Must write the CONMOB fields of the MOB that interrupted first?
		// Just clear it for now
		CANGIT = (1 << BXOK);
    25e6:	80 e1       	ldi	r24, 0x10	; 16
    25e8:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Bit stuffing error on receive
	if( CANGIT & (1 << SERG) )
    25ec:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25f0:	83 ff       	sbrs	r24, 3
    25f2:	03 c0       	rjmp	.+6      	; 0x25fa <__vector_18+0x9c>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << SERG);
    25f4:	88 e0       	ldi	r24, 0x08	; 8
    25f6:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// CRC error on receive
	if( CANGIT & (1 << CERG) )
    25fa:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25fe:	82 ff       	sbrs	r24, 2
    2600:	03 c0       	rjmp	.+6      	; 0x2608 <__vector_18+0xaa>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << CERG);
    2602:	84 e0       	ldi	r24, 0x04	; 4
    2604:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Form error
	if( CANGIT & (1 << FERG) )
    2608:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    260c:	81 ff       	sbrs	r24, 1
    260e:	03 c0       	rjmp	.+6      	; 0x2616 <__vector_18+0xb8>
	{
		// If detected form error on transmit, could be duplicate to MOB error interrupt (see 16.8.2 - Interrupt Behavior)
		// Ignore this one
		
		// Just clear it for now.  Ignored.
		CANGIT = (1 << FERG);
    2610:	82 e0       	ldi	r24, 0x02	; 2
    2612:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// ACK missing on transmit (nobody's listening! (or failure on transmit???))
	if( CANGIT & (1 << AERG) )
    2616:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    261a:	80 ff       	sbrs	r24, 0
    261c:	13 c0       	rjmp	.+38     	; 0x2644 <__vector_18+0xe6>
	{
		// Clear the interrupt
		CANGIT = (1 << AERG);
    261e:	81 e0       	ldi	r24, 0x01	; 1
    2620:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
		
		if( sg_u8TransmitAttempts < 20 )
    2624:	80 91 66 09 	lds	r24, 0x0966	; 0x800966 <sg_u8TransmitAttempts>
    2628:	84 31       	cpi	r24, 0x14	; 20
    262a:	50 f4       	brcc	.+20     	; 0x2640 <__vector_18+0xe2>
		{
			// Retransmit now
			CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    262c:	21 e0       	ldi	r18, 0x01	; 1
    262e:	40 91 64 09 	lds	r20, 0x0964	; 0x800964 <sg_u8LastTXDataLen>
    2632:	6d e3       	ldi	r22, 0x3D	; 61
    2634:	79 e0       	ldi	r23, 0x09	; 9
    2636:	80 91 65 09 	lds	r24, 0x0965	; 0x800965 <sg_eLastTXType>
    263a:	0e 94 08 10 	call	0x2010	; 0x2010 <CANSendMessageInternal>
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <__vector_18+0xe6>
		}
		else
		{
			// Retries exhausted.  Give up
			sg_bBusy = false;
    2640:	10 92 67 09 	sts	0x0967, r1	; 0x800967 <sg_bBusy>
		}
	}

	// Reenable CAN general interrupt	
//	CANGIE |= (1 << ENIT);
    CANIE2 = saved_canie2;
    2644:	10 93 de 00 	sts	0x00DE, r17	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
    CANGIE = saved_cangie;
    2648:	d0 93 db 00 	sts	0x00DB, r29	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    264c:	ff 91       	pop	r31
    264e:	ef 91       	pop	r30
    2650:	df 91       	pop	r29
    2652:	cf 91       	pop	r28
    2654:	bf 91       	pop	r27
    2656:	af 91       	pop	r26
    2658:	9f 91       	pop	r25
    265a:	8f 91       	pop	r24
    265c:	7f 91       	pop	r23
    265e:	6f 91       	pop	r22
    2660:	5f 91       	pop	r21
    2662:	4f 91       	pop	r20
    2664:	3f 91       	pop	r19
    2666:	2f 91       	pop	r18
    2668:	1f 91       	pop	r17
    266a:	0f 91       	pop	r16
    266c:	0f 90       	pop	r0
    266e:	0f be       	out	0x3f, r0	; 63
    2670:	0f 90       	pop	r0
    2672:	1f 90       	pop	r1
    2674:	18 95       	reti

Disassembly of section .text.CANSendMessage:

00004c76 <CANSendMessage>:
					 uint8_t* pu8Data,
					 uint8_t u8DataLen )
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
    4c76:	90 91 67 09 	lds	r25, 0x0967	; 0x800967 <sg_bBusy>
    4c7a:	91 11       	cpse	r25, r1
    4c7c:	05 c0       	rjmp	.+10     	; 0x4c88 <CANSendMessage+0x12>
	{
		return(false);
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
    4c7e:	20 e0       	ldi	r18, 0x00	; 0
    4c80:	0e 94 08 10 	call	0x2010	; 0x2010 <CANSendMessageInternal>
	return( true );
    4c84:	81 e0       	ldi	r24, 0x01	; 1
    4c86:	08 95       	ret
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
	{
		return(false);
    4c88:	80 e0       	ldi	r24, 0x00	; 0
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
	return( true );
}
    4c8a:	08 95       	ret

Disassembly of section .text.CANSetRXCallback:

00004df6 <CANSetRXCallback>:

void CANSetRXCallback( void (*pfCallback)(ECANMessageType eType, uint8_t* pu8Data, uint8_t u8DataLen) )
{
	sg_pfRXCallback = pfCallback;
    4df6:	90 93 4e 09 	sts	0x094E, r25	; 0x80094e <sg_pfRXCallback+0x1>
    4dfa:	80 93 4d 09 	sts	0x094D, r24	; 0x80094d <sg_pfRXCallback>
    4dfe:	08 95       	ret

Disassembly of section .text.CANInit:

00003502 <CANInit>:
}

void CANInit( void )
{
    3502:	0f 93       	push	r16
    3504:	cf 93       	push	r28
	// Init clock
	// See datasheet table 16-2.
	// For 8Mhz, set CAN rate to 500 Kbps
	CANBT1 = 0x02;
    3506:	c2 e0       	ldi	r28, 0x02	; 2
    3508:	c0 93 e2 00 	sts	0x00E2, r28	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7f00e2>
	CANBT2 = 0x04;
    350c:	84 e0       	ldi	r24, 0x04	; 4
    350e:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7f00e3>
	CANBT3 = 0x12;
    3512:	82 e1       	ldi	r24, 0x12	; 18
    3514:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7f00e4>
	
	// Init message objects (MOBs) since there are no defaults at reset
	CANMOBSet( 0, &sg_sMOBDisabled, NULL, 0 );
    3518:	00 e0       	ldi	r16, 0x00	; 0
    351a:	20 e0       	ldi	r18, 0x00	; 0
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	47 ea       	ldi	r20, 0xA7	; 167
    3520:	53 e0       	ldi	r21, 0x03	; 3
    3522:	60 e0       	ldi	r22, 0x00	; 0
    3524:	80 e0       	ldi	r24, 0x00	; 0
    3526:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	CANMOBSet( 1, &sg_sMOBDisabled, NULL, 0 );
    352a:	20 e0       	ldi	r18, 0x00	; 0
    352c:	30 e0       	ldi	r19, 0x00	; 0
    352e:	47 ea       	ldi	r20, 0xA7	; 167
    3530:	53 e0       	ldi	r21, 0x03	; 3
    3532:	60 e0       	ldi	r22, 0x00	; 0
    3534:	81 e0       	ldi	r24, 0x01	; 1
    3536:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	CANMOBSet( 2, &sg_sMOBDisabled, NULL, 0 );
    353a:	20 e0       	ldi	r18, 0x00	; 0
    353c:	30 e0       	ldi	r19, 0x00	; 0
    353e:	47 ea       	ldi	r20, 0xA7	; 167
    3540:	53 e0       	ldi	r21, 0x03	; 3
    3542:	60 e0       	ldi	r22, 0x00	; 0
    3544:	82 e0       	ldi	r24, 0x02	; 2
    3546:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	CANMOBSet( 3, &sg_sMOBDisabled, NULL, 0 );
    354a:	20 e0       	ldi	r18, 0x00	; 0
    354c:	30 e0       	ldi	r19, 0x00	; 0
    354e:	47 ea       	ldi	r20, 0xA7	; 167
    3550:	53 e0       	ldi	r21, 0x03	; 3
    3552:	60 e0       	ldi	r22, 0x00	; 0
    3554:	83 e0       	ldi	r24, 0x03	; 3
    3556:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	CANMOBSet( 4, &sg_sMOBDisabled, NULL, 0 );
    355a:	20 e0       	ldi	r18, 0x00	; 0
    355c:	30 e0       	ldi	r19, 0x00	; 0
    355e:	47 ea       	ldi	r20, 0xA7	; 167
    3560:	53 e0       	ldi	r21, 0x03	; 3
    3562:	60 e0       	ldi	r22, 0x00	; 0
    3564:	84 e0       	ldi	r24, 0x04	; 4
    3566:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	CANMOBSet( 5, &sg_sMOBDisabled, NULL, 0 );
    356a:	20 e0       	ldi	r18, 0x00	; 0
    356c:	30 e0       	ldi	r19, 0x00	; 0
    356e:	47 ea       	ldi	r20, 0xA7	; 167
    3570:	53 e0       	ldi	r21, 0x03	; 3
    3572:	60 e0       	ldi	r22, 0x00	; 0
    3574:	85 e0       	ldi	r24, 0x05	; 5
    3576:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	
	// Setup generic RX
	CANMOBSet( CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0 );
    357a:	20 e0       	ldi	r18, 0x00	; 0
    357c:	30 e0       	ldi	r19, 0x00	; 0
    357e:	4f e9       	ldi	r20, 0x9F	; 159
    3580:	53 e0       	ldi	r21, 0x03	; 3
    3582:	60 e0       	ldi	r22, 0x00	; 0
    3584:	80 e0       	ldi	r24, 0x00	; 0
    3586:	0e 94 57 0d 	call	0x1aae	; 0x1aae <CANMOBSet>
	
	// Enable general CAN interrupts
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX) | (1 << ENERR) | (1 << ENBX) | (1 << ENERG);
    358a:	8e eb       	ldi	r24, 0xBE	; 190
    358c:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>

//	CANGIE &= ~(1 << ENOVRT);  // Disable CAN timer overflow interrupt

	// Enable the bus
	CANGCON = (1 << ENASTB);
    3590:	c0 93 d8 00 	sts	0x00D8, r28	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7f00d8>
	sg_bBusy = false;
    3594:	10 92 67 09 	sts	0x0967, r1	; 0x800967 <sg_bBusy>
}
    3598:	cf 91       	pop	r28
    359a:	0f 91       	pop	r16
    359c:	08 95       	ret

Disassembly of section .text.DebugOut:

00004da6 <DebugOut>:
}

#endif

void DebugOut( const char* peFormat, ... )
{
    4da6:	cf 93       	push	r28
    4da8:	df 93       	push	r29
    4daa:	cd b7       	in	r28, 0x3d	; 61
    4dac:	de b7       	in	r29, 0x3e	; 62
	
	va_end( args );	 */
	
	//DebugSerialSend( (uint8_t*)u8Buffer, strlen(u8Buffer) );
#endif
}
    4dae:	df 91       	pop	r29
    4db0:	cf 91       	pop	r28
    4db2:	08 95       	ret

Disassembly of section .text.EEPROMRead:

00004d0c <EEPROMRead>:
}

uint8_t EEPROMRead(uint16_t u16Address)
{
	// Wait for any completion of writes, etc..
	while (EECR & (1 << EEWE));
    4d0c:	f9 99       	sbic	0x1f, 1	; 31
    4d0e:	fe cf       	rjmp	.-4      	; 0x4d0c <EEPROMRead>

	// Set address	
	EEAR = u16Address;
    4d10:	92 bd       	out	0x22, r25	; 34
    4d12:	81 bd       	out	0x21, r24	; 33
	
	// Start EEPROM read
	EECR |= (1 << EERE);
    4d14:	8f b3       	in	r24, 0x1f	; 31
    4d16:	81 60       	ori	r24, 0x01	; 1
    4d18:	8f bb       	out	0x1f, r24	; 31
	
	// Return the data
	return(EEDR);
    4d1a:	80 b5       	in	r24, 0x20	; 32
    4d1c:	08 95       	ret

Disassembly of section .text.I2CBitDelay:

00004db4 <I2CBitDelay>:
#define SDA_SET_INPUT()			(I2C_PORT_DDR &= ((uint8_t) ~(1 << I2C_SDA_PIN))); SDA_HIGH()

// Delays for one I2C bit's worth of time
static void I2CBitDelay(void)
{
	Delay(10);
    4db4:	6a e0       	ldi	r22, 0x0A	; 10
    4db6:	70 e0       	ldi	r23, 0x00	; 0
    4db8:	80 e0       	ldi	r24, 0x00	; 0
    4dba:	90 e0       	ldi	r25, 0x00	; 0
    4dbc:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    4dc0:	08 95       	ret

Disassembly of section .text.I2CStart:

000046e4 <I2CStart>:

// Send an I2C start sequence and quantize foreground code to the overflow
// timer
void I2CStart(void)
{
	SDA_SET_OUTPUT();
    46e4:	8a b1       	in	r24, 0x0a	; 10
    46e6:	82 60       	ori	r24, 0x02	; 2
    46e8:	8a b9       	out	0x0a, r24	; 10
	SDA_HIGH();
    46ea:	8b b1       	in	r24, 0x0b	; 11
    46ec:	82 60       	ori	r24, 0x02	; 2
    46ee:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    46f0:	8b b1       	in	r24, 0x0b	; 11
    46f2:	81 60       	ori	r24, 0x01	; 1
    46f4:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    46f6:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SDA_LOW();
    46fa:	8b b1       	in	r24, 0x0b	; 11
    46fc:	8d 7f       	andi	r24, 0xFD	; 253
    46fe:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    4700:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SCL_LOW();
    4704:	8b b1       	in	r24, 0x0b	; 11
    4706:	8e 7f       	andi	r24, 0xFE	; 254
    4708:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    470a:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
    470e:	08 95       	ret

Disassembly of section .text.I2CStop:

0000485e <I2CStop>:
}

// Send an I2C stop sequence
void I2CStop(void)
{
	SDA_LOW();
    485e:	8b b1       	in	r24, 0x0b	; 11
    4860:	8d 7f       	andi	r24, 0xFD	; 253
    4862:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    4864:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SCL_HIGH();
    4868:	8b b1       	in	r24, 0x0b	; 11
    486a:	81 60       	ori	r24, 0x01	; 1
    486c:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    486e:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SDA_SET_INPUT();
    4872:	8a b1       	in	r24, 0x0a	; 10
    4874:	8d 7f       	andi	r24, 0xFD	; 253
    4876:	8a b9       	out	0x0a, r24	; 10
    4878:	8b b1       	in	r24, 0x0b	; 11
    487a:	82 60       	ori	r24, 0x02	; 2
    487c:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    487e:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
    4882:	08 95       	ret

Disassembly of section .text.I2CUnstick:

00004434 <I2CUnstick>:
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
    4434:	cf 93       	push	r28
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
    4436:	8a b1       	in	r24, 0x0a	; 10
    4438:	81 60       	ori	r24, 0x01	; 1
    443a:	8a b9       	out	0x0a, r24	; 10
	SDA_SET_OUTPUT();
    443c:	8a b1       	in	r24, 0x0a	; 10
    443e:	82 60       	ori	r24, 0x02	; 2
    4440:	8a b9       	out	0x0a, r24	; 10
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
	uint8_t u8UnstickBits = 64;
    4442:	c0 e4       	ldi	r28, 0x40	; 64

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    4444:	11 c0       	rjmp	.+34     	; 0x4468 <I2CUnstick+0x34>
	{
		SCL_LOW();
    4446:	8b b1       	in	r24, 0x0b	; 11
    4448:	8e 7f       	andi	r24, 0xFE	; 254
    444a:	8b b9       	out	0x0b, r24	; 11
		SDA_LOW();
    444c:	8b b1       	in	r24, 0x0b	; 11
    444e:	8d 7f       	andi	r24, 0xFD	; 253
    4450:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    4452:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
		SCL_HIGH();
    4456:	8b b1       	in	r24, 0x0b	; 11
    4458:	81 60       	ori	r24, 0x01	; 1
    445a:	8b b9       	out	0x0b, r24	; 11
		SDA_HIGH();
    445c:	8b b1       	in	r24, 0x0b	; 11
    445e:	82 60       	ori	r24, 0x02	; 2
    4460:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    4462:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
		u8UnstickBits--;
    4466:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    4468:	c1 11       	cpse	r28, r1
    446a:	ed cf       	rjmp	.-38     	; 0x4446 <I2CUnstick+0x12>
		SCL_HIGH();
		SDA_HIGH();
		I2CBitDelay();
		u8UnstickBits--;
	}
}
    446c:	cf 91       	pop	r28
    446e:	08 95       	ret

Disassembly of section .text.I2CTxByte:

00003d2a <I2CTxByte>:

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
    3d2a:	cf 93       	push	r28
    3d2c:	df 93       	push	r29
    3d2e:	d8 2f       	mov	r29, r24
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();
    3d30:	8a b1       	in	r24, 0x0a	; 10
    3d32:	82 60       	ori	r24, 0x02	; 2
    3d34:	8a b9       	out	0x0a, r24	; 10
}

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
	uint8_t u8Length = 8;			// 8 Bits to send
    3d36:	c8 e0       	ldi	r28, 0x08	; 8
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3d38:	15 c0       	rjmp	.+42     	; 0x3d64 <I2CTxByte+0x3a>
	{
		if (u8Byte & 0x80)
    3d3a:	dd 23       	and	r29, r29
    3d3c:	24 f4       	brge	.+8      	; 0x3d46 <I2CTxByte+0x1c>
		{
			SDA_HIGH();
    3d3e:	8b b1       	in	r24, 0x0b	; 11
    3d40:	82 60       	ori	r24, 0x02	; 2
    3d42:	8b b9       	out	0x0b, r24	; 11
    3d44:	03 c0       	rjmp	.+6      	; 0x3d4c <I2CTxByte+0x22>
		}
		else
		{
			SDA_LOW();
    3d46:	8b b1       	in	r24, 0x0b	; 11
    3d48:	8d 7f       	andi	r24, 0xFD	; 253
    3d4a:	8b b9       	out	0x0b, r24	; 11
		}
		
		// Drive SCL high
		SCL_HIGH();
    3d4c:	8b b1       	in	r24, 0x0b	; 11
    3d4e:	81 60       	ori	r24, 0x01	; 1
    3d50:	8b b9       	out	0x0b, r24	; 11
		
		I2CBitDelay();
    3d52:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
		
		// Ensure SCL is low
		SCL_LOW();
    3d56:	8b b1       	in	r24, 0x0b	; 11
    3d58:	8e 7f       	andi	r24, 0xFE	; 254
    3d5a:	8b b9       	out	0x0b, r24	; 11
	
		// SDA Is now set. Delay.
		I2CBitDelay();
    3d5c:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
		
		// Next bit
		u8Byte <<= 1;	
    3d60:	dd 0f       	add	r29, r29
		u8Length--;
    3d62:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3d64:	c1 11       	cpse	r28, r1
    3d66:	e9 cf       	rjmp	.-46     	; 0x3d3a <I2CTxByte+0x10>
		// Next bit
		u8Byte <<= 1;	
		u8Length--;
	}
	
	SDA_SET_INPUT();
    3d68:	8a b1       	in	r24, 0x0a	; 10
    3d6a:	8d 7f       	andi	r24, 0xFD	; 253
    3d6c:	8a b9       	out	0x0a, r24	; 10
    3d6e:	8b b1       	in	r24, 0x0b	; 11
    3d70:	82 60       	ori	r24, 0x02	; 2
    3d72:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    3d74:	8b b1       	in	r24, 0x0b	; 11
    3d76:	81 60       	ori	r24, 0x01	; 1
    3d78:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3d7a:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	
	// See if the byte was acknowledged
	if (SDA_READ())
    3d7e:	49 9b       	sbis	0x09, 1	; 9
	{
		bAck = false;
	}
	else
	{
		bAck = true;
    3d80:	c1 e0       	ldi	r28, 0x01	; 1
	}
	
	SCL_LOW();
    3d82:	8b b1       	in	r24, 0x0b	; 11
    3d84:	8e 7f       	andi	r24, 0xFE	; 254
    3d86:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3d88:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	return(bAck);
}
    3d8c:	8c 2f       	mov	r24, r28
    3d8e:	df 91       	pop	r29
    3d90:	cf 91       	pop	r28
    3d92:	08 95       	ret

Disassembly of section .text.I2CRxByte:

00003b50 <I2CRxByte>:

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
    3b50:	1f 93       	push	r17
    3b52:	cf 93       	push	r28
    3b54:	df 93       	push	r29
    3b56:	18 2f       	mov	r17, r24
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
    3b58:	8a b1       	in	r24, 0x0a	; 10
    3b5a:	8d 7f       	andi	r24, 0xFD	; 253
    3b5c:	8a b9       	out	0x0a, r24	; 10
    3b5e:	8b b1       	in	r24, 0x0b	; 11
    3b60:	82 60       	ori	r24, 0x02	; 2
    3b62:	8b b9       	out	0x0b, r24	; 11

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
    3b64:	c8 e0       	ldi	r28, 0x08	; 8
}

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
    3b66:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3b68:	0e c0       	rjmp	.+28     	; 0x3b86 <I2CRxByte+0x36>
	{
		u8Data <<= 1;
    3b6a:	dd 0f       	add	r29, r29

		SCL_HIGH();
    3b6c:	8b b1       	in	r24, 0x0b	; 11
    3b6e:	81 60       	ori	r24, 0x01	; 1
    3b70:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3b72:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
			
		if (SDA_READ())
    3b76:	49 99       	sbic	0x09, 1	; 9
		{
			u8Data |= 1;
    3b78:	d1 60       	ori	r29, 0x01	; 1
		}
		
		SCL_LOW();
    3b7a:	8b b1       	in	r24, 0x0b	; 11
    3b7c:	8e 7f       	andi	r24, 0xFE	; 254
    3b7e:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3b80:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
		u8Count--;
    3b84:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3b86:	c1 11       	cpse	r28, r1
    3b88:	f0 cf       	rjmp	.-32     	; 0x3b6a <I2CRxByte+0x1a>
		I2CBitDelay();
		u8Count--;
	}

	// See if we acknowledge this
	SDA_SET_OUTPUT();
    3b8a:	8a b1       	in	r24, 0x0a	; 10
    3b8c:	82 60       	ori	r24, 0x02	; 2
    3b8e:	8a b9       	out	0x0a, r24	; 10
	if (bAck)
    3b90:	11 23       	and	r17, r17
    3b92:	21 f0       	breq	.+8      	; 0x3b9c <I2CRxByte+0x4c>
	{
		SDA_LOW();
    3b94:	8b b1       	in	r24, 0x0b	; 11
    3b96:	8d 7f       	andi	r24, 0xFD	; 253
    3b98:	8b b9       	out	0x0b, r24	; 11
    3b9a:	03 c0       	rjmp	.+6      	; 0x3ba2 <I2CRxByte+0x52>
	}
	else
	{
		SDA_HIGH();
    3b9c:	8b b1       	in	r24, 0x0b	; 11
    3b9e:	82 60       	ori	r24, 0x02	; 2
    3ba0:	8b b9       	out	0x0b, r24	; 11
	}
	
	I2CBitDelay();
    3ba2:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SCL_HIGH();
    3ba6:	8b b1       	in	r24, 0x0b	; 11
    3ba8:	81 60       	ori	r24, 0x01	; 1
    3baa:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3bac:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SCL_LOW();
    3bb0:	8b b1       	in	r24, 0x0b	; 11
    3bb2:	8e 7f       	andi	r24, 0xFE	; 254
    3bb4:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3bb6:	0e 94 da 26 	call	0x4db4	; 0x4db4 <I2CBitDelay>
	SDA_LOW();
    3bba:	8b b1       	in	r24, 0x0b	; 11
    3bbc:	8d 7f       	andi	r24, 0xFD	; 253
    3bbe:	8b b9       	out	0x0b, r24	; 11

	return(u8Data);	
}
    3bc0:	8d 2f       	mov	r24, r29
    3bc2:	df 91       	pop	r29
    3bc4:	cf 91       	pop	r28
    3bc6:	1f 91       	pop	r17
    3bc8:	08 95       	ret

Disassembly of section .text.I2CSetup:

00004710 <I2CSetup>:
// Prepares the SCL/SDA pins for I2C operation and returns when the CPU is
// quantized to the timer (for consistent bit alignment)
void I2CSetup(void)
{
	// Deassert SCL and SDA
	SCL_HIGH();
    4710:	8b b1       	in	r24, 0x0b	; 11
    4712:	81 60       	ori	r24, 0x01	; 1
    4714:	8b b9       	out	0x0b, r24	; 11
	SDA_HIGH();
    4716:	8b b1       	in	r24, 0x0b	; 11
    4718:	82 60       	ori	r24, 0x02	; 2
    471a:	8b b9       	out	0x0b, r24	; 11

	// Set SCL and SDA lines as push/pull output drives
	SCL_SET_OUTPUT();
    471c:	8a b1       	in	r24, 0x0a	; 10
    471e:	81 60       	ori	r24, 0x01	; 1
    4720:	8a b9       	out	0x0a, r24	; 10
	
	// Turn on SDA, set as an input
	SDA_SET_INPUT();
    4722:	8a b1       	in	r24, 0x0a	; 10
    4724:	8d 7f       	andi	r24, 0xFD	; 253
    4726:	8a b9       	out	0x0a, r24	; 10
    4728:	8b b1       	in	r24, 0x0b	; 11
    472a:	82 60       	ori	r24, 0x02	; 2
    472c:	8b b9       	out	0x0b, r24	; 11
	
	Delay(20);
    472e:	64 e1       	ldi	r22, 0x14	; 20
    4730:	70 e0       	ldi	r23, 0x00	; 0
    4732:	80 e0       	ldi	r24, 0x00	; 0
    4734:	90 e0       	ldi	r25, 0x00	; 0
    4736:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    473a:	08 95       	ret

Disassembly of section .text.I2CStartTransaction:

000047be <I2CStartTransaction>:

// Sets up the I2C pins, sends slave address/read/write byte, and waits for acknowledgment.
// Returns false if no device is responding.
bool I2CStartTransaction(uint8_t u8SlaveAddress,
						 bool bRead)
{
    47be:	cf 93       	push	r28
    47c0:	df 93       	push	r29
    47c2:	c8 2f       	mov	r28, r24
    47c4:	d6 2f       	mov	r29, r22
	// Set up the pins for I2C operation
	I2CSetup();
    47c6:	0e 94 88 23 	call	0x4710	; 0x4710 <I2CSetup>
	
	// I2C Start condition
	I2CStart();
    47ca:	0e 94 72 23 	call	0x46e4	; 0x46e4 <I2CStart>

	// If it's a read operation, clear the lower bit
	if (bRead)
    47ce:	dd 23       	and	r29, r29
    47d0:	19 f0       	breq	.+6      	; 0x47d8 <I2CStartTransaction+0x1a>
	{
		u8SlaveAddress |= 1;
    47d2:	8c 2f       	mov	r24, r28
    47d4:	81 60       	ori	r24, 0x01	; 1
    47d6:	02 c0       	rjmp	.+4      	; 0x47dc <I2CStartTransaction+0x1e>
	}
	else
	{
		// Otherwise set it
		u8SlaveAddress &= (uint8_t) (~1);
    47d8:	8c 2f       	mov	r24, r28
    47da:	8e 7f       	andi	r24, 0xFE	; 254
	}
	
	// Now send out the slave address + the read/write bit
	return(I2CTxByte(u8SlaveAddress));
    47dc:	0e 94 95 1e 	call	0x3d2a	; 0x3d2a <I2CTxByte>
}
    47e0:	df 91       	pop	r29
    47e2:	cf 91       	pop	r28
    47e4:	08 95       	ret

Disassembly of section .text.CellCountExpectedSet:

0000301a <CellCountExpectedSet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    301a:	cf 92       	push	r12
    301c:	df 92       	push	r13
    301e:	ef 92       	push	r14
    3020:	ff 92       	push	r15
    3022:	8f 35       	cpi	r24, 0x5F	; 95
    3024:	08 f0       	brcs	.+2      	; 0x3028 <CellCountExpectedSet+0xe>
    3026:	8e e5       	ldi	r24, 0x5E	; 94
    3028:	e0 e1       	ldi	r30, 0x10	; 16
    302a:	f1 e0       	ldi	r31, 0x01	; 1
    302c:	85 8b       	std	Z+21, r24	; 0x15
    302e:	c8 2e       	mov	r12, r24
    3030:	d1 2c       	mov	r13, r1
    3032:	e1 2c       	mov	r14, r1
    3034:	f1 2c       	mov	r15, r1
    3036:	aa ec       	ldi	r26, 0xCA	; 202
    3038:	b8 e0       	ldi	r27, 0x08	; 8
    303a:	a7 01       	movw	r20, r14
    303c:	96 01       	movw	r18, r12
    303e:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <__muluhisi3>
    3042:	65 8f       	std	Z+29, r22	; 0x1d
    3044:	76 8f       	std	Z+30, r23	; 0x1e
    3046:	87 8f       	std	Z+31, r24	; 0x1f
    3048:	90 a3       	std	Z+32, r25	; 0x20
    304a:	a4 e9       	ldi	r26, 0x94	; 148
    304c:	b1 e1       	ldi	r27, 0x11	; 17
    304e:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <__muluhisi3>
    3052:	61 a3       	std	Z+33, r22	; 0x21
    3054:	72 a3       	std	Z+34, r23	; 0x22
    3056:	83 a3       	std	Z+35, r24	; 0x23
    3058:	94 a3       	std	Z+36, r25	; 0x24
    305a:	81 a1       	ldd	r24, Z+33	; 0x21
    305c:	92 a1       	ldd	r25, Z+34	; 0x22
    305e:	a3 a1       	ldd	r26, Z+35	; 0x23
    3060:	b4 a1       	ldd	r27, Z+36	; 0x24
    3062:	45 8d       	ldd	r20, Z+29	; 0x1d
    3064:	56 8d       	ldd	r21, Z+30	; 0x1e
    3066:	67 8d       	ldd	r22, Z+31	; 0x1f
    3068:	70 a1       	ldd	r23, Z+32	; 0x20
    306a:	84 1b       	sub	r24, r20
    306c:	95 0b       	sbc	r25, r21
    306e:	a6 0b       	sbc	r26, r22
    3070:	b7 0b       	sbc	r27, r23
    3072:	88 0f       	add	r24, r24
    3074:	99 1f       	adc	r25, r25
    3076:	aa 1f       	adc	r26, r26
    3078:	bb 1f       	adc	r27, r27
    307a:	88 0f       	add	r24, r24
    307c:	99 1f       	adc	r25, r25
    307e:	aa 1f       	adc	r26, r26
    3080:	bb 1f       	adc	r27, r27
    3082:	88 0f       	add	r24, r24
    3084:	99 1f       	adc	r25, r25
    3086:	aa 1f       	adc	r26, r26
    3088:	bb 1f       	adc	r27, r27
    308a:	88 0f       	add	r24, r24
    308c:	99 1f       	adc	r25, r25
    308e:	aa 1f       	adc	r26, r26
    3090:	bb 1f       	adc	r27, r27
    3092:	88 0f       	add	r24, r24
    3094:	99 1f       	adc	r25, r25
    3096:	aa 1f       	adc	r26, r26
    3098:	bb 1f       	adc	r27, r27
    309a:	88 0f       	add	r24, r24
    309c:	99 1f       	adc	r25, r25
    309e:	aa 1f       	adc	r26, r26
    30a0:	bb 1f       	adc	r27, r27
    30a2:	88 0f       	add	r24, r24
    30a4:	99 1f       	adc	r25, r25
    30a6:	aa 1f       	adc	r26, r26
    30a8:	bb 1f       	adc	r27, r27
    30aa:	ac 01       	movw	r20, r24
    30ac:	bd 01       	movw	r22, r26
    30ae:	bb 23       	and	r27, r27
    30b0:	24 f4       	brge	.+8      	; 0x30ba <CellCountExpectedSet+0xa0>
    30b2:	41 50       	subi	r20, 0x01	; 1
    30b4:	5c 4f       	sbci	r21, 0xFC	; 252
    30b6:	6f 4f       	sbci	r22, 0xFF	; 255
    30b8:	7f 4f       	sbci	r23, 0xFF	; 255
    30ba:	03 2e       	mov	r0, r19
    30bc:	3a e0       	ldi	r19, 0x0A	; 10
    30be:	75 95       	asr	r23
    30c0:	67 95       	ror	r22
    30c2:	57 95       	ror	r21
    30c4:	47 95       	ror	r20
    30c6:	3a 95       	dec	r19
    30c8:	d1 f7       	brne	.-12     	; 0x30be <CellCountExpectedSet+0xa4>
    30ca:	30 2d       	mov	r19, r0
    30cc:	50 93 36 01 	sts	0x0136, r21	; 0x800136 <sg_sFrame+0x26>
    30d0:	40 93 35 01 	sts	0x0135, r20	; 0x800135 <sg_sFrame+0x25>
    30d4:	ff 90       	pop	r15
    30d6:	ef 90       	pop	r14
    30d8:	df 90       	pop	r13
    30da:	cf 90       	pop	r12
    30dc:	08 95       	ret

Disassembly of section .text.SendModuleControllerStatus:

00004d66 <SendModuleControllerStatus>:

static uint8_t sg_u8ControllerStatusMsgCount = 0;

static void SendModuleControllerStatus(void)
{
	sg_bSendModuleControllerStatus = true;
    4d66:	81 e0       	ldi	r24, 0x01	; 1
    4d68:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <sg_bSendModuleControllerStatus>
	sg_u8ControllerStatusMsgCount = 0;
    4d6c:	10 92 6c 09 	sts	0x096C, r1	; 0x80096c <sg_u8ControllerStatusMsgCount>
	sg_bIgnoreStatusRequests = true;  // Start ignoring new requests
    4d70:	80 93 74 09 	sts	0x0974, r24	; 0x800974 <sg_bIgnoreStatusRequests>
    4d74:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSet:

00004e00 <ModuleControllerStateSet>:
	MBASSERT(0);
}

static void ModuleControllerStateSet( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4e00:	84 30       	cpi	r24, 0x04	; 4
    4e02:	10 f4       	brcc	.+4      	; 0x4e08 <ModuleControllerStateSet+0x8>
	{
		sg_eModuleControllerStateTarget = eNext;
    4e04:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <sg_eModuleControllerStateTarget>
    4e08:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSetMax:

00004c8c <ModuleControllerStateSetMax>:



static void ModuleControllerStateSetMax( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4c8c:	84 30       	cpi	r24, 0x04	; 4
    4c8e:	40 f4       	brcc	.+16     	; 0x4ca0 <ModuleControllerStateSetMax+0x14>
	{
		sg_eModuleControllerStateMax = eNext;
    4c90:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <sg_eModuleControllerStateMax>
		if (sg_eModuleControllerStateCurrent > eNext) // we are in a higher state than allowed
    4c94:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    4c98:	89 17       	cp	r24, r25
    4c9a:	10 f4       	brcc	.+4      	; 0x4ca0 <ModuleControllerStateSetMax+0x14>
		{
			sg_eModuleControllerStateTarget = eNext;
    4c9c:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <sg_eModuleControllerStateTarget>
    4ca0:	08 95       	ret

Disassembly of section .text.Check5VLoss:

00004c2e <Check5VLoss>:
}

// Checks for 5V loss
static void Check5VLoss(uint8_t u8NewState)
{
	if( u8NewState & (1 << PIN_5V_DET) )
    4c2e:	86 fd       	sbrc	r24, 6
    4c30:	09 c0       	rjmp	.+18     	; 0x4c44 <Check5VLoss+0x16>
		// Not asserted
	}
	else
	{
		// 5V detect is low
		FET_EN_DEASSERT();
    4c32:	88 b1       	in	r24, 0x08	; 8
    4c34:	8f 7e       	andi	r24, 0xEF	; 239
    4c36:	88 b9       	out	0x08, r24	; 8
		RELAY_EN_DEASSERT();
    4c38:	8e b1       	in	r24, 0x0e	; 14
    4c3a:	8d 7f       	andi	r24, 0xFD	; 253
    4c3c:	8e b9       	out	0x0e, r24	; 14
		ModuleControllerStateSet( EMODSTATE_OFF );
    4c3e:	80 e0       	ldi	r24, 0x00	; 0
    4c40:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    4c44:	08 95       	ret

Disassembly of section .text.CellDataConvertVoltage:

00003f28 <CellDataConvertVoltage>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3f28:	fb 01       	movw	r30, r22
    3f2a:	dc 01       	movw	r26, r24
    3f2c:	b3 70       	andi	r27, 0x03	; 3
    3f2e:	2b ed       	ldi	r18, 0xDB	; 219
    3f30:	36 ea       	ldi	r19, 0xA6	; 166
    3f32:	43 e2       	ldi	r20, 0x23	; 35
    3f34:	50 e0       	ldi	r21, 0x00	; 0
    3f36:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <__muluhisi3>
    3f3a:	dc 01       	movw	r26, r24
    3f3c:	cb 01       	movw	r24, r22
    3f3e:	07 2e       	mov	r0, r23
    3f40:	7a e0       	ldi	r23, 0x0A	; 10
    3f42:	b6 95       	lsr	r27
    3f44:	a7 95       	ror	r26
    3f46:	97 95       	ror	r25
    3f48:	87 95       	ror	r24
    3f4a:	7a 95       	dec	r23
    3f4c:	d1 f7       	brne	.-12     	; 0x3f42 <CellDataConvertVoltage+0x1a>
    3f4e:	70 2d       	mov	r23, r0
    3f50:	9f 5f       	subi	r25, 0xFF	; 255
    3f52:	af 4f       	sbci	r26, 0xFF	; 255
    3f54:	bf 4f       	sbci	r27, 0xFF	; 255
    3f56:	07 2e       	mov	r0, r23
    3f58:	79 e0       	ldi	r23, 0x09	; 9
    3f5a:	b6 95       	lsr	r27
    3f5c:	a7 95       	ror	r26
    3f5e:	97 95       	ror	r25
    3f60:	87 95       	ror	r24
    3f62:	7a 95       	dec	r23
    3f64:	d1 f7       	brne	.-12     	; 0x3f5a <CellDataConvertVoltage+0x32>
    3f66:	70 2d       	mov	r23, r0
    3f68:	9c 01       	movw	r18, r24
    3f6a:	01 97       	sbiw	r24, 0x01	; 1
    3f6c:	8e 3f       	cpi	r24, 0xFE	; 254
    3f6e:	9f 4f       	sbci	r25, 0xFF	; 255
    3f70:	10 f4       	brcc	.+4      	; 0x3f76 <CellDataConvertVoltage+0x4e>
    3f72:	81 e0       	ldi	r24, 0x01	; 1
    3f74:	03 c0       	rjmp	.+6      	; 0x3f7c <CellDataConvertVoltage+0x54>
    3f76:	80 e0       	ldi	r24, 0x00	; 0
    3f78:	20 e0       	ldi	r18, 0x00	; 0
    3f7a:	30 e0       	ldi	r19, 0x00	; 0
    3f7c:	30 97       	sbiw	r30, 0x00	; 0
    3f7e:	11 f0       	breq	.+4      	; 0x3f84 <CellDataConvertVoltage+0x5c>
    3f80:	31 83       	std	Z+1, r19	; 0x01
    3f82:	20 83       	st	Z, r18
    3f84:	08 95       	ret

Disassembly of section .text.CellDataConvertTemperature:

00003bca <CellDataConvertTemperature>:
    3bca:	8f 3f       	cpi	r24, 0xFF	; 255
    3bcc:	2f ef       	ldi	r18, 0xFF	; 255
    3bce:	92 07       	cpc	r25, r18
    3bd0:	61 f1       	breq	.+88     	; 0x3c2a <CellDataConvertTemperature+0x60>
    3bd2:	28 2f       	mov	r18, r24
    3bd4:	2f 70       	andi	r18, 0x0F	; 15
    3bd6:	94 ff       	sbrs	r25, 4
    3bd8:	02 c0       	rjmp	.+4      	; 0x3bde <CellDataConvertTemperature+0x14>
    3bda:	90 6f       	ori	r25, 0xF0	; 240
    3bdc:	01 c0       	rjmp	.+2      	; 0x3be0 <CellDataConvertTemperature+0x16>
    3bde:	9f 77       	andi	r25, 0x7F	; 127
    3be0:	95 95       	asr	r25
    3be2:	87 95       	ror	r24
    3be4:	95 95       	asr	r25
    3be6:	87 95       	ror	r24
    3be8:	95 95       	asr	r25
    3bea:	87 95       	ror	r24
    3bec:	95 95       	asr	r25
    3bee:	87 95       	ror	r24
    3bf0:	ac 01       	movw	r20, r24
    3bf2:	4c 5e       	subi	r20, 0xEC	; 236
    3bf4:	5f 4f       	sbci	r21, 0xFF	; 255
    3bf6:	4d 38       	cpi	r20, 0x8D	; 141
    3bf8:	51 05       	cpc	r21, r1
    3bfa:	c8 f4       	brcc	.+50     	; 0x3c2e <CellDataConvertTemperature+0x64>
    3bfc:	34 e6       	ldi	r19, 0x64	; 100
    3bfe:	38 9f       	mul	r19, r24
    3c00:	d0 01       	movw	r26, r0
    3c02:	39 9f       	mul	r19, r25
    3c04:	b0 0d       	add	r27, r0
    3c06:	11 24       	eor	r1, r1
    3c08:	30 e0       	ldi	r19, 0x00	; 0
    3c0a:	40 e0       	ldi	r20, 0x00	; 0
    3c0c:	26 5f       	subi	r18, 0xF6	; 246
    3c0e:	3c 4f       	sbci	r19, 0xFC	; 252
    3c10:	4f 4f       	sbci	r20, 0xFF	; 255
    3c12:	f9 01       	movw	r30, r18
    3c14:	84 91       	lpm	r24, Z
    3c16:	47 fd       	sbrc	r20, 7
    3c18:	80 81       	ld	r24, Z
    3c1a:	fd 01       	movw	r30, r26
    3c1c:	e8 0f       	add	r30, r24
    3c1e:	f1 1d       	adc	r31, r1
    3c20:	cf 01       	movw	r24, r30
    3c22:	81 56       	subi	r24, 0x61	; 97
    3c24:	9a 4e       	sbci	r25, 0xEA	; 234
    3c26:	21 e0       	ldi	r18, 0x01	; 1
    3c28:	05 c0       	rjmp	.+10     	; 0x3c34 <CellDataConvertTemperature+0x6a>
    3c2a:	20 e0       	ldi	r18, 0x00	; 0
    3c2c:	03 c0       	rjmp	.+6      	; 0x3c34 <CellDataConvertTemperature+0x6a>
    3c2e:	8f ef       	ldi	r24, 0xFF	; 255
    3c30:	9f ef       	ldi	r25, 0xFF	; 255
    3c32:	20 e0       	ldi	r18, 0x00	; 0
    3c34:	61 15       	cp	r22, r1
    3c36:	71 05       	cpc	r23, r1
    3c38:	19 f0       	breq	.+6      	; 0x3c40 <CellDataConvertTemperature+0x76>
    3c3a:	fb 01       	movw	r30, r22
    3c3c:	91 83       	std	Z+1, r25	; 0x01
    3c3e:	80 83       	st	Z, r24
    3c40:	82 2f       	mov	r24, r18
    3c42:	08 95       	ret

Disassembly of section .text.ModuleCurrentConvertReadings:

00002676 <ModuleCurrentConvertReadings>:
    2676:	a0 91 59 01 	lds	r26, 0x0159	; 0x800159 <sg_sFrame+0x49>
    267a:	b0 91 5a 01 	lds	r27, 0x015A	; 0x80015a <sg_sFrame+0x4a>
    267e:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <sg_sFrame+0x4c>
    2682:	90 91 5d 01 	lds	r25, 0x015D	; 0x80015d <sg_sFrame+0x4d>
    2686:	e0 91 77 09 	lds	r30, 0x0977	; 0x800977 <sg_u8CurrentBufferIndex>
    268a:	ef 3f       	cpi	r30, 0xFF	; 255
    268c:	81 f4       	brne	.+32     	; 0x26ae <ModuleCurrentConvertReadings+0x38>
    268e:	07 c0       	rjmp	.+14     	; 0x269e <ModuleCurrentConvertReadings+0x28>
    2690:	f0 e0       	ldi	r31, 0x00	; 0
    2692:	ee 0f       	add	r30, r30
    2694:	ff 1f       	adc	r31, r31
    2696:	e3 5e       	subi	r30, 0xE3	; 227
    2698:	f6 4f       	sbci	r31, 0xF6	; 246
    269a:	91 83       	std	Z+1, r25	; 0x01
    269c:	80 83       	st	Z, r24
    269e:	e0 91 77 09 	lds	r30, 0x0977	; 0x800977 <sg_u8CurrentBufferIndex>
    26a2:	ef 5f       	subi	r30, 0xFF	; 255
    26a4:	e0 93 77 09 	sts	0x0977, r30	; 0x800977 <sg_u8CurrentBufferIndex>
    26a8:	e8 30       	cpi	r30, 0x08	; 8
    26aa:	90 f3       	brcs	.-28     	; 0x2690 <ModuleCurrentConvertReadings+0x1a>
    26ac:	0f c0       	rjmp	.+30     	; 0x26cc <ModuleCurrentConvertReadings+0x56>
    26ae:	21 e0       	ldi	r18, 0x01	; 1
    26b0:	2e 0f       	add	r18, r30
    26b2:	20 93 77 09 	sts	0x0977, r18	; 0x800977 <sg_u8CurrentBufferIndex>
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	ee 0f       	add	r30, r30
    26ba:	ff 1f       	adc	r31, r31
    26bc:	e3 5e       	subi	r30, 0xE3	; 227
    26be:	f6 4f       	sbci	r31, 0xF6	; 246
    26c0:	91 83       	std	Z+1, r25	; 0x01
    26c2:	80 83       	st	Z, r24
    26c4:	28 30       	cpi	r18, 0x08	; 8
    26c6:	10 f0       	brcs	.+4      	; 0x26cc <ModuleCurrentConvertReadings+0x56>
    26c8:	10 92 77 09 	sts	0x0977, r1	; 0x800977 <sg_u8CurrentBufferIndex>
    26cc:	80 e0       	ldi	r24, 0x00	; 0
    26ce:	20 e0       	ldi	r18, 0x00	; 0
    26d0:	30 e0       	ldi	r19, 0x00	; 0
    26d2:	0b c0       	rjmp	.+22     	; 0x26ea <ModuleCurrentConvertReadings+0x74>
    26d4:	e8 2f       	mov	r30, r24
    26d6:	f0 e0       	ldi	r31, 0x00	; 0
    26d8:	ee 0f       	add	r30, r30
    26da:	ff 1f       	adc	r31, r31
    26dc:	e3 5e       	subi	r30, 0xE3	; 227
    26de:	f6 4f       	sbci	r31, 0xF6	; 246
    26e0:	40 81       	ld	r20, Z
    26e2:	51 81       	ldd	r21, Z+1	; 0x01
    26e4:	24 0f       	add	r18, r20
    26e6:	35 1f       	adc	r19, r21
    26e8:	8f 5f       	subi	r24, 0xFF	; 255
    26ea:	88 30       	cpi	r24, 0x08	; 8
    26ec:	98 f3       	brcs	.-26     	; 0x26d4 <ModuleCurrentConvertReadings+0x5e>
    26ee:	c9 01       	movw	r24, r18
    26f0:	99 23       	and	r25, r25
    26f2:	0c f4       	brge	.+2      	; 0x26f6 <ModuleCurrentConvertReadings+0x80>
    26f4:	07 96       	adiw	r24, 0x07	; 7
    26f6:	95 95       	asr	r25
    26f8:	87 95       	ror	r24
    26fa:	95 95       	asr	r25
    26fc:	87 95       	ror	r24
    26fe:	95 95       	asr	r25
    2700:	87 95       	ror	r24
    2702:	a8 1b       	sub	r26, r24
    2704:	b9 0b       	sbc	r27, r25
    2706:	20 e8       	ldi	r18, 0x80	; 128
    2708:	3c e0       	ldi	r19, 0x0C	; 12
    270a:	0e 94 e8 26 	call	0x4dd0	; 0x4dd0 <__usmulhisi3>
    270e:	ab 01       	movw	r20, r22
    2710:	bc 01       	movw	r22, r24
    2712:	5f 5f       	subi	r21, 0xFF	; 255
    2714:	6f 4f       	sbci	r22, 0xFF	; 255
    2716:	7f 4f       	sbci	r23, 0xFF	; 255
    2718:	db 01       	movw	r26, r22
    271a:	ca 01       	movw	r24, r20
    271c:	77 23       	and	r23, r23
    271e:	24 f4       	brge	.+8      	; 0x2728 <ModuleCurrentConvertReadings+0xb2>
    2720:	81 50       	subi	r24, 0x01	; 1
    2722:	9e 4f       	sbci	r25, 0xFE	; 254
    2724:	af 4f       	sbci	r26, 0xFF	; 255
    2726:	bf 4f       	sbci	r27, 0xFF	; 255
    2728:	07 2e       	mov	r0, r23
    272a:	79 e0       	ldi	r23, 0x09	; 9
    272c:	b5 95       	asr	r27
    272e:	a7 95       	ror	r26
    2730:	97 95       	ror	r25
    2732:	87 95       	ror	r24
    2734:	7a 95       	dec	r23
    2736:	d1 f7       	brne	.-12     	; 0x272c <ModuleCurrentConvertReadings+0xb6>
    2738:	70 2d       	mov	r23, r0
    273a:	90 58       	subi	r25, 0x80	; 128
    273c:	af 4f       	sbci	r26, 0xFF	; 255
    273e:	bf 4f       	sbci	r27, 0xFF	; 255
    2740:	e0 e1       	ldi	r30, 0x10	; 16
    2742:	f1 e0       	ldi	r31, 0x01	; 1
    2744:	90 ab       	std	Z+48, r25	; 0x30
    2746:	87 a7       	std	Z+47, r24	; 0x2f
    2748:	27 a5       	ldd	r18, Z+47	; 0x2f
    274a:	30 a9       	ldd	r19, Z+48	; 0x30
    274c:	86 89       	ldd	r24, Z+22	; 0x16
    274e:	97 89       	ldd	r25, Z+23	; 0x17
    2750:	82 17       	cp	r24, r18
    2752:	93 07       	cpc	r25, r19
    2754:	20 f4       	brcc	.+8      	; 0x275e <ModuleCurrentConvertReadings+0xe8>
    2756:	87 a5       	ldd	r24, Z+47	; 0x2f
    2758:	90 a9       	ldd	r25, Z+48	; 0x30
    275a:	97 8b       	std	Z+23, r25	; 0x17
    275c:	86 8b       	std	Z+22, r24	; 0x16
    275e:	e0 e1       	ldi	r30, 0x10	; 16
    2760:	f1 e0       	ldi	r31, 0x01	; 1
    2762:	27 a5       	ldd	r18, Z+47	; 0x2f
    2764:	30 a9       	ldd	r19, Z+48	; 0x30
    2766:	80 8d       	ldd	r24, Z+24	; 0x18
    2768:	91 8d       	ldd	r25, Z+25	; 0x19
    276a:	28 17       	cp	r18, r24
    276c:	39 07       	cpc	r19, r25
    276e:	20 f4       	brcc	.+8      	; 0x2778 <ModuleCurrentConvertReadings+0x102>
    2770:	87 a5       	ldd	r24, Z+47	; 0x2f
    2772:	90 a9       	ldd	r25, Z+48	; 0x30
    2774:	91 8f       	std	Z+25, r25	; 0x19
    2776:	80 8f       	std	Z+24, r24	; 0x18
    2778:	08 95       	ret

Disassembly of section .text.__vector_1:

000048aa <__vector_1>:

// NOTE: If you're getting unexpected AVR resets, uncomment these unused handlers to see
// if another interrupt is being taken that doesn't have a handler. AVR Defaults to jumping
// to 0 when not vector is programmed.
ISR(ANACOMP0_vect, ISR_BLOCK)
{
    48aa:	1f 92       	push	r1
    48ac:	0f 92       	push	r0
    48ae:	0f b6       	in	r0, 0x3f	; 63
    48b0:	0f 92       	push	r0
    48b2:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP0_vect;
    48b4:	85 e5       	ldi	r24, 0x55	; 85
    48b6:	94 e2       	ldi	r25, 0x24	; 36
    48b8:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    48bc:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    48c0:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    48c4:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    48c8:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    48cc:	ff cf       	rjmp	.-2      	; 0x48cc <__vector_1+0x22>

Disassembly of section .text.__vector_2:

000048ce <__vector_2>:
	while (1);
}

ISR(ANACOMP1_vect, ISR_BLOCK)
{
    48ce:	1f 92       	push	r1
    48d0:	0f 92       	push	r0
    48d2:	0f b6       	in	r0, 0x3f	; 63
    48d4:	0f 92       	push	r0
    48d6:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP1_vect;
    48d8:	87 e6       	ldi	r24, 0x67	; 103
    48da:	94 e2       	ldi	r25, 0x24	; 36
    48dc:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    48e0:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    48e4:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    48e8:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    48ec:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    48f0:	ff cf       	rjmp	.-2      	; 0x48f0 <__vector_2+0x22>

Disassembly of section .text.__vector_3:

000048f2 <__vector_3>:
	while (1);
}

ISR(ANACOMP2_vect, ISR_BLOCK)
{
    48f2:	1f 92       	push	r1
    48f4:	0f 92       	push	r0
    48f6:	0f b6       	in	r0, 0x3f	; 63
    48f8:	0f 92       	push	r0
    48fa:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP2_vect;
    48fc:	89 e7       	ldi	r24, 0x79	; 121
    48fe:	94 e2       	ldi	r25, 0x24	; 36
    4900:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4904:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4908:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    490c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4910:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4914:	ff cf       	rjmp	.-2      	; 0x4914 <__vector_3+0x22>

Disassembly of section .text.__vector_4:

00004916 <__vector_4>:
	while (1);
}

ISR(ANACOMP3_vect, ISR_BLOCK)
{
    4916:	1f 92       	push	r1
    4918:	0f 92       	push	r0
    491a:	0f b6       	in	r0, 0x3f	; 63
    491c:	0f 92       	push	r0
    491e:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP3_vect;
    4920:	8b e8       	ldi	r24, 0x8B	; 139
    4922:	94 e2       	ldi	r25, 0x24	; 36
    4924:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4928:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    492c:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4930:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4934:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4938:	ff cf       	rjmp	.-2      	; 0x4938 <__vector_4+0x22>

Disassembly of section .text.__vector_5:

0000493a <__vector_5>:
	while (1);
}

ISR(PSC_FAULT_vect, ISR_BLOCK)
{
    493a:	1f 92       	push	r1
    493c:	0f 92       	push	r0
    493e:	0f b6       	in	r0, 0x3f	; 63
    4940:	0f 92       	push	r0
    4942:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_FAULT_vect;
    4944:	8d e9       	ldi	r24, 0x9D	; 157
    4946:	94 e2       	ldi	r25, 0x24	; 36
    4948:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    494c:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4950:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4954:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4958:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    495c:	ff cf       	rjmp	.-2      	; 0x495c <__vector_5+0x22>

Disassembly of section .text.__vector_6:

0000495e <__vector_6>:
	while (1);
}

ISR(PSC_EC_vect, ISR_BLOCK)
{
    495e:	1f 92       	push	r1
    4960:	0f 92       	push	r0
    4962:	0f b6       	in	r0, 0x3f	; 63
    4964:	0f 92       	push	r0
    4966:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_EC_vect;
    4968:	8f ea       	ldi	r24, 0xAF	; 175
    496a:	94 e2       	ldi	r25, 0x24	; 36
    496c:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4970:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4974:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4978:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    497c:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4980:	ff cf       	rjmp	.-2      	; 0x4980 <__vector_6+0x22>

Disassembly of section .text.__vector_22:

00004982 <__vector_22>:
	while (1);
}

ISR(PCINT0_vect, ISR_BLOCK)
{
    4982:	1f 92       	push	r1
    4984:	0f 92       	push	r0
    4986:	0f b6       	in	r0, 0x3f	; 63
    4988:	0f 92       	push	r0
    498a:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT0_vect;
    498c:	81 ec       	ldi	r24, 0xC1	; 193
    498e:	94 e2       	ldi	r25, 0x24	; 36
    4990:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4994:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4998:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    499c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49a0:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    49a4:	ff cf       	rjmp	.-2      	; 0x49a4 <__vector_22+0x22>

Disassembly of section .text.__vector_9:

000049a6 <__vector_9>:
// 	while (1);
// }
*/

ISR(INT2_vect, ISR_BLOCK)
{
    49a6:	1f 92       	push	r1
    49a8:	0f 92       	push	r0
    49aa:	0f b6       	in	r0, 0x3f	; 63
    49ac:	0f 92       	push	r0
    49ae:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) INT2_vect;
    49b0:	83 ed       	ldi	r24, 0xD3	; 211
    49b2:	94 e2       	ldi	r25, 0x24	; 36
    49b4:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49b8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49bc:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    49c0:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49c4:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    49c8:	ff cf       	rjmp	.-2      	; 0x49c8 <__vector_9+0x22>

Disassembly of section .text.__vector_11:

000049ca <__vector_11>:
// 	while (1);
// }


ISR(TIMER1_CAPT_vect, ISR_BLOCK)
{
    49ca:	1f 92       	push	r1
    49cc:	0f 92       	push	r0
    49ce:	0f b6       	in	r0, 0x3f	; 63
    49d0:	0f 92       	push	r0
    49d2:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_CAPT_vect;
    49d4:	85 ee       	ldi	r24, 0xE5	; 229
    49d6:	94 e2       	ldi	r25, 0x24	; 36
    49d8:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49dc:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49e0:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    49e4:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49e8:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    49ec:	ff cf       	rjmp	.-2      	; 0x49ec <__vector_11+0x22>

Disassembly of section .text.__vector_13:

000049ee <__vector_13>:
// }



ISR(TIMER1_COMPB_vect, ISR_BLOCK)
{
    49ee:	1f 92       	push	r1
    49f0:	0f 92       	push	r0
    49f2:	0f b6       	in	r0, 0x3f	; 63
    49f4:	0f 92       	push	r0
    49f6:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_COMPB_vect;
    49f8:	87 ef       	ldi	r24, 0xF7	; 247
    49fa:	94 e2       	ldi	r25, 0x24	; 36
    49fc:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a00:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a04:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4a08:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a0c:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4a10:	ff cf       	rjmp	.-2      	; 0x4a10 <__vector_13+0x22>

Disassembly of section .text.__vector_14:

00004a12 <__vector_14>:
	while (1);
}


ISR(TIMER1_OVF_vect, ISR_BLOCK)
{
    4a12:	1f 92       	push	r1
    4a14:	0f 92       	push	r0
    4a16:	0f b6       	in	r0, 0x3f	; 63
    4a18:	0f 92       	push	r0
    4a1a:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_OVF_vect;
    4a1c:	89 e0       	ldi	r24, 0x09	; 9
    4a1e:	95 e2       	ldi	r25, 0x25	; 37
    4a20:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a24:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a28:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4a2c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a30:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4a34:	ff cf       	rjmp	.-2      	; 0x4a34 <__vector_14+0x22>

Disassembly of section .text.__vector_17:

00004a36 <__vector_17>:
	while (1);
}

ISR(TIMER0_OVF_vect, ISR_BLOCK)
{
    4a36:	1f 92       	push	r1
    4a38:	0f 92       	push	r0
    4a3a:	0f b6       	in	r0, 0x3f	; 63
    4a3c:	0f 92       	push	r0
    4a3e:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER0_OVF_vect;
    4a40:	8b e1       	ldi	r24, 0x1B	; 27
    4a42:	95 e2       	ldi	r25, 0x25	; 37
    4a44:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a48:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a4c:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4a50:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a54:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4a58:	ff cf       	rjmp	.-2      	; 0x4a58 <__vector_17+0x22>

Disassembly of section .text.__vector_19:

00004a5a <__vector_19>:
	while (1);
}

ISR(CAN_TOVF_vect, ISR_BLOCK)
{
    4a5a:	1f 92       	push	r1
    4a5c:	0f 92       	push	r0
    4a5e:	0f b6       	in	r0, 0x3f	; 63
    4a60:	0f 92       	push	r0
    4a62:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) CAN_TOVF_vect;
    4a64:	8d e2       	ldi	r24, 0x2D	; 45
    4a66:	95 e2       	ldi	r25, 0x25	; 37
    4a68:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a6c:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a70:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4a74:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a78:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4a7c:	ff cf       	rjmp	.-2      	; 0x4a7c <__vector_19+0x22>

Disassembly of section .text.__vector_21:

00004a7e <__vector_21>:
	while (1);
}

ISR(LIN_ERR_vect, ISR_BLOCK)
{
    4a7e:	1f 92       	push	r1
    4a80:	0f 92       	push	r0
    4a82:	0f b6       	in	r0, 0x3f	; 63
    4a84:	0f 92       	push	r0
    4a86:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) LIN_ERR_vect;
    4a88:	8f e3       	ldi	r24, 0x3F	; 63
    4a8a:	95 e2       	ldi	r25, 0x25	; 37
    4a8c:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a90:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a94:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4a98:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a9c:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4aa0:	ff cf       	rjmp	.-2      	; 0x4aa0 <__vector_21+0x22>

Disassembly of section .text.__vector_25:

00004aa2 <__vector_25>:
// 	while (1);
// }


ISR(PCINT3_vect, ISR_BLOCK)
{
    4aa2:	1f 92       	push	r1
    4aa4:	0f 92       	push	r0
    4aa6:	0f b6       	in	r0, 0x3f	; 63
    4aa8:	0f 92       	push	r0
    4aaa:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT3_vect;
    4aac:	81 e5       	ldi	r24, 0x51	; 81
    4aae:	95 e2       	ldi	r25, 0x25	; 37
    4ab0:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4ab4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4ab8:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4abc:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4ac0:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4ac4:	ff cf       	rjmp	.-2      	; 0x4ac4 <__vector_25+0x22>

Disassembly of section .text.__vector_26:

00004ac6 <__vector_26>:
	while (1);
}


ISR(SPI_STC_vect, ISR_BLOCK)
{
    4ac6:	1f 92       	push	r1
    4ac8:	0f 92       	push	r0
    4aca:	0f b6       	in	r0, 0x3f	; 63
    4acc:	0f 92       	push	r0
    4ace:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPI_STC_vect;
    4ad0:	83 e6       	ldi	r24, 0x63	; 99
    4ad2:	95 e2       	ldi	r25, 0x25	; 37
    4ad4:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4ad8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4adc:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4ae0:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4ae4:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4ae8:	ff cf       	rjmp	.-2      	; 0x4ae8 <__vector_26+0x22>

Disassembly of section .text.__vector_29:

00004aea <__vector_29>:
	while (1);
}

ISR(EE_READY_vect, ISR_BLOCK)
{
    4aea:	1f 92       	push	r1
    4aec:	0f 92       	push	r0
    4aee:	0f b6       	in	r0, 0x3f	; 63
    4af0:	0f 92       	push	r0
    4af2:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) EE_READY_vect;
    4af4:	85 e7       	ldi	r24, 0x75	; 117
    4af6:	95 e2       	ldi	r25, 0x25	; 37
    4af8:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4afc:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b00:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4b04:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b08:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4b0c:	ff cf       	rjmp	.-2      	; 0x4b0c <__vector_29+0x22>

Disassembly of section .text.__vector_30:

00004b0e <__vector_30>:
	while (1);
}

ISR(SPM_READY_vect, ISR_BLOCK)
{
    4b0e:	1f 92       	push	r1
    4b10:	0f 92       	push	r0
    4b12:	0f b6       	in	r0, 0x3f	; 63
    4b14:	0f 92       	push	r0
    4b16:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPM_READY_vect;
    4b18:	87 e8       	ldi	r24, 0x87	; 135
    4b1a:	95 e2       	ldi	r25, 0x25	; 37
    4b1c:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b20:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b24:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8PCMSK0>
    4b28:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b2c:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8PCMSK1>
    4b30:	ff cf       	rjmp	.-2      	; 0x4b30 <__vector_30+0x22>

Disassembly of section .text.CurrentThresholdsGet:

0000359e <CurrentThresholdsGet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    359e:	0f 93       	push	r16
    35a0:	1f 93       	push	r17
    35a2:	cf 93       	push	r28
    35a4:	df 93       	push	r29
    35a6:	8c 01       	movw	r16, r24
    35a8:	eb 01       	movw	r28, r22
    35aa:	89 2b       	or	r24, r25
    35ac:	f9 f0       	breq	.+62     	; 0x35ec <CurrentThresholdsGet+0x4e>
    35ae:	87 e0       	ldi	r24, 0x07	; 7
    35b0:	90 e0       	ldi	r25, 0x00	; 0
    35b2:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    35b6:	90 e0       	ldi	r25, 0x00	; 0
    35b8:	f8 01       	movw	r30, r16
    35ba:	91 83       	std	Z+1, r25	; 0x01
    35bc:	80 83       	st	Z, r24
    35be:	88 e0       	ldi	r24, 0x08	; 8
    35c0:	90 e0       	ldi	r25, 0x00	; 0
    35c2:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    35c6:	90 e0       	ldi	r25, 0x00	; 0
    35c8:	98 2f       	mov	r25, r24
    35ca:	88 27       	eor	r24, r24
    35cc:	f8 01       	movw	r30, r16
    35ce:	20 81       	ld	r18, Z
    35d0:	31 81       	ldd	r19, Z+1	; 0x01
    35d2:	82 2b       	or	r24, r18
    35d4:	93 2b       	or	r25, r19
    35d6:	91 83       	std	Z+1, r25	; 0x01
    35d8:	80 83       	st	Z, r24
    35da:	01 97       	sbiw	r24, 0x01	; 1
    35dc:	8e 3f       	cpi	r24, 0xFE	; 254
    35de:	9f 4f       	sbci	r25, 0xFF	; 255
    35e0:	28 f0       	brcs	.+10     	; 0x35ec <CurrentThresholdsGet+0x4e>
    35e2:	8c ec       	ldi	r24, 0xCC	; 204
    35e4:	97 e7       	ldi	r25, 0x77	; 119
    35e6:	f8 01       	movw	r30, r16
    35e8:	91 83       	std	Z+1, r25	; 0x01
    35ea:	80 83       	st	Z, r24
    35ec:	20 97       	sbiw	r28, 0x00	; 0
    35ee:	e1 f0       	breq	.+56     	; 0x3628 <CurrentThresholdsGet+0x8a>
    35f0:	85 e0       	ldi	r24, 0x05	; 5
    35f2:	90 e0       	ldi	r25, 0x00	; 0
    35f4:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    35f8:	90 e0       	ldi	r25, 0x00	; 0
    35fa:	99 83       	std	Y+1, r25	; 0x01
    35fc:	88 83       	st	Y, r24
    35fe:	86 e0       	ldi	r24, 0x06	; 6
    3600:	90 e0       	ldi	r25, 0x00	; 0
    3602:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    3606:	90 e0       	ldi	r25, 0x00	; 0
    3608:	98 2f       	mov	r25, r24
    360a:	88 27       	eor	r24, r24
    360c:	28 81       	ld	r18, Y
    360e:	39 81       	ldd	r19, Y+1	; 0x01
    3610:	82 2b       	or	r24, r18
    3612:	93 2b       	or	r25, r19
    3614:	99 83       	std	Y+1, r25	; 0x01
    3616:	88 83       	st	Y, r24
    3618:	01 97       	sbiw	r24, 0x01	; 1
    361a:	8e 3f       	cpi	r24, 0xFE	; 254
    361c:	9f 4f       	sbci	r25, 0xFF	; 255
    361e:	20 f0       	brcs	.+8      	; 0x3628 <CurrentThresholdsGet+0x8a>
    3620:	84 ef       	ldi	r24, 0xF4	; 244
    3622:	91 e8       	ldi	r25, 0x81	; 129
    3624:	99 83       	std	Y+1, r25	; 0x01
    3626:	88 83       	st	Y, r24
    3628:	df 91       	pop	r29
    362a:	cf 91       	pop	r28
    362c:	1f 91       	pop	r17
    362e:	0f 91       	pop	r16
    3630:	08 95       	ret

Disassembly of section .text.CANReceiveCallback:

00001186 <CANReceiveCallback>:
    1186:	cf 92       	push	r12
    1188:	df 92       	push	r13
    118a:	ef 92       	push	r14
    118c:	ff 92       	push	r15
    118e:	cf 93       	push	r28
    1190:	fb 01       	movw	r30, r22
    1192:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1196:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    119a:	82 31       	cpi	r24, 0x12	; 18
    119c:	29 f4       	brne	.+10     	; 0x11a8 <CANReceiveCallback+0x22>
    119e:	80 81       	ld	r24, Z
    11a0:	8f 70       	andi	r24, 0x0F	; 15
    11a2:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <ModuleControllerStateSetMax>
    11a6:	32 c1       	rjmp	.+612    	; 0x140c <CANReceiveCallback+0x286>
    11a8:	8f 30       	cpi	r24, 0x0F	; 15
    11aa:	a9 f4       	brne	.+42     	; 0x11d6 <CANReceiveCallback+0x50>
    11ac:	8a ed       	ldi	r24, 0xDA	; 218
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	a0 e0       	ldi	r26, 0x00	; 0
    11b2:	af 93       	push	r26
    11b4:	9f 93       	push	r25
    11b6:	8f 93       	push	r24
    11b8:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    11bc:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
    11c0:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
    11c4:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bIgnoreStatusRequests>
    11c8:	80 e0       	ldi	r24, 0x00	; 0
    11ca:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    11ce:	0f 90       	pop	r0
    11d0:	0f 90       	pop	r0
    11d2:	0f 90       	pop	r0
    11d4:	1b c1       	rjmp	.+566    	; 0x140c <CANReceiveCallback+0x286>
    11d6:	80 31       	cpi	r24, 0x10	; 16
    11d8:	21 f4       	brne	.+8      	; 0x11e2 <CANReceiveCallback+0x5c>
    11da:	80 e0       	ldi	r24, 0x00	; 0
    11dc:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    11e0:	15 c1       	rjmp	.+554    	; 0x140c <CANReceiveCallback+0x286>
    11e2:	81 31       	cpi	r24, 0x11	; 17
    11e4:	59 f4       	brne	.+22     	; 0x11fc <CANReceiveCallback+0x76>
    11e6:	20 81       	ld	r18, Z
    11e8:	31 81       	ldd	r19, Z+1	; 0x01
    11ea:	42 81       	ldd	r20, Z+2	; 0x02
    11ec:	53 81       	ldd	r21, Z+3	; 0x03
    11ee:	64 81       	ldd	r22, Z+4	; 0x04
    11f0:	75 81       	ldd	r23, Z+5	; 0x05
    11f2:	86 81       	ldd	r24, Z+6	; 0x06
    11f4:	97 81       	ldd	r25, Z+7	; 0x07
    11f6:	0e 94 aa 17 	call	0x2f54	; 0x2f54 <RTCSetTime>
    11fa:	08 c1       	rjmp	.+528    	; 0x140c <CANReceiveCallback+0x286>
    11fc:	8d 30       	cpi	r24, 0x0D	; 13
    11fe:	09 f0       	breq	.+2      	; 0x1202 <CANReceiveCallback+0x7c>
    1200:	4f c0       	rjmp	.+158    	; 0x12a0 <CANReceiveCallback+0x11a>
    1202:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1206:	81 11       	cpse	r24, r1
    1208:	2f c0       	rjmp	.+94     	; 0x1268 <CANReceiveCallback+0xe2>
    120a:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_bAnnouncementPending>
    120e:	81 11       	cpse	r24, r1
    1210:	2b c0       	rjmp	.+86     	; 0x1268 <CANReceiveCallback+0xe2>
    1212:	c0 90 1e 01 	lds	r12, 0x011E	; 0x80011e <sg_sFrame+0xe>
    1216:	d0 90 1f 01 	lds	r13, 0x011F	; 0x80011f <sg_sFrame+0xf>
    121a:	e0 90 20 01 	lds	r14, 0x0120	; 0x800120 <sg_sFrame+0x10>
    121e:	f0 90 21 01 	lds	r15, 0x0121	; 0x800121 <sg_sFrame+0x11>
    1222:	1f 92       	push	r1
    1224:	cf 92       	push	r12
    1226:	85 e0       	ldi	r24, 0x05	; 5
    1228:	91 e0       	ldi	r25, 0x01	; 1
    122a:	a0 e0       	ldi	r26, 0x00	; 0
    122c:	af 93       	push	r26
    122e:	9f 93       	push	r25
    1230:	8f 93       	push	r24
    1232:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    1236:	8d ec       	ldi	r24, 0xCD	; 205
    1238:	c8 9e       	mul	r12, r24
    123a:	c1 2c       	mov	r12, r1
    123c:	11 24       	eor	r1, r1
    123e:	c6 94       	lsr	r12
    1240:	c6 94       	lsr	r12
    1242:	c6 94       	lsr	r12
    1244:	c0 92 75 09 	sts	0x0975, r12	; 0x800975 <sg_u8AnnouncementDelayTicks>
    1248:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8AnnouncementDelayTicks>
    124c:	0f 90       	pop	r0
    124e:	0f 90       	pop	r0
    1250:	0f 90       	pop	r0
    1252:	0f 90       	pop	r0
    1254:	0f 90       	pop	r0
    1256:	81 11       	cpse	r24, r1
    1258:	03 c0       	rjmp	.+6      	; 0x1260 <CANReceiveCallback+0xda>
    125a:	81 e0       	ldi	r24, 0x01	; 1
    125c:	80 93 75 09 	sts	0x0975, r24	; 0x800975 <sg_u8AnnouncementDelayTicks>
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	80 93 76 09 	sts	0x0976, r24	; 0x800976 <sg_bAnnouncementPending>
    1266:	d2 c0       	rjmp	.+420    	; 0x140c <CANReceiveCallback+0x286>
    1268:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    126c:	88 23       	and	r24, r24
    126e:	61 f0       	breq	.+24     	; 0x1288 <CANReceiveCallback+0x102>
    1270:	88 e4       	ldi	r24, 0x48	; 72
    1272:	91 e0       	ldi	r25, 0x01	; 1
    1274:	a0 e0       	ldi	r26, 0x00	; 0
    1276:	af 93       	push	r26
    1278:	9f 93       	push	r25
    127a:	8f 93       	push	r24
    127c:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	c2 c0       	rjmp	.+388    	; 0x140c <CANReceiveCallback+0x286>
    1288:	86 e7       	ldi	r24, 0x76	; 118
    128a:	91 e0       	ldi	r25, 0x01	; 1
    128c:	a0 e0       	ldi	r26, 0x00	; 0
    128e:	af 93       	push	r26
    1290:	9f 93       	push	r25
    1292:	8f 93       	push	r24
    1294:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    1298:	0f 90       	pop	r0
    129a:	0f 90       	pop	r0
    129c:	0f 90       	pop	r0
    129e:	b6 c0       	rjmp	.+364    	; 0x140c <CANReceiveCallback+0x286>
    12a0:	89 30       	cpi	r24, 0x09	; 9
    12a2:	09 f0       	breq	.+2      	; 0x12a6 <CANReceiveCallback+0x120>
    12a4:	3f c0       	rjmp	.+126    	; 0x1324 <CANReceiveCallback+0x19e>
    12a6:	48 30       	cpi	r20, 0x08	; 8
    12a8:	09 f0       	breq	.+2      	; 0x12ac <CANReceiveCallback+0x126>
    12aa:	b0 c0       	rjmp	.+352    	; 0x140c <CANReceiveCallback+0x286>
    12ac:	f0 80       	ld	r15, Z
    12ae:	82 81       	ldd	r24, Z+2	; 0x02
    12b0:	82 30       	cpi	r24, 0x02	; 2
    12b2:	09 f0       	breq	.+2      	; 0x12b6 <CANReceiveCallback+0x130>
    12b4:	ab c0       	rjmp	.+342    	; 0x140c <CANReceiveCallback+0x286>
    12b6:	83 81       	ldd	r24, Z+3	; 0x03
    12b8:	83 30       	cpi	r24, 0x03	; 3
    12ba:	09 f0       	breq	.+2      	; 0x12be <CANReceiveCallback+0x138>
    12bc:	a7 c0       	rjmp	.+334    	; 0x140c <CANReceiveCallback+0x286>
    12be:	40 91 1e 01 	lds	r20, 0x011E	; 0x80011e <sg_sFrame+0xe>
    12c2:	50 91 1f 01 	lds	r21, 0x011F	; 0x80011f <sg_sFrame+0xf>
    12c6:	60 91 20 01 	lds	r22, 0x0120	; 0x800120 <sg_sFrame+0x10>
    12ca:	70 91 21 01 	lds	r23, 0x0121	; 0x800121 <sg_sFrame+0x11>
    12ce:	84 81       	ldd	r24, Z+4	; 0x04
    12d0:	95 81       	ldd	r25, Z+5	; 0x05
    12d2:	a6 81       	ldd	r26, Z+6	; 0x06
    12d4:	b7 81       	ldd	r27, Z+7	; 0x07
    12d6:	48 17       	cp	r20, r24
    12d8:	59 07       	cpc	r21, r25
    12da:	6a 07       	cpc	r22, r26
    12dc:	7b 07       	cpc	r23, r27
    12de:	09 f0       	breq	.+2      	; 0x12e2 <CANReceiveCallback+0x15c>
    12e0:	95 c0       	rjmp	.+298    	; 0x140c <CANReceiveCallback+0x286>
    12e2:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    12e6:	f0 92 27 03 	sts	0x0327, r15	; 0x800327 <sg_u8ModuleRegistrationID>
    12ea:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
    12ee:	c1 e0       	ldi	r28, 0x01	; 1
    12f0:	c0 93 1c 03 	sts	0x031C, r28	; 0x80031c <sg_bSendHardwareDetail>
    12f4:	c0 93 21 03 	sts	0x0321, r28	; 0x800321 <sg_bModuleRegistered>
    12f8:	1f 92       	push	r1
    12fa:	ff 92       	push	r15
    12fc:	8e e9       	ldi	r24, 0x9E	; 158
    12fe:	91 e0       	ldi	r25, 0x01	; 1
    1300:	a0 e0       	ldi	r26, 0x00	; 0
    1302:	af 93       	push	r26
    1304:	9f 93       	push	r25
    1306:	8f 93       	push	r24
    1308:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    130c:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bAnnouncementPending>
    1310:	10 92 75 09 	sts	0x0975, r1	; 0x800975 <sg_u8AnnouncementDelayTicks>
    1314:	c0 93 20 03 	sts	0x0320, r28	; 0x800320 <sg_bSendTimeRequest>
    1318:	0f 90       	pop	r0
    131a:	0f 90       	pop	r0
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	74 c0       	rjmp	.+232    	; 0x140c <CANReceiveCallback+0x286>
    1324:	44 23       	and	r20, r20
    1326:	09 f4       	brne	.+2      	; 0x132a <CANReceiveCallback+0x1a4>
    1328:	71 c0       	rjmp	.+226    	; 0x140c <CANReceiveCallback+0x286>
    132a:	20 81       	ld	r18, Z
    132c:	91 11       	cpse	r25, r1
    132e:	08 c0       	rjmp	.+16     	; 0x1340 <CANReceiveCallback+0x1ba>
    1330:	8a 30       	cpi	r24, 0x0A	; 10
    1332:	09 f0       	breq	.+2      	; 0x1336 <CANReceiveCallback+0x1b0>
    1334:	6b c0       	rjmp	.+214    	; 0x140c <CANReceiveCallback+0x286>
    1336:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <sg_bModuleRegistered>
    133a:	99 23       	and	r25, r25
    133c:	09 f4       	brne	.+2      	; 0x1340 <CANReceiveCallback+0x1ba>
    133e:	66 c0       	rjmp	.+204    	; 0x140c <CANReceiveCallback+0x286>
    1340:	90 91 27 03 	lds	r25, 0x0327	; 0x800327 <sg_u8ModuleRegistrationID>
    1344:	29 13       	cpse	r18, r25
    1346:	62 c0       	rjmp	.+196    	; 0x140c <CANReceiveCallback+0x286>
    1348:	8a 30       	cpi	r24, 0x0A	; 10
    134a:	a9 f4       	brne	.+42     	; 0x1376 <CANReceiveCallback+0x1f0>
    134c:	41 30       	cpi	r20, 0x01	; 1
    134e:	09 f0       	breq	.+2      	; 0x1352 <CANReceiveCallback+0x1cc>
    1350:	5d c0       	rjmp	.+186    	; 0x140c <CANReceiveCallback+0x286>
    1352:	80 91 74 09 	lds	r24, 0x0974	; 0x800974 <sg_bIgnoreStatusRequests>
    1356:	81 11       	cpse	r24, r1
    1358:	59 c0       	rjmp	.+178    	; 0x140c <CANReceiveCallback+0x286>
    135a:	89 ed       	ldi	r24, 0xD9	; 217
    135c:	91 e0       	ldi	r25, 0x01	; 1
    135e:	a0 e0       	ldi	r26, 0x00	; 0
    1360:	af 93       	push	r26
    1362:	9f 93       	push	r25
    1364:	8f 93       	push	r24
    1366:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    136a:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	4b c0       	rjmp	.+150    	; 0x140c <CANReceiveCallback+0x286>
    1376:	8b 30       	cpi	r24, 0x0B	; 11
    1378:	f1 f4       	brne	.+60     	; 0x13b6 <CANReceiveCallback+0x230>
    137a:	43 30       	cpi	r20, 0x03	; 3
    137c:	09 f0       	breq	.+2      	; 0x1380 <CANReceiveCallback+0x1fa>
    137e:	46 c0       	rjmp	.+140    	; 0x140c <CANReceiveCallback+0x286>
    1380:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bSendCellStatus>
    1384:	81 11       	cpse	r24, r1
    1386:	42 c0       	rjmp	.+132    	; 0x140c <CANReceiveCallback+0x286>
    1388:	81 81       	ldd	r24, Z+1	; 0x01
    138a:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <sg_sFrame+0x15>
    138e:	89 17       	cp	r24, r25
    1390:	e8 f5       	brcc	.+122    	; 0x140c <CANReceiveCallback+0x286>
    1392:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <sg_u8CellStatus>
    1396:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <sg_u8CellStatus>
    139a:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <sg_u8CellStatusTarget>
    139e:	8f 3f       	cpi	r24, 0xFF	; 255
    13a0:	31 f4       	brne	.+12     	; 0x13ae <CANReceiveCallback+0x228>
    13a2:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
    13a6:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <sg_u8CellStatusTarget>
    13aa:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8CellStatus>
    13ae:	81 e0       	ldi	r24, 0x01	; 1
    13b0:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <sg_bSendCellStatus>
    13b4:	2b c0       	rjmp	.+86     	; 0x140c <CANReceiveCallback+0x286>
    13b6:	8c 30       	cpi	r24, 0x0C	; 12
    13b8:	49 f4       	brne	.+18     	; 0x13cc <CANReceiveCallback+0x246>
    13ba:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    13be:	42 30       	cpi	r20, 0x02	; 2
    13c0:	29 f5       	brne	.+74     	; 0x140c <CANReceiveCallback+0x286>
    13c2:	81 81       	ldd	r24, Z+1	; 0x01
    13c4:	8f 70       	andi	r24, 0x0F	; 15
    13c6:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    13ca:	20 c0       	rjmp	.+64     	; 0x140c <CANReceiveCallback+0x286>
    13cc:	85 30       	cpi	r24, 0x05	; 5
    13ce:	21 f4       	brne	.+8      	; 0x13d8 <CANReceiveCallback+0x252>
    13d0:	81 e0       	ldi	r24, 0x01	; 1
    13d2:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <sg_bSendHardwareDetail>
    13d6:	1a c0       	rjmp	.+52     	; 0x140c <CANReceiveCallback+0x286>
    13d8:	8e 30       	cpi	r24, 0x0E	; 14
    13da:	c1 f4       	brne	.+48     	; 0x140c <CANReceiveCallback+0x286>
    13dc:	1f 92       	push	r1
    13de:	2f 93       	push	r18
    13e0:	8e ef       	ldi	r24, 0xFE	; 254
    13e2:	91 e0       	ldi	r25, 0x01	; 1
    13e4:	a0 e0       	ldi	r26, 0x00	; 0
    13e6:	af 93       	push	r26
    13e8:	9f 93       	push	r25
    13ea:	8f 93       	push	r24
    13ec:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
    13f0:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
    13f4:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
    13f8:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bIgnoreStatusRequests>
    13fc:	80 e0       	ldi	r24, 0x00	; 0
    13fe:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	0f 90       	pop	r0
    1408:	0f 90       	pop	r0
    140a:	0f 90       	pop	r0
    140c:	cf 91       	pop	r28
    140e:	ff 90       	pop	r15
    1410:	ef 90       	pop	r14
    1412:	df 90       	pop	r13
    1414:	cf 90       	pop	r12
    1416:	08 95       	ret

Disassembly of section .text.ControllerStatusMessagesSend:

00000810 <ControllerStatusMessagesSend>:
 810:	cf 92       	push	r12
 812:	df 92       	push	r13
 814:	ef 92       	push	r14
 816:	ff 92       	push	r15
 818:	0f 93       	push	r16
 81a:	1f 93       	push	r17
 81c:	cf 93       	push	r28
 81e:	df 93       	push	r29
 820:	00 d0       	rcall	.+0      	; 0x822 <ControllerStatusMessagesSend+0x12>
 822:	00 d0       	rcall	.+0      	; 0x824 <ControllerStatusMessagesSend+0x14>
 824:	cd b7       	in	r28, 0x3d	; 61
 826:	de b7       	in	r29, 0x3e	; 62
 828:	8c 01       	movw	r16, r24
 82a:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <sg_bSendTimeRequest>
 82e:	88 23       	and	r24, r24
 830:	69 f0       	breq	.+26     	; 0x84c <ControllerStatusMessagesSend+0x3c>
 832:	88 e0       	ldi	r24, 0x08	; 8
 834:	d8 01       	movw	r26, r16
 836:	1d 92       	st	X+, r1
 838:	8a 95       	dec	r24
 83a:	e9 f7       	brne	.-6      	; 0x836 <ControllerStatusMessagesSend+0x26>
 83c:	48 e0       	ldi	r20, 0x08	; 8
 83e:	b8 01       	movw	r22, r16
 840:	88 e0       	ldi	r24, 0x08	; 8
 842:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 846:	81 11       	cpse	r24, r1
 848:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <sg_bSendTimeRequest>
 84c:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <sg_bSendModuleControllerStatus>
 850:	88 23       	and	r24, r24
 852:	09 f4       	brne	.+2      	; 0x856 <ControllerStatusMessagesSend+0x46>
 854:	06 c1       	rjmp	.+524    	; 0xa62 <ControllerStatusMessagesSend+0x252>
 856:	80 91 6c 09 	lds	r24, 0x096C	; 0x80096c <sg_u8ControllerStatusMsgCount>
 85a:	81 11       	cpse	r24, r1
 85c:	80 c0       	rjmp	.+256    	; 0x95e <ControllerStatusMessagesSend+0x14e>
 85e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
 862:	8f 70       	andi	r24, 0x0F	; 15
 864:	f8 01       	movw	r30, r16
 866:	80 83       	st	Z, r24
 868:	80 91 26 03 	lds	r24, 0x0326	; 0x800326 <sg_u8SOC>
 86c:	81 83       	std	Z+1, r24	; 0x01
 86e:	80 91 25 03 	lds	r24, 0x0325	; 0x800325 <sg_u8SOH>
 872:	82 83       	std	Z+2, r24	; 0x02
 874:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 878:	83 83       	std	Z+3, r24	; 0x03
 87a:	84 e0       	ldi	r24, 0x04	; 4
 87c:	34 96       	adiw	r30, 0x04	; 4
 87e:	df 01       	movw	r26, r30
 880:	1d 92       	st	X+, r1
 882:	8a 95       	dec	r24
 884:	e9 f7       	brne	.-6      	; 0x880 <ControllerStatusMessagesSend+0x70>
 886:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sg_sFrame+0x48>
 88a:	88 23       	and	r24, r24
 88c:	79 f0       	breq	.+30     	; 0x8ac <ControllerStatusMessagesSend+0x9c>
 88e:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <sg_sFrame+0x4b>
 892:	88 23       	and	r24, r24
 894:	71 f0       	breq	.+28     	; 0x8b2 <ControllerStatusMessagesSend+0xa2>
 896:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
 89a:	83 30       	cpi	r24, 0x03	; 3
 89c:	69 f4       	brne	.+26     	; 0x8b8 <ControllerStatusMessagesSend+0xa8>
 89e:	0e 94 3b 13 	call	0x2676	; 0x2676 <ModuleCurrentConvertReadings>
 8a2:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <sg_sFrame+0x2f>
 8a6:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <sg_sFrame+0x30>
 8aa:	08 c0       	rjmp	.+16     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8ac:	80 e0       	ldi	r24, 0x00	; 0
 8ae:	90 e8       	ldi	r25, 0x80	; 128
 8b0:	05 c0       	rjmp	.+10     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b2:	80 e0       	ldi	r24, 0x00	; 0
 8b4:	90 e8       	ldi	r25, 0x80	; 128
 8b6:	02 c0       	rjmp	.+4      	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b8:	80 e0       	ldi	r24, 0x00	; 0
 8ba:	90 e8       	ldi	r25, 0x80	; 128
 8bc:	f8 01       	movw	r30, r16
 8be:	84 83       	std	Z+4, r24	; 0x04
 8c0:	95 83       	std	Z+5, r25	; 0x05
 8c2:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <sg_sFrame+0x45>
 8c6:	88 23       	and	r24, r24
 8c8:	79 f0       	breq	.+30     	; 0x8e8 <ControllerStatusMessagesSend+0xd8>
 8ca:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <sg_sFrame+0x46>
 8ce:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <sg_sFrame+0x47>
 8d2:	4f ef       	ldi	r20, 0xFF	; 255
 8d4:	53 e0       	ldi	r21, 0x03	; 3
 8d6:	60 e0       	ldi	r22, 0x00	; 0
 8d8:	70 e0       	ldi	r23, 0x00	; 0
 8da:	9a 01       	movw	r18, r20
 8dc:	ab 01       	movw	r20, r22
 8de:	28 1b       	sub	r18, r24
 8e0:	39 0b       	sbc	r19, r25
 8e2:	41 09       	sbc	r20, r1
 8e4:	51 09       	sbc	r21, r1
 8e6:	03 c0       	rjmp	.+6      	; 0x8ee <ControllerStatusMessagesSend+0xde>
 8e8:	20 e0       	ldi	r18, 0x00	; 0
 8ea:	30 e0       	ldi	r19, 0x00	; 0
 8ec:	a9 01       	movw	r20, r18
 8ee:	e0 e1       	ldi	r30, 0x10	; 16
 8f0:	f1 e0       	ldi	r31, 0x01	; 1
 8f2:	a5 a1       	ldd	r26, Z+37	; 0x25
 8f4:	b6 a1       	ldd	r27, Z+38	; 0x26
 8f6:	0e 94 c3 26 	call	0x4d86	; 0x4d86 <__mulshisi3>
 8fa:	dc 01       	movw	r26, r24
 8fc:	cb 01       	movw	r24, r22
 8fe:	68 94       	set
 900:	16 f8       	bld	r1, 6
 902:	b6 95       	lsr	r27
 904:	a7 95       	ror	r26
 906:	97 95       	ror	r25
 908:	87 95       	ror	r24
 90a:	16 94       	lsr	r1
 90c:	d1 f7       	brne	.-12     	; 0x902 <ControllerStatusMessagesSend+0xf2>
 90e:	c5 8c       	ldd	r12, Z+29	; 0x1d
 910:	d6 8c       	ldd	r13, Z+30	; 0x1e
 912:	e7 8c       	ldd	r14, Z+31	; 0x1f
 914:	f0 a0       	ldd	r15, Z+32	; 0x20
 916:	bc 01       	movw	r22, r24
 918:	cd 01       	movw	r24, r26
 91a:	6c 0d       	add	r22, r12
 91c:	7d 1d       	adc	r23, r13
 91e:	8e 1d       	adc	r24, r14
 920:	9f 1d       	adc	r25, r15
 922:	2f e0       	ldi	r18, 0x0F	; 15
 924:	30 e0       	ldi	r19, 0x00	; 0
 926:	40 e0       	ldi	r20, 0x00	; 0
 928:	50 e0       	ldi	r21, 0x00	; 0
 92a:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodsi4>
 92e:	20 93 51 01 	sts	0x0151, r18	; 0x800151 <sg_sFrame+0x41>
 932:	30 93 52 01 	sts	0x0152, r19	; 0x800152 <sg_sFrame+0x42>
 936:	40 93 53 01 	sts	0x0153, r20	; 0x800153 <sg_sFrame+0x43>
 93a:	50 93 54 01 	sts	0x0154, r21	; 0x800154 <sg_sFrame+0x44>
 93e:	d8 01       	movw	r26, r16
 940:	16 96       	adiw	r26, 0x06	; 6
 942:	2c 93       	st	X, r18
 944:	16 97       	sbiw	r26, 0x06	; 6
 946:	17 96       	adiw	r26, 0x07	; 7
 948:	3c 93       	st	X, r19
 94a:	48 e0       	ldi	r20, 0x08	; 8
 94c:	b8 01       	movw	r22, r16
 94e:	81 e0       	ldi	r24, 0x01	; 1
 950:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 954:	88 23       	and	r24, r24
 956:	09 f4       	brne	.+2      	; 0x95a <ControllerStatusMessagesSend+0x14a>
 958:	6b c0       	rjmp	.+214    	; 0xa30 <ControllerStatusMessagesSend+0x220>
 95a:	81 e0       	ldi	r24, 0x01	; 1
 95c:	70 c0       	rjmp	.+224    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 95e:	81 30       	cpi	r24, 0x01	; 1
 960:	c1 f5       	brne	.+112    	; 0x9d2 <ControllerStatusMessagesSend+0x1c2>
 962:	e0 e1       	ldi	r30, 0x10	; 16
 964:	f1 e0       	ldi	r31, 0x01	; 1
 966:	81 ad       	ldd	r24, Z+57	; 0x39
 968:	92 ad       	ldd	r25, Z+58	; 0x3a
 96a:	d8 01       	movw	r26, r16
 96c:	8c 93       	st	X, r24
 96e:	81 ad       	ldd	r24, Z+57	; 0x39
 970:	92 ad       	ldd	r25, Z+58	; 0x3a
 972:	11 96       	adiw	r26, 0x01	; 1
 974:	9c 93       	st	X, r25
 976:	11 97       	sbiw	r26, 0x01	; 1
 978:	87 a9       	ldd	r24, Z+55	; 0x37
 97a:	90 ad       	ldd	r25, Z+56	; 0x38
 97c:	12 96       	adiw	r26, 0x02	; 2
 97e:	8c 93       	st	X, r24
 980:	12 97       	sbiw	r26, 0x02	; 2
 982:	87 a9       	ldd	r24, Z+55	; 0x37
 984:	90 ad       	ldd	r25, Z+56	; 0x38
 986:	13 96       	adiw	r26, 0x03	; 3
 988:	9c 93       	st	X, r25
 98a:	13 97       	sbiw	r26, 0x03	; 3
 98c:	83 ad       	ldd	r24, Z+59	; 0x3b
 98e:	94 ad       	ldd	r25, Z+60	; 0x3c
 990:	14 96       	adiw	r26, 0x04	; 4
 992:	8c 93       	st	X, r24
 994:	14 97       	sbiw	r26, 0x04	; 4
 996:	83 ad       	ldd	r24, Z+59	; 0x3b
 998:	94 ad       	ldd	r25, Z+60	; 0x3c
 99a:	15 96       	adiw	r26, 0x05	; 5
 99c:	9c 93       	st	X, r25
 99e:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <sg_sFrame+0x3d>
 9a2:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <sg_sFrame+0x3e>
 9a6:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <sg_sFrame+0x3f>
 9aa:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <sg_sFrame+0x40>
 9ae:	2f e0       	ldi	r18, 0x0F	; 15
 9b0:	30 e0       	ldi	r19, 0x00	; 0
 9b2:	40 e0       	ldi	r20, 0x00	; 0
 9b4:	50 e0       	ldi	r21, 0x00	; 0
 9b6:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodsi4>
 9ba:	f8 01       	movw	r30, r16
 9bc:	26 83       	std	Z+6, r18	; 0x06
 9be:	37 83       	std	Z+7, r19	; 0x07
 9c0:	48 e0       	ldi	r20, 0x08	; 8
 9c2:	b8 01       	movw	r22, r16
 9c4:	82 e0       	ldi	r24, 0x02	; 2
 9c6:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 9ca:	88 23       	and	r24, r24
 9cc:	99 f1       	breq	.+102    	; 0xa34 <ControllerStatusMessagesSend+0x224>
 9ce:	81 e0       	ldi	r24, 0x01	; 1
 9d0:	36 c0       	rjmp	.+108    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 9d2:	82 30       	cpi	r24, 0x02	; 2
 9d4:	89 f5       	brne	.+98     	; 0xa38 <ControllerStatusMessagesSend+0x228>
 9d6:	e0 e1       	ldi	r30, 0x10	; 16
 9d8:	f1 e0       	ldi	r31, 0x01	; 1
 9da:	83 a9       	ldd	r24, Z+51	; 0x33
 9dc:	94 a9       	ldd	r25, Z+52	; 0x34
 9de:	d8 01       	movw	r26, r16
 9e0:	8c 93       	st	X, r24
 9e2:	83 a9       	ldd	r24, Z+51	; 0x33
 9e4:	94 a9       	ldd	r25, Z+52	; 0x34
 9e6:	11 96       	adiw	r26, 0x01	; 1
 9e8:	9c 93       	st	X, r25
 9ea:	11 97       	sbiw	r26, 0x01	; 1
 9ec:	81 a9       	ldd	r24, Z+49	; 0x31
 9ee:	92 a9       	ldd	r25, Z+50	; 0x32
 9f0:	12 96       	adiw	r26, 0x02	; 2
 9f2:	8c 93       	st	X, r24
 9f4:	12 97       	sbiw	r26, 0x02	; 2
 9f6:	81 a9       	ldd	r24, Z+49	; 0x31
 9f8:	92 a9       	ldd	r25, Z+50	; 0x32
 9fa:	13 96       	adiw	r26, 0x03	; 3
 9fc:	9c 93       	st	X, r25
 9fe:	13 97       	sbiw	r26, 0x03	; 3
 a00:	85 a9       	ldd	r24, Z+53	; 0x35
 a02:	96 a9       	ldd	r25, Z+54	; 0x36
 a04:	14 96       	adiw	r26, 0x04	; 4
 a06:	8c 93       	st	X, r24
 a08:	14 97       	sbiw	r26, 0x04	; 4
 a0a:	85 a9       	ldd	r24, Z+53	; 0x35
 a0c:	96 a9       	ldd	r25, Z+54	; 0x36
 a0e:	15 96       	adiw	r26, 0x05	; 5
 a10:	9c 93       	st	X, r25
 a12:	15 97       	sbiw	r26, 0x05	; 5
 a14:	16 96       	adiw	r26, 0x06	; 6
 a16:	1c 92       	st	X, r1
 a18:	16 97       	sbiw	r26, 0x06	; 6
 a1a:	17 96       	adiw	r26, 0x07	; 7
 a1c:	1c 92       	st	X, r1
 a1e:	48 e0       	ldi	r20, 0x08	; 8
 a20:	b8 01       	movw	r22, r16
 a22:	83 e0       	ldi	r24, 0x03	; 3
 a24:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 a28:	88 23       	and	r24, r24
 a2a:	41 f0       	breq	.+16     	; 0xa3c <ControllerStatusMessagesSend+0x22c>
 a2c:	81 e0       	ldi	r24, 0x01	; 1
 a2e:	07 c0       	rjmp	.+14     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a30:	80 e0       	ldi	r24, 0x00	; 0
 a32:	05 c0       	rjmp	.+10     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a34:	80 e0       	ldi	r24, 0x00	; 0
 a36:	03 c0       	rjmp	.+6      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a38:	81 e0       	ldi	r24, 0x01	; 1
 a3a:	01 c0       	rjmp	.+2      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a3c:	80 e0       	ldi	r24, 0x00	; 0
 a3e:	88 23       	and	r24, r24
 a40:	81 f0       	breq	.+32     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a42:	80 91 6c 09 	lds	r24, 0x096C	; 0x80096c <sg_u8ControllerStatusMsgCount>
 a46:	8f 5f       	subi	r24, 0xFF	; 255
 a48:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8ControllerStatusMsgCount>
 a4c:	83 30       	cpi	r24, 0x03	; 3
 a4e:	48 f0       	brcs	.+18     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a50:	10 92 6c 09 	sts	0x096C, r1	; 0x80096c <sg_u8ControllerStatusMsgCount>
 a54:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <sg_bSendModuleControllerStatus>
 a58:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bIgnoreStatusRequests>
 a5c:	81 e0       	ldi	r24, 0x01	; 1
 a5e:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
 a62:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bSendCellStatus>
 a66:	88 23       	and	r24, r24
 a68:	09 f4       	brne	.+2      	; 0xa6c <ControllerStatusMessagesSend+0x25c>
 a6a:	86 c0       	rjmp	.+268    	; 0xb78 <ControllerStatusMessagesSend+0x368>
 a6c:	1c 82       	std	Y+4, r1	; 0x04
 a6e:	1b 82       	std	Y+3, r1	; 0x03
 a70:	1a 82       	std	Y+2, r1	; 0x02
 a72:	19 82       	std	Y+1, r1	; 0x01
 a74:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <sg_sFrame+0x15>
 a78:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 a7c:	89 17       	cp	r24, r25
 a7e:	58 f5       	brcc	.+86     	; 0xad6 <ControllerStatusMessagesSend+0x2c6>
 a80:	e0 91 23 03 	lds	r30, 0x0323	; 0x800323 <sg_u8CellStatus>
 a84:	f0 e0       	ldi	r31, 0x00	; 0
 a86:	75 96       	adiw	r30, 0x15	; 21
 a88:	ee 0f       	add	r30, r30
 a8a:	ff 1f       	adc	r31, r31
 a8c:	ee 0f       	add	r30, r30
 a8e:	ff 1f       	adc	r31, r31
 a90:	e0 5f       	subi	r30, 0xF0	; 240
 a92:	fe 4f       	sbci	r31, 0xFE	; 254
 a94:	80 81       	ld	r24, Z
 a96:	91 81       	ldd	r25, Z+1	; 0x01
 a98:	e0 91 23 03 	lds	r30, 0x0323	; 0x800323 <sg_u8CellStatus>
 a9c:	f0 e0       	ldi	r31, 0x00	; 0
 a9e:	75 96       	adiw	r30, 0x15	; 21
 aa0:	ee 0f       	add	r30, r30
 aa2:	ff 1f       	adc	r31, r31
 aa4:	ee 0f       	add	r30, r30
 aa6:	ff 1f       	adc	r31, r31
 aa8:	e0 5f       	subi	r30, 0xF0	; 240
 aaa:	fe 4f       	sbci	r31, 0xFE	; 254
 aac:	e2 80       	ldd	r14, Z+2	; 0x02
 aae:	f3 80       	ldd	r15, Z+3	; 0x03
 ab0:	be 01       	movw	r22, r28
 ab2:	6d 5f       	subi	r22, 0xFD	; 253
 ab4:	7f 4f       	sbci	r23, 0xFF	; 255
 ab6:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <CellDataConvertVoltage>
 aba:	81 11       	cpse	r24, r1
 abc:	02 c0       	rjmp	.+4      	; 0xac2 <ControllerStatusMessagesSend+0x2b2>
 abe:	1c 82       	std	Y+4, r1	; 0x04
 ac0:	1b 82       	std	Y+3, r1	; 0x03
 ac2:	be 01       	movw	r22, r28
 ac4:	6f 5f       	subi	r22, 0xFF	; 255
 ac6:	7f 4f       	sbci	r23, 0xFF	; 255
 ac8:	c7 01       	movw	r24, r14
 aca:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <CellDataConvertTemperature>
 ace:	81 11       	cpse	r24, r1
 ad0:	02 c0       	rjmp	.+4      	; 0xad6 <ControllerStatusMessagesSend+0x2c6>
 ad2:	1a 82       	std	Y+2, r1	; 0x02
 ad4:	19 82       	std	Y+1, r1	; 0x01
 ad6:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 ada:	f8 01       	movw	r30, r16
 adc:	80 83       	st	Z, r24
 ade:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 ae2:	81 83       	std	Z+1, r24	; 0x01
 ae4:	99 81       	ldd	r25, Y+1	; 0x01
 ae6:	8a 81       	ldd	r24, Y+2	; 0x02
 ae8:	92 83       	std	Z+2, r25	; 0x02
 aea:	83 83       	std	Z+3, r24	; 0x03
 aec:	2b 81       	ldd	r18, Y+3	; 0x03
 aee:	3c 81       	ldd	r19, Y+4	; 0x04
 af0:	24 83       	std	Z+4, r18	; 0x04
 af2:	35 83       	std	Z+5, r19	; 0x05
 af4:	21 15       	cp	r18, r1
 af6:	31 05       	cpc	r19, r1
 af8:	59 f0       	breq	.+22     	; 0xb10 <ControllerStatusMessagesSend+0x300>
 afa:	c9 01       	movw	r24, r18
 afc:	64 e0       	ldi	r22, 0x04	; 4
 afe:	70 e1       	ldi	r23, 0x10	; 16
 b00:	0e 94 07 24 	call	0x480e	; 0x480e <__udivmodhi4>
 b04:	84 e6       	ldi	r24, 0x64	; 100
 b06:	68 9f       	mul	r22, r24
 b08:	60 2d       	mov	r22, r0
 b0a:	11 24       	eor	r1, r1
 b0c:	66 83       	std	Z+6, r22	; 0x06
 b0e:	01 c0       	rjmp	.+2      	; 0xb12 <ControllerStatusMessagesSend+0x302>
 b10:	16 82       	std	Z+6, r1	; 0x06
 b12:	e0 e1       	ldi	r30, 0x10	; 16
 b14:	f1 e0       	ldi	r31, 0x01	; 1
 b16:	47 a9       	ldd	r20, Z+55	; 0x37
 b18:	50 ad       	ldd	r21, Z+56	; 0x38
 b1a:	81 ad       	ldd	r24, Z+57	; 0x39
 b1c:	92 ad       	ldd	r25, Z+58	; 0x3a
 b1e:	84 17       	cp	r24, r20
 b20:	95 07       	cpc	r25, r21
 b22:	98 f4       	brcc	.+38     	; 0xb4a <ControllerStatusMessagesSend+0x33a>
 b24:	21 15       	cp	r18, r1
 b26:	31 05       	cpc	r19, r1
 b28:	81 f0       	breq	.+32     	; 0xb4a <ControllerStatusMessagesSend+0x33a>
 b2a:	67 a9       	ldd	r22, Z+55	; 0x37
 b2c:	70 ad       	ldd	r23, Z+56	; 0x38
 b2e:	81 ad       	ldd	r24, Z+57	; 0x39
 b30:	92 ad       	ldd	r25, Z+58	; 0x3a
 b32:	68 1b       	sub	r22, r24
 b34:	79 0b       	sbc	r23, r25
 b36:	c9 01       	movw	r24, r18
 b38:	0e 94 07 24 	call	0x480e	; 0x480e <__udivmodhi4>
 b3c:	84 e6       	ldi	r24, 0x64	; 100
 b3e:	68 9f       	mul	r22, r24
 b40:	60 2d       	mov	r22, r0
 b42:	11 24       	eor	r1, r1
 b44:	f8 01       	movw	r30, r16
 b46:	67 83       	std	Z+7, r22	; 0x07
 b48:	03 c0       	rjmp	.+6      	; 0xb50 <ControllerStatusMessagesSend+0x340>
 b4a:	d8 01       	movw	r26, r16
 b4c:	17 96       	adiw	r26, 0x07	; 7
 b4e:	1c 92       	st	X, r1
 b50:	48 e0       	ldi	r20, 0x08	; 8
 b52:	b8 01       	movw	r22, r16
 b54:	84 e0       	ldi	r24, 0x04	; 4
 b56:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 b5a:	88 23       	and	r24, r24
 b5c:	69 f0       	breq	.+26     	; 0xb78 <ControllerStatusMessagesSend+0x368>
 b5e:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 b62:	8f 5f       	subi	r24, 0xFF	; 255
 b64:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <sg_u8CellStatus>
 b68:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <sg_u8CellStatus>
 b6c:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <sg_u8CellStatusTarget>
 b70:	98 17       	cp	r25, r24
 b72:	10 f0       	brcs	.+4      	; 0xb78 <ControllerStatusMessagesSend+0x368>
 b74:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bSendCellStatus>
 b78:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <sg_bSendCellCommStatus>
 b7c:	88 23       	and	r24, r24
 b7e:	89 f1       	breq	.+98     	; 0xbe2 <ControllerStatusMessagesSend+0x3d2>
 b80:	e0 e1       	ldi	r30, 0x10	; 16
 b82:	f1 e0       	ldi	r31, 0x01	; 1
 b84:	83 89       	ldd	r24, Z+19	; 0x13
 b86:	d8 01       	movw	r26, r16
 b88:	8c 93       	st	X, r24
 b8a:	84 89       	ldd	r24, Z+20	; 0x14
 b8c:	11 96       	adiw	r26, 0x01	; 1
 b8e:	8c 93       	st	X, r24
 b90:	11 97       	sbiw	r26, 0x01	; 1
 b92:	80 a5       	ldd	r24, Z+40	; 0x28
 b94:	91 a5       	ldd	r25, Z+41	; 0x29
 b96:	12 96       	adiw	r26, 0x02	; 2
 b98:	8c 93       	st	X, r24
 b9a:	12 97       	sbiw	r26, 0x02	; 2
 b9c:	80 a5       	ldd	r24, Z+40	; 0x28
 b9e:	91 a5       	ldd	r25, Z+41	; 0x29
 ba0:	13 96       	adiw	r26, 0x03	; 3
 ba2:	9c 93       	st	X, r25
 ba4:	13 97       	sbiw	r26, 0x03	; 3
 ba6:	86 a5       	ldd	r24, Z+46	; 0x2e
 ba8:	14 96       	adiw	r26, 0x04	; 4
 baa:	8c 93       	st	X, r24
 bac:	14 97       	sbiw	r26, 0x04	; 4
 bae:	82 a5       	ldd	r24, Z+42	; 0x2a
 bb0:	8f 3f       	cpi	r24, 0xFF	; 255
 bb2:	31 f0       	breq	.+12     	; 0xbc0 <ControllerStatusMessagesSend+0x3b0>
 bb4:	85 a5       	ldd	r24, Z+45	; 0x2d
 bb6:	92 a5       	ldd	r25, Z+42	; 0x2a
 bb8:	89 1b       	sub	r24, r25
 bba:	15 96       	adiw	r26, 0x05	; 5
 bbc:	8c 93       	st	X, r24
 bbe:	03 c0       	rjmp	.+6      	; 0xbc6 <ControllerStatusMessagesSend+0x3b6>
 bc0:	8f ef       	ldi	r24, 0xFF	; 255
 bc2:	f8 01       	movw	r30, r16
 bc4:	85 83       	std	Z+5, r24	; 0x05
 bc6:	d8 01       	movw	r26, r16
 bc8:	16 96       	adiw	r26, 0x06	; 6
 bca:	1c 92       	st	X, r1
 bcc:	16 97       	sbiw	r26, 0x06	; 6
 bce:	17 96       	adiw	r26, 0x07	; 7
 bd0:	1c 92       	st	X, r1
 bd2:	48 e0       	ldi	r20, 0x08	; 8
 bd4:	b8 01       	movw	r22, r16
 bd6:	86 e0       	ldi	r24, 0x06	; 6
 bd8:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 bdc:	81 11       	cpse	r24, r1
 bde:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <sg_bSendCellCommStatus>
 be2:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <sg_bSendHardwareDetail>
 be6:	88 23       	and	r24, r24
 be8:	91 f0       	breq	.+36     	; 0xc0e <ControllerStatusMessagesSend+0x3fe>
 bea:	b8 01       	movw	r22, r16
 bec:	c8 01       	movw	r24, r16
 bee:	02 96       	adiw	r24, 0x02	; 2
 bf0:	0e 94 cf 1a 	call	0x359e	; 0x359e <CurrentThresholdsGet>
 bf4:	f8 01       	movw	r30, r16
 bf6:	14 82       	std	Z+4, r1	; 0x04
 bf8:	15 82       	std	Z+5, r1	; 0x05
 bfa:	16 82       	std	Z+6, r1	; 0x06
 bfc:	17 82       	std	Z+7, r1	; 0x07
 bfe:	48 e0       	ldi	r20, 0x08	; 8
 c00:	b8 01       	movw	r22, r16
 c02:	85 e0       	ldi	r24, 0x05	; 5
 c04:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 c08:	81 11       	cpse	r24, r1
 c0a:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <sg_bSendHardwareDetail>
 c0e:	0f 90       	pop	r0
 c10:	0f 90       	pop	r0
 c12:	0f 90       	pop	r0
 c14:	0f 90       	pop	r0
 c16:	df 91       	pop	r29
 c18:	cf 91       	pop	r28
 c1a:	1f 91       	pop	r17
 c1c:	0f 91       	pop	r16
 c1e:	ff 90       	pop	r15
 c20:	ef 90       	pop	r14
 c22:	df 90       	pop	r13
 c24:	cf 90       	pop	r12
 c26:	08 95       	ret

Disassembly of section .text.CellStringProcess:

00000edc <CellStringProcess>:
     edc:	3f 92       	push	r3
     ede:	4f 92       	push	r4
     ee0:	5f 92       	push	r5
     ee2:	6f 92       	push	r6
     ee4:	7f 92       	push	r7
     ee6:	8f 92       	push	r8
     ee8:	9f 92       	push	r9
     eea:	af 92       	push	r10
     eec:	bf 92       	push	r11
     eee:	cf 92       	push	r12
     ef0:	df 92       	push	r13
     ef2:	ef 92       	push	r14
     ef4:	ff 92       	push	r15
     ef6:	0f 93       	push	r16
     ef8:	1f 93       	push	r17
     efa:	cf 93       	push	r28
     efc:	df 93       	push	r29
     efe:	00 d0       	rcall	.+0      	; 0xf00 <CellStringProcess+0x24>
     f00:	00 d0       	rcall	.+0      	; 0xf02 <CellStringProcess+0x26>
     f02:	00 d0       	rcall	.+0      	; 0xf04 <CellStringProcess+0x28>
     f04:	cd b7       	in	r28, 0x3d	; 61
     f06:	de b7       	in	r29, 0x3e	; 62
     f08:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <sg_sFrame+0x2b>
     f0c:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <sg_sFrame+0x2c>
     f10:	89 2b       	or	r24, r25
     f12:	09 f4       	brne	.+2      	; 0xf16 <CellStringProcess+0x3a>
     f14:	20 c1       	rjmp	.+576    	; 0x1156 <__stack+0x57>
     f16:	e0 e1       	ldi	r30, 0x10	; 16
     f18:	f1 e0       	ldi	r31, 0x01	; 1
     f1a:	8f ef       	ldi	r24, 0xFF	; 255
     f1c:	82 a7       	std	Z+42, r24	; 0x2a
     f1e:	93 89       	ldd	r25, Z+19	; 0x13
     f20:	85 a5       	ldd	r24, Z+45	; 0x2d
     f22:	89 17       	cp	r24, r25
     f24:	28 f4       	brcc	.+10     	; 0xf30 <CellStringProcess+0x54>
     f26:	85 a5       	ldd	r24, Z+45	; 0x2d
     f28:	83 8b       	std	Z+19, r24	; 0x13
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     f30:	e0 e1       	ldi	r30, 0x10	; 16
     f32:	f1 e0       	ldi	r31, 0x01	; 1
     f34:	94 89       	ldd	r25, Z+20	; 0x14
     f36:	85 a5       	ldd	r24, Z+45	; 0x2d
     f38:	98 17       	cp	r25, r24
     f3a:	28 f4       	brcc	.+10     	; 0xf46 <CellStringProcess+0x6a>
     f3c:	85 a5       	ldd	r24, Z+45	; 0x2d
     f3e:	84 8b       	std	Z+20, r24	; 0x14
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     f46:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <sg_sFrame+0x2b>
     f4a:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <sg_sFrame+0x2c>
     f4e:	83 70       	andi	r24, 0x03	; 3
     f50:	99 27       	eor	r25, r25
     f52:	89 2b       	or	r24, r25
     f54:	61 f0       	breq	.+24     	; 0xf6e <CellStringProcess+0x92>
     f56:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <sg_sFrame+0x2e>
     f5a:	8f 3f       	cpi	r24, 0xFF	; 255
     f5c:	41 f0       	breq	.+16     	; 0xf6e <CellStringProcess+0x92>
     f5e:	e0 e1       	ldi	r30, 0x10	; 16
     f60:	f1 e0       	ldi	r31, 0x01	; 1
     f62:	86 a5       	ldd	r24, Z+46	; 0x2e
     f64:	8f 5f       	subi	r24, 0xFF	; 255
     f66:	86 a7       	std	Z+46, r24	; 0x2e
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     f6e:	e0 e1       	ldi	r30, 0x10	; 16
     f70:	f1 e0       	ldi	r31, 0x01	; 1
     f72:	10 ae       	std	Z+56, r1	; 0x38
     f74:	17 aa       	std	Z+55, r1	; 0x37
     f76:	8f ef       	ldi	r24, 0xFF	; 255
     f78:	9f ef       	ldi	r25, 0xFF	; 255
     f7a:	92 af       	std	Z+58, r25	; 0x3a
     f7c:	81 af       	std	Z+57, r24	; 0x39
     f7e:	14 ae       	std	Z+60, r1	; 0x3c
     f80:	13 ae       	std	Z+59, r1	; 0x3b
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	90 e8       	ldi	r25, 0x80	; 128
     f86:	92 ab       	std	Z+50, r25	; 0x32
     f88:	81 ab       	std	Z+49, r24	; 0x31
     f8a:	8f ef       	ldi	r24, 0xFF	; 255
     f8c:	9f e7       	ldi	r25, 0x7F	; 127
     f8e:	94 ab       	std	Z+52, r25	; 0x34
     f90:	83 ab       	std	Z+51, r24	; 0x33
     f92:	16 aa       	std	Z+54, r1	; 0x36
     f94:	15 aa       	std	Z+53, r1	; 0x35
     f96:	d1 2c       	mov	r13, r1
     f98:	31 2c       	mov	r3, r1
     f9a:	c1 2c       	mov	r12, r1
     f9c:	41 2c       	mov	r4, r1
     f9e:	51 2c       	mov	r5, r1
     fa0:	32 01       	movw	r6, r4
     fa2:	81 2c       	mov	r8, r1
     fa4:	91 2c       	mov	r9, r1
     fa6:	54 01       	movw	r10, r8
     fa8:	2f ef       	ldi	r18, 0xFF	; 255
     faa:	3f e7       	ldi	r19, 0x7F	; 127
     fac:	3e 83       	std	Y+6, r19	; 0x06
     fae:	2d 83       	std	Y+5, r18	; 0x05
     fb0:	80 e0       	ldi	r24, 0x00	; 0
     fb2:	90 e8       	ldi	r25, 0x80	; 128
     fb4:	9c 83       	std	Y+4, r25	; 0x04
     fb6:	8b 83       	std	Y+3, r24	; 0x03
     fb8:	6b c0       	rjmp	.+214    	; 0x1090 <__DATA_REGION_LENGTH__+0x90>
     fba:	0d 2d       	mov	r16, r13
     fbc:	10 e0       	ldi	r17, 0x00	; 0
     fbe:	f8 01       	movw	r30, r16
     fc0:	75 96       	adiw	r30, 0x15	; 21
     fc2:	ee 0f       	add	r30, r30
     fc4:	ff 1f       	adc	r31, r31
     fc6:	ee 0f       	add	r30, r30
     fc8:	ff 1f       	adc	r31, r31
     fca:	e0 5f       	subi	r30, 0xF0	; 240
     fcc:	fe 4f       	sbci	r31, 0xFE	; 254
     fce:	80 81       	ld	r24, Z
     fd0:	91 81       	ldd	r25, Z+1	; 0x01
     fd2:	9a 83       	std	Y+2, r25	; 0x02
     fd4:	89 83       	std	Y+1, r24	; 0x01
     fd6:	e2 80       	ldd	r14, Z+2	; 0x02
     fd8:	f3 80       	ldd	r15, Z+3	; 0x03
     fda:	60 e0       	ldi	r22, 0x00	; 0
     fdc:	70 e0       	ldi	r23, 0x00	; 0
     fde:	c7 01       	movw	r24, r14
     fe0:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <CellDataConvertTemperature>
     fe4:	88 23       	and	r24, r24
     fe6:	f1 f0       	breq	.+60     	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
     fe8:	f4 fe       	sbrs	r15, 4
     fea:	03 c0       	rjmp	.+6      	; 0xff2 <CellStringProcess+0x116>
     fec:	c7 01       	movw	r24, r14
     fee:	90 6f       	ori	r25, 0xF0	; 240
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <CellStringProcess+0x11a>
     ff2:	c7 01       	movw	r24, r14
     ff4:	9f 77       	andi	r25, 0x7F	; 127
     ff6:	2b 81       	ldd	r18, Y+3	; 0x03
     ff8:	3c 81       	ldd	r19, Y+4	; 0x04
     ffa:	28 17       	cp	r18, r24
     ffc:	39 07       	cpc	r19, r25
     ffe:	14 f4       	brge	.+4      	; 0x1004 <__DATA_REGION_LENGTH__+0x4>
    1000:	9c 83       	std	Y+4, r25	; 0x04
    1002:	8b 83       	std	Y+3, r24	; 0x03
    1004:	2d 81       	ldd	r18, Y+5	; 0x05
    1006:	3e 81       	ldd	r19, Y+6	; 0x06
    1008:	82 17       	cp	r24, r18
    100a:	93 07       	cpc	r25, r19
    100c:	14 f4       	brge	.+4      	; 0x1012 <__DATA_REGION_LENGTH__+0x12>
    100e:	9e 83       	std	Y+6, r25	; 0x06
    1010:	8d 83       	std	Y+5, r24	; 0x05
    1012:	09 2e       	mov	r0, r25
    1014:	00 0c       	add	r0, r0
    1016:	aa 0b       	sbc	r26, r26
    1018:	bb 0b       	sbc	r27, r27
    101a:	88 0e       	add	r8, r24
    101c:	99 1e       	adc	r9, r25
    101e:	aa 1e       	adc	r10, r26
    1020:	bb 1e       	adc	r11, r27
    1022:	33 94       	inc	r3
    1024:	f8 01       	movw	r30, r16
    1026:	75 96       	adiw	r30, 0x15	; 21
    1028:	ee 0f       	add	r30, r30
    102a:	ff 1f       	adc	r31, r31
    102c:	ee 0f       	add	r30, r30
    102e:	ff 1f       	adc	r31, r31
    1030:	e0 5f       	subi	r30, 0xF0	; 240
    1032:	fe 4f       	sbci	r31, 0xFE	; 254
    1034:	80 81       	ld	r24, Z
    1036:	91 81       	ldd	r25, Z+1	; 0x01
    1038:	99 23       	and	r25, r25
    103a:	1c f4       	brge	.+6      	; 0x1042 <__DATA_REGION_LENGTH__+0x42>
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <sg_sFrame+0x27>
    1042:	be 01       	movw	r22, r28
    1044:	6f 5f       	subi	r22, 0xFF	; 255
    1046:	7f 4f       	sbci	r23, 0xFF	; 255
    1048:	89 81       	ldd	r24, Y+1	; 0x01
    104a:	9a 81       	ldd	r25, Y+2	; 0x02
    104c:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <CellDataConvertVoltage>
    1050:	88 23       	and	r24, r24
    1052:	e9 f0       	breq	.+58     	; 0x108e <__DATA_REGION_LENGTH__+0x8e>
    1054:	20 91 47 01 	lds	r18, 0x0147	; 0x800147 <sg_sFrame+0x37>
    1058:	30 91 48 01 	lds	r19, 0x0148	; 0x800148 <sg_sFrame+0x38>
    105c:	89 81       	ldd	r24, Y+1	; 0x01
    105e:	9a 81       	ldd	r25, Y+2	; 0x02
    1060:	28 17       	cp	r18, r24
    1062:	39 07       	cpc	r19, r25
    1064:	20 f4       	brcc	.+8      	; 0x106e <__DATA_REGION_LENGTH__+0x6e>
    1066:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <sg_sFrame+0x38>
    106a:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <sg_sFrame+0x37>
    106e:	20 91 49 01 	lds	r18, 0x0149	; 0x800149 <sg_sFrame+0x39>
    1072:	30 91 4a 01 	lds	r19, 0x014A	; 0x80014a <sg_sFrame+0x3a>
    1076:	82 17       	cp	r24, r18
    1078:	93 07       	cpc	r25, r19
    107a:	20 f4       	brcc	.+8      	; 0x1084 <__DATA_REGION_LENGTH__+0x84>
    107c:	90 93 4a 01 	sts	0x014A, r25	; 0x80014a <sg_sFrame+0x3a>
    1080:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <sg_sFrame+0x39>
    1084:	48 0e       	add	r4, r24
    1086:	59 1e       	adc	r5, r25
    1088:	61 1c       	adc	r6, r1
    108a:	71 1c       	adc	r7, r1
    108c:	c3 94       	inc	r12
    108e:	d3 94       	inc	r13
    1090:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <sg_sFrame+0x2d>
    1094:	d8 16       	cp	r13, r24
    1096:	08 f4       	brcc	.+2      	; 0x109a <__DATA_REGION_LENGTH__+0x9a>
    1098:	90 cf       	rjmp	.-224    	; 0xfba <CellStringProcess+0xde>
    109a:	cc 20       	and	r12, r12
    109c:	89 f1       	breq	.+98     	; 0x1100 <__stack+0x1>
    109e:	ed e4       	ldi	r30, 0x4D	; 77
    10a0:	f1 e0       	ldi	r31, 0x01	; 1
    10a2:	40 82       	st	Z, r4
    10a4:	51 82       	std	Z+1, r5	; 0x01
    10a6:	62 82       	std	Z+2, r6	; 0x02
    10a8:	73 82       	std	Z+3, r7	; 0x03
    10aa:	60 81       	ld	r22, Z
    10ac:	71 81       	ldd	r23, Z+1	; 0x01
    10ae:	82 81       	ldd	r24, Z+2	; 0x02
    10b0:	93 81       	ldd	r25, Z+3	; 0x03
    10b2:	2c 2d       	mov	r18, r12
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	40 e0       	ldi	r20, 0x00	; 0
    10b8:	50 e0       	ldi	r21, 0x00	; 0
    10ba:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodsi4>
    10be:	30 93 4c 01 	sts	0x014C, r19	; 0x80014c <sg_sFrame+0x3c>
    10c2:	20 93 4b 01 	sts	0x014B, r18	; 0x80014b <sg_sFrame+0x3b>
    10c6:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    10ca:	83 30       	cpi	r24, 0x03	; 3
    10cc:	c9 f0       	breq	.+50     	; 0x1100 <__stack+0x1>
    10ce:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <sg_bCellBalancedOnce>
    10d2:	81 11       	cpse	r24, r1
    10d4:	15 c0       	rjmp	.+42     	; 0x1100 <__stack+0x1>
    10d6:	e0 e1       	ldi	r30, 0x10	; 16
    10d8:	f1 e0       	ldi	r31, 0x01	; 1
    10da:	27 a9       	ldd	r18, Z+55	; 0x37
    10dc:	30 ad       	ldd	r19, Z+56	; 0x38
    10de:	81 ad       	ldd	r24, Z+57	; 0x39
    10e0:	92 ad       	ldd	r25, Z+58	; 0x3a
    10e2:	28 17       	cp	r18, r24
    10e4:	39 07       	cpc	r19, r25
    10e6:	60 f0       	brcs	.+24     	; 0x1100 <__stack+0x1>
    10e8:	87 a9       	ldd	r24, Z+55	; 0x37
    10ea:	90 ad       	ldd	r25, Z+56	; 0x38
    10ec:	21 ad       	ldd	r18, Z+57	; 0x39
    10ee:	32 ad       	ldd	r19, Z+58	; 0x3a
    10f0:	82 1b       	sub	r24, r18
    10f2:	93 0b       	sbc	r25, r19
    10f4:	80 34       	cpi	r24, 0x40	; 64
    10f6:	91 05       	cpc	r25, r1
    10f8:	18 f0       	brcs	.+6      	; 0x1100 <__stack+0x1>
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    1100:	33 20       	and	r3, r3
    1102:	c9 f0       	breq	.+50     	; 0x1136 <__stack+0x37>
    1104:	23 2d       	mov	r18, r3
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	40 e0       	ldi	r20, 0x00	; 0
    110a:	50 e0       	ldi	r21, 0x00	; 0
    110c:	c5 01       	movw	r24, r10
    110e:	b4 01       	movw	r22, r8
    1110:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
    1114:	65 e4       	ldi	r22, 0x45	; 69
    1116:	71 e0       	ldi	r23, 0x01	; 1
    1118:	c9 01       	movw	r24, r18
    111a:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <CellDataConvertTemperature>
    111e:	61 e4       	ldi	r22, 0x41	; 65
    1120:	71 e0       	ldi	r23, 0x01	; 1
    1122:	8b 81       	ldd	r24, Y+3	; 0x03
    1124:	9c 81       	ldd	r25, Y+4	; 0x04
    1126:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <CellDataConvertTemperature>
    112a:	63 e4       	ldi	r22, 0x43	; 67
    112c:	71 e0       	ldi	r23, 0x01	; 1
    112e:	8d 81       	ldd	r24, Y+5	; 0x05
    1130:	9e 81       	ldd	r25, Y+6	; 0x06
    1132:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <CellDataConvertTemperature>
    1136:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    113a:	88 23       	and	r24, r24
    113c:	51 f0       	breq	.+20     	; 0x1152 <__stack+0x53>
    113e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    1142:	88 23       	and	r24, r24
    1144:	31 f0       	breq	.+12     	; 0x1152 <__stack+0x53>
    1146:	80 e1       	ldi	r24, 0x10	; 16
    1148:	91 e0       	ldi	r25, 0x01	; 1
    114a:	0e 94 3c 14 	call	0x2878	; 0x2878 <STORE_WriteFrame>
    114e:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    1152:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
    1156:	26 96       	adiw	r28, 0x06	; 6
    1158:	0f b6       	in	r0, 0x3f	; 63
    115a:	f8 94       	cli
    115c:	de bf       	out	0x3e, r29	; 62
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	cd bf       	out	0x3d, r28	; 61
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	1f 91       	pop	r17
    1168:	0f 91       	pop	r16
    116a:	ff 90       	pop	r15
    116c:	ef 90       	pop	r14
    116e:	df 90       	pop	r13
    1170:	cf 90       	pop	r12
    1172:	bf 90       	pop	r11
    1174:	af 90       	pop	r10
    1176:	9f 90       	pop	r9
    1178:	8f 90       	pop	r8
    117a:	7f 90       	pop	r7
    117c:	6f 90       	pop	r6
    117e:	5f 90       	pop	r5
    1180:	4f 90       	pop	r4
    1182:	3f 90       	pop	r3
    1184:	08 95       	ret

Disassembly of section .text.Delay:

000041e0 <Delay>:
    41e0:	ab 01       	movw	r20, r22
    41e2:	bc 01       	movw	r22, r24
    41e4:	4f 5f       	subi	r20, 0xFF	; 255
    41e6:	5f 4f       	sbci	r21, 0xFF	; 255
    41e8:	6f 4f       	sbci	r22, 0xFF	; 255
    41ea:	7f 4f       	sbci	r23, 0xFF	; 255
    41ec:	76 95       	lsr	r23
    41ee:	67 95       	ror	r22
    41f0:	57 95       	ror	r21
    41f2:	47 95       	ror	r20
    41f4:	96 b5       	in	r25, 0x26	; 38
    41f6:	17 c0       	rjmp	.+46     	; 0x4226 <Delay+0x46>
    41f8:	86 b5       	in	r24, 0x26	; 38
    41fa:	98 17       	cp	r25, r24
    41fc:	e9 f3       	breq	.-6      	; 0x41f8 <Delay+0x18>
    41fe:	26 b5       	in	r18, 0x26	; 38
    4200:	82 2f       	mov	r24, r18
    4202:	89 1b       	sub	r24, r25
    4204:	90 e0       	ldi	r25, 0x00	; 0
    4206:	a0 e0       	ldi	r26, 0x00	; 0
    4208:	b0 e0       	ldi	r27, 0x00	; 0
    420a:	48 17       	cp	r20, r24
    420c:	59 07       	cpc	r21, r25
    420e:	6a 07       	cpc	r22, r26
    4210:	7b 07       	cpc	r23, r27
    4212:	28 f0       	brcs	.+10     	; 0x421e <Delay+0x3e>
    4214:	48 1b       	sub	r20, r24
    4216:	59 0b       	sbc	r21, r25
    4218:	6a 0b       	sbc	r22, r26
    421a:	7b 0b       	sbc	r23, r27
    421c:	03 c0       	rjmp	.+6      	; 0x4224 <Delay+0x44>
    421e:	40 e0       	ldi	r20, 0x00	; 0
    4220:	50 e0       	ldi	r21, 0x00	; 0
    4222:	ba 01       	movw	r22, r20
    4224:	92 2f       	mov	r25, r18
    4226:	41 15       	cp	r20, r1
    4228:	51 05       	cpc	r21, r1
    422a:	61 05       	cpc	r22, r1
    422c:	71 05       	cpc	r23, r1
    422e:	21 f7       	brne	.-56     	; 0x41f8 <Delay+0x18>
    4230:	08 95       	ret

Disassembly of section .text.PlatformAssert:

0000473c <PlatformAssert>:



void PlatformAssert( const char* peFilename, const int s32LineNumber )
{
	DebugOut("Assert %s: %d\n", peFilename, s32LineNumber);
    473c:	5f 93       	push	r21
    473e:	4f 93       	push	r20
    4740:	8f 93       	push	r24
    4742:	7f 93       	push	r23
    4744:	6f 93       	push	r22
    4746:	88 e3       	ldi	r24, 0x38	; 56
    4748:	92 e0       	ldi	r25, 0x02	; 2
    474a:	a0 e0       	ldi	r26, 0x00	; 0
    474c:	af 93       	push	r26
    474e:	9f 93       	push	r25
    4750:	8f 93       	push	r24
    4752:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
	
//	while(1);
}
    4756:	8d b7       	in	r24, 0x3d	; 61
    4758:	9e b7       	in	r25, 0x3e	; 62
    475a:	08 96       	adiw	r24, 0x08	; 8
    475c:	0f b6       	in	r0, 0x3f	; 63
    475e:	f8 94       	cli
    4760:	9e bf       	out	0x3e, r25	; 62
    4762:	0f be       	out	0x3f, r0	; 63
    4764:	8d bf       	out	0x3d, r24	; 61
    4766:	08 95       	ret

Disassembly of section .text.ModuleControllerStateHandle:

00001890 <ModuleControllerStateHandle>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    1890:	1f 93       	push	r17
    1892:	cf 93       	push	r28
    1894:	df 93       	push	r29
    1896:	d0 91 06 01 	lds	r29, 0x0106	; 0x800106 <sg_eModuleControllerStateTarget>
    189a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    189e:	8d 17       	cp	r24, r29
    18a0:	30 f0       	brcs	.+12     	; 0x18ae <ModuleControllerStateHandle+0x1e>
    18a2:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    18a6:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    18aa:	89 17       	cp	r24, r25
    18ac:	10 f4       	brcc	.+4      	; 0x18b2 <ModuleControllerStateHandle+0x22>
    18ae:	d0 91 05 01 	lds	r29, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    18b2:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    18b6:	d8 17       	cp	r29, r24
    18b8:	09 f4       	brne	.+2      	; 0x18bc <ModuleControllerStateHandle+0x2c>
    18ba:	f5 c0       	rjmp	.+490    	; 0x1aa6 <ModuleControllerStateHandle+0x216>
    18bc:	d2 30       	cpi	r29, 0x02	; 2
    18be:	09 f4       	brne	.+2      	; 0x18c2 <ModuleControllerStateHandle+0x32>
    18c0:	72 c0       	rjmp	.+228    	; 0x19a6 <ModuleControllerStateHandle+0x116>
    18c2:	28 f4       	brcc	.+10     	; 0x18ce <ModuleControllerStateHandle+0x3e>
    18c4:	dd 23       	and	r29, r29
    18c6:	89 f0       	breq	.+34     	; 0x18ea <ModuleControllerStateHandle+0x5a>
    18c8:	d1 30       	cpi	r29, 0x01	; 1
    18ca:	e1 f1       	breq	.+120    	; 0x1944 <ModuleControllerStateHandle+0xb4>
    18cc:	e0 c0       	rjmp	.+448    	; 0x1a8e <ModuleControllerStateHandle+0x1fe>
    18ce:	d3 30       	cpi	r29, 0x03	; 3
    18d0:	09 f4       	brne	.+2      	; 0x18d4 <ModuleControllerStateHandle+0x44>
    18d2:	a9 c0       	rjmp	.+338    	; 0x1a26 <ModuleControllerStateHandle+0x196>
    18d4:	d5 30       	cpi	r29, 0x05	; 5
    18d6:	09 f0       	breq	.+2      	; 0x18da <ModuleControllerStateHandle+0x4a>
    18d8:	da c0       	rjmp	.+436    	; 0x1a8e <ModuleControllerStateHandle+0x1fe>
    18da:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <sg_eModuleControllerStateCurrent>
    18de:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <sg_eModuleControllerStateTarget>
    18e2:	d0 91 07 01 	lds	r29, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    18e6:	0e 94 ef 26 	call	0x4dde	; 0x4dde <ADCSetPowerOn>
    18ea:	88 b1       	in	r24, 0x08	; 8
    18ec:	8f 7e       	andi	r24, 0xEF	; 239
    18ee:	88 b9       	out	0x08, r24	; 8
    18f0:	68 e8       	ldi	r22, 0x88	; 136
    18f2:	73 e1       	ldi	r23, 0x13	; 19
    18f4:	80 e0       	ldi	r24, 0x00	; 0
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    18fc:	8e b1       	in	r24, 0x0e	; 14
    18fe:	8d 7f       	andi	r24, 0xFD	; 253
    1900:	8e b9       	out	0x0e, r24	; 14
    1902:	68 e8       	ldi	r22, 0x88	; 136
    1904:	73 e1       	ldi	r23, 0x13	; 19
    1906:	80 e0       	ldi	r24, 0x00	; 0
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    190e:	eb e6       	ldi	r30, 0x6B	; 107
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	80 81       	ld	r24, Z
    1914:	8d 7f       	andi	r24, 0xFD	; 253
    1916:	80 83       	st	Z, r24
    1918:	e8 e6       	ldi	r30, 0x68	; 104
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	80 81       	ld	r24, Z
    191e:	8d 7f       	andi	r24, 0xFD	; 253
    1920:	80 83       	st	Z, r24
    1922:	81 e0       	ldi	r24, 0x01	; 1
    1924:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    1928:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    192c:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
    1930:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    1934:	88 23       	and	r24, r24
    1936:	09 f4       	brne	.+2      	; 0x193a <ModuleControllerStateHandle+0xaa>
    1938:	b2 c0       	rjmp	.+356    	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    193a:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <STORE_EndSession>
    193e:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    1942:	ad c0       	rjmp	.+346    	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    1944:	88 b1       	in	r24, 0x08	; 8
    1946:	8f 7e       	andi	r24, 0xEF	; 239
    1948:	88 b9       	out	0x08, r24	; 8
    194a:	68 e8       	ldi	r22, 0x88	; 136
    194c:	73 e1       	ldi	r23, 0x13	; 19
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1956:	eb e6       	ldi	r30, 0x6B	; 107
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	8d 7f       	andi	r24, 0xFD	; 253
    195e:	80 83       	st	Z, r24
    1960:	e8 e6       	ldi	r30, 0x68	; 104
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	8d 7f       	andi	r24, 0xFD	; 253
    1968:	80 83       	st	Z, r24
    196a:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    196e:	88 23       	and	r24, r24
    1970:	19 f0       	breq	.+6      	; 0x1978 <ModuleControllerStateHandle+0xe8>
    1972:	8e b1       	in	r24, 0x0e	; 14
    1974:	82 60       	ori	r24, 0x02	; 2
    1976:	8e b9       	out	0x0e, r24	; 14
    1978:	68 e8       	ldi	r22, 0x88	; 136
    197a:	73 e1       	ldi	r23, 0x13	; 19
    197c:	80 e0       	ldi	r24, 0x00	; 0
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1984:	81 e0       	ldi	r24, 0x01	; 1
    1986:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    198a:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    198e:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
    1992:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    1996:	88 23       	and	r24, r24
    1998:	09 f4       	brne	.+2      	; 0x199c <ModuleControllerStateHandle+0x10c>
    199a:	81 c0       	rjmp	.+258    	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    199c:	0e 94 c6 20 	call	0x418c	; 0x418c <STORE_StartNewSession>
    19a0:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    19a4:	7c c0       	rjmp	.+248    	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    19a6:	61 99       	sbic	0x0c, 1	; 12
    19a8:	0d c0       	rjmp	.+26     	; 0x19c4 <ModuleControllerStateHandle+0x134>
    19aa:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    19ae:	88 23       	and	r24, r24
    19b0:	19 f0       	breq	.+6      	; 0x19b8 <ModuleControllerStateHandle+0x128>
    19b2:	8e b1       	in	r24, 0x0e	; 14
    19b4:	82 60       	ori	r24, 0x02	; 2
    19b6:	8e b9       	out	0x0e, r24	; 14
    19b8:	68 e8       	ldi	r22, 0x88	; 136
    19ba:	73 e1       	ldi	r23, 0x13	; 19
    19bc:	80 e0       	ldi	r24, 0x00	; 0
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    19c4:	cb e0       	ldi	r28, 0x0B	; 11
    19c6:	2a c0       	rjmp	.+84     	; 0x1a1c <ModuleControllerStateHandle+0x18c>
    19c8:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    19cc:	88 23       	and	r24, r24
    19ce:	49 f0       	breq	.+18     	; 0x19e2 <ModuleControllerStateHandle+0x152>
    19d0:	88 b1       	in	r24, 0x08	; 8
    19d2:	80 61       	ori	r24, 0x10	; 16
    19d4:	88 b9       	out	0x08, r24	; 8
    19d6:	88 b1       	in	r24, 0x08	; 8
    19d8:	8f 77       	andi	r24, 0x7F	; 127
    19da:	88 b9       	out	0x08, r24	; 8
    19dc:	88 b1       	in	r24, 0x08	; 8
    19de:	80 68       	ori	r24, 0x80	; 128
    19e0:	88 b9       	out	0x08, r24	; 8
    19e2:	68 ee       	ldi	r22, 0xE8	; 232
    19e4:	73 e0       	ldi	r23, 0x03	; 3
    19e6:	80 e0       	ldi	r24, 0x00	; 0
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    19ee:	88 b1       	in	r24, 0x08	; 8
    19f0:	8f 7e       	andi	r24, 0xEF	; 239
    19f2:	88 b9       	out	0x08, r24	; 8
    19f4:	68 e8       	ldi	r22, 0x88	; 136
    19f6:	73 e1       	ldi	r23, 0x13	; 19
    19f8:	80 e0       	ldi	r24, 0x00	; 0
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1a00:	60 e5       	ldi	r22, 0x50	; 80
    1a02:	73 ec       	ldi	r23, 0xC3	; 195
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1a0c:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <sg_bOvercurrentSignal>
    1a10:	88 23       	and	r24, r24
    1a12:	19 f0       	breq	.+6      	; 0x1a1a <ModuleControllerStateHandle+0x18a>
    1a14:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bOvercurrentSignal>
    1a18:	01 c0       	rjmp	.+2      	; 0x1a1c <ModuleControllerStateHandle+0x18c>
    1a1a:	c1 2f       	mov	r28, r17
    1a1c:	1f ef       	ldi	r17, 0xFF	; 255
    1a1e:	1c 0f       	add	r17, r28
    1a20:	c1 11       	cpse	r28, r1
    1a22:	d2 cf       	rjmp	.-92     	; 0x19c8 <ModuleControllerStateHandle+0x138>
    1a24:	3c c0       	rjmp	.+120    	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    1a26:	61 99       	sbic	0x0c, 1	; 12
    1a28:	0d c0       	rjmp	.+26     	; 0x1a44 <ModuleControllerStateHandle+0x1b4>
    1a2a:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1a2e:	88 23       	and	r24, r24
    1a30:	19 f0       	breq	.+6      	; 0x1a38 <ModuleControllerStateHandle+0x1a8>
    1a32:	8e b1       	in	r24, 0x0e	; 14
    1a34:	82 60       	ori	r24, 0x02	; 2
    1a36:	8e b9       	out	0x0e, r24	; 14
    1a38:	68 e8       	ldi	r22, 0x88	; 136
    1a3a:	73 e1       	ldi	r23, 0x13	; 19
    1a3c:	80 e0       	ldi	r24, 0x00	; 0
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1a44:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1a48:	88 23       	and	r24, r24
    1a4a:	49 f0       	breq	.+18     	; 0x1a5e <ModuleControllerStateHandle+0x1ce>
    1a4c:	88 b1       	in	r24, 0x08	; 8
    1a4e:	80 61       	ori	r24, 0x10	; 16
    1a50:	88 b9       	out	0x08, r24	; 8
    1a52:	88 b1       	in	r24, 0x08	; 8
    1a54:	8f 77       	andi	r24, 0x7F	; 127
    1a56:	88 b9       	out	0x08, r24	; 8
    1a58:	88 b1       	in	r24, 0x08	; 8
    1a5a:	80 68       	ori	r24, 0x80	; 128
    1a5c:	88 b9       	out	0x08, r24	; 8
    1a5e:	68 e8       	ldi	r22, 0x88	; 136
    1a60:	73 e1       	ldi	r23, 0x13	; 19
    1a62:	80 e0       	ldi	r24, 0x00	; 0
    1a64:	90 e0       	ldi	r25, 0x00	; 0
    1a66:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    1a6a:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <sg_bCellBalanceReady>
    1a6e:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    1a72:	81 e0       	ldi	r24, 0x01	; 1
    1a74:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <sg_bStopDischarge>
    1a78:	eb e6       	ldi	r30, 0x6B	; 107
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	82 60       	ori	r24, 0x02	; 2
    1a80:	80 83       	st	Z, r24
    1a82:	e8 e6       	ldi	r30, 0x68	; 104
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	82 60       	ori	r24, 0x02	; 2
    1a8a:	80 83       	st	Z, r24
    1a8c:	08 c0       	rjmp	.+16     	; 0x1a9e <ModuleControllerStateHandle+0x20e>
    1a8e:	48 ef       	ldi	r20, 0xF8	; 248
    1a90:	53 e0       	ldi	r21, 0x03	; 3
    1a92:	67 e4       	ldi	r22, 0x47	; 71
    1a94:	72 e0       	ldi	r23, 0x02	; 2
    1a96:	80 e0       	ldi	r24, 0x00	; 0
    1a98:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
    1a9c:	d5 e0       	ldi	r29, 0x05	; 5
    1a9e:	d0 93 07 01 	sts	0x0107, r29	; 0x800107 <sg_eModuleControllerStateCurrent>
    1aa2:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
    1aa6:	df 91       	pop	r29
    1aa8:	cf 91       	pop	r28
    1aaa:	1f 91       	pop	r17
    1aac:	08 95       	ret

Disassembly of section .text.PlatformGetRegistrationID:

00004e1e <PlatformGetRegistrationID>:
}

uint8_t PlatformGetRegistrationID( void )
{
	return(sg_u8ModuleRegistrationID);
}
    4e1e:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <sg_u8ModuleRegistrationID>
    4e22:	08 95       	ret

Disassembly of section .text.SetSysclock:

00004dea <SetSysclock>:

void SetSysclock( void )
{
	// First set the prescaler enable
	CLKPR = (1 << CLKPCE);
    4dea:	e1 e6       	ldi	r30, 0x61	; 97
    4dec:	f0 e0       	ldi	r31, 0x00	; 0
    4dee:	80 e8       	ldi	r24, 0x80	; 128
    4df0:	80 83       	st	Z, r24
	
	// Now set the desired prescale value
	CLKPR = SYSCLOCK_PRESCALE;
    4df2:	10 82       	st	Z, r1
    4df4:	08 95       	ret

Disassembly of section .text.ModuleControllerGetUniqueID:

0000395c <ModuleControllerGetUniqueID>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    395c:	cf 92       	push	r12
    395e:	df 92       	push	r13
    3960:	ef 92       	push	r14
    3962:	ff 92       	push	r15
    3964:	80 e0       	ldi	r24, 0x00	; 0
    3966:	90 e0       	ldi	r25, 0x00	; 0
    3968:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    396c:	c8 2e       	mov	r12, r24
    396e:	d1 2c       	mov	r13, r1
    3970:	e1 2c       	mov	r14, r1
    3972:	f1 2c       	mov	r15, r1
    3974:	81 e0       	ldi	r24, 0x01	; 1
    3976:	90 e0       	ldi	r25, 0x00	; 0
    3978:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    397c:	90 e0       	ldi	r25, 0x00	; 0
    397e:	a0 e0       	ldi	r26, 0x00	; 0
    3980:	b0 e0       	ldi	r27, 0x00	; 0
    3982:	ba 2f       	mov	r27, r26
    3984:	a9 2f       	mov	r26, r25
    3986:	98 2f       	mov	r25, r24
    3988:	88 27       	eor	r24, r24
    398a:	c8 2a       	or	r12, r24
    398c:	d9 2a       	or	r13, r25
    398e:	ea 2a       	or	r14, r26
    3990:	fb 2a       	or	r15, r27
    3992:	82 e0       	ldi	r24, 0x02	; 2
    3994:	90 e0       	ldi	r25, 0x00	; 0
    3996:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    399a:	90 e0       	ldi	r25, 0x00	; 0
    399c:	a0 e0       	ldi	r26, 0x00	; 0
    399e:	b0 e0       	ldi	r27, 0x00	; 0
    39a0:	dc 01       	movw	r26, r24
    39a2:	99 27       	eor	r25, r25
    39a4:	88 27       	eor	r24, r24
    39a6:	c8 2a       	or	r12, r24
    39a8:	d9 2a       	or	r13, r25
    39aa:	ea 2a       	or	r14, r26
    39ac:	fb 2a       	or	r15, r27
    39ae:	83 e0       	ldi	r24, 0x03	; 3
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    39b6:	90 e0       	ldi	r25, 0x00	; 0
    39b8:	a0 e0       	ldi	r26, 0x00	; 0
    39ba:	b0 e0       	ldi	r27, 0x00	; 0
    39bc:	b8 2f       	mov	r27, r24
    39be:	aa 27       	eor	r26, r26
    39c0:	99 27       	eor	r25, r25
    39c2:	88 27       	eor	r24, r24
    39c4:	bc 01       	movw	r22, r24
    39c6:	cd 01       	movw	r24, r26
    39c8:	6c 29       	or	r22, r12
    39ca:	7d 29       	or	r23, r13
    39cc:	8e 29       	or	r24, r14
    39ce:	9f 29       	or	r25, r15
    39d0:	ff 90       	pop	r15
    39d2:	ef 90       	pop	r14
    39d4:	df 90       	pop	r13
    39d6:	cf 90       	pop	r12
    39d8:	08 95       	ret

Disassembly of section .text.TimerInit:

00004232 <TimerInit>:
    4232:	14 bc       	out	0x24, r1	; 36
    4234:	92 e0       	ldi	r25, 0x02	; 2
    4236:	95 bd       	out	0x25, r25	; 37
    4238:	a4 e6       	ldi	r26, 0x64	; 100
    423a:	b0 e0       	ldi	r27, 0x00	; 0
    423c:	8c 91       	ld	r24, X
    423e:	87 7f       	andi	r24, 0xF7	; 247
    4240:	8c 93       	st	X, r24
    4242:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f0080>
    4246:	84 e0       	ldi	r24, 0x04	; 4
    4248:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f0081>
    424c:	96 bb       	out	0x16, r25	; 22
    424e:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    4252:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    4256:	8b 5c       	subi	r24, 0xCB	; 203
    4258:	93 4f       	sbci	r25, 0xF3	; 243
    425a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    425e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    4262:	ef e6       	ldi	r30, 0x6F	; 111
    4264:	f0 e0       	ldi	r31, 0x00	; 0
    4266:	80 81       	ld	r24, Z
    4268:	82 60       	ori	r24, 0x02	; 2
    426a:	80 83       	st	Z, r24
    426c:	8c 91       	ld	r24, X
    426e:	8f 7e       	andi	r24, 0xEF	; 239
    4270:	8c 93       	st	X, r24
    4272:	ae e6       	ldi	r26, 0x6E	; 110
    4274:	b0 e0       	ldi	r27, 0x00	; 0
    4276:	8c 91       	ld	r24, X
    4278:	8e 7f       	andi	r24, 0xFE	; 254
    427a:	8c 93       	st	X, r24
    427c:	80 81       	ld	r24, Z
    427e:	8e 7f       	andi	r24, 0xFE	; 254
    4280:	80 83       	st	Z, r24
    4282:	08 95       	ret

Disassembly of section .text.__vector_12:

0000325c <__vector_12>:
    325c:	78 94       	sei
    325e:	1f 92       	push	r1
    3260:	0f 92       	push	r0
    3262:	0f b6       	in	r0, 0x3f	; 63
    3264:	0f 92       	push	r0
    3266:	11 24       	eor	r1, r1
    3268:	8f 93       	push	r24
    326a:	9f 93       	push	r25
    326c:	ef 93       	push	r30
    326e:	ff 93       	push	r31
    3270:	82 e0       	ldi	r24, 0x02	; 2
    3272:	86 bb       	out	0x16, r24	; 22
    3274:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    3278:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    327c:	8b 5c       	subi	r24, 0xCB	; 203
    327e:	93 4f       	sbci	r25, 0xF3	; 243
    3280:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    3284:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    3288:	ef e6       	ldi	r30, 0x6F	; 111
    328a:	f0 e0       	ldi	r31, 0x00	; 0
    328c:	80 81       	ld	r24, Z
    328e:	82 60       	ori	r24, 0x02	; 2
    3290:	80 83       	st	Z, r24
    3292:	81 e0       	ldi	r24, 0x01	; 1
    3294:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <sg_bNewTick>
    3298:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_u8CellFrameTimer>
    329c:	8f 5f       	subi	r24, 0xFF	; 255
    329e:	80 93 73 09 	sts	0x0973, r24	; 0x800973 <sg_u8CellFrameTimer>
    32a2:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_u8CellFrameTimer>
    32a6:	83 30       	cpi	r24, 0x03	; 3
    32a8:	78 f0       	brcs	.+30     	; 0x32c8 <__vector_12+0x6c>
    32aa:	10 92 73 09 	sts	0x0973, r1	; 0x800973 <sg_u8CellFrameTimer>
    32ae:	81 e0       	ldi	r24, 0x01	; 1
    32b0:	80 93 72 09 	sts	0x0972, r24	; 0x800972 <sg_bFrameStart>
    32b4:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <sg_eFrameStatus>
    32b8:	81 30       	cpi	r24, 0x01	; 1
    32ba:	19 f4       	brne	.+6      	; 0x32c2 <__vector_12+0x66>
    32bc:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <sg_eFrameStatus>
    32c0:	03 c0       	rjmp	.+6      	; 0x32c8 <__vector_12+0x6c>
    32c2:	81 e0       	ldi	r24, 0x01	; 1
    32c4:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <sg_eFrameStatus>
    32c8:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32cc:	8f 3f       	cpi	r24, 0xFF	; 255
    32ce:	29 f0       	breq	.+10     	; 0x32da <__vector_12+0x7e>
    32d0:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32d4:	8f 5f       	subi	r24, 0xFF	; 255
    32d6:	80 93 70 09 	sts	0x0970, r24	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32da:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32de:	8f 36       	cpi	r24, 0x6F	; 111
    32e0:	40 f0       	brcs	.+16     	; 0x32f2 <__vector_12+0x96>
    32e2:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32e6:	8f 56       	subi	r24, 0x6F	; 111
    32e8:	80 93 70 09 	sts	0x0970, r24	; 0x800970 <sg_u8TicksSinceLastPackControllerMessage>
    32ec:	81 e0       	ldi	r24, 0x01	; 1
    32ee:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <sg_bPackControllerTimeout>
    32f2:	80 91 71 09 	lds	r24, 0x0971	; 0x800971 <sg_u8CellStringPowerTimer>
    32f6:	88 23       	and	r24, r24
    32f8:	29 f0       	breq	.+10     	; 0x3304 <__vector_12+0xa8>
    32fa:	80 91 71 09 	lds	r24, 0x0971	; 0x800971 <sg_u8CellStringPowerTimer>
    32fe:	81 50       	subi	r24, 0x01	; 1
    3300:	80 93 71 09 	sts	0x0971, r24	; 0x800971 <sg_u8CellStringPowerTimer>
    3304:	ff 91       	pop	r31
    3306:	ef 91       	pop	r30
    3308:	9f 91       	pop	r25
    330a:	8f 91       	pop	r24
    330c:	0f 90       	pop	r0
    330e:	0f be       	out	0x3f, r0	; 63
    3310:	0f 90       	pop	r0
    3312:	1f 90       	pop	r1
    3314:	18 95       	reti

Disassembly of section .text.WatchdogReset:

00004e2c <WatchdogReset>:
		sg_u8CellStringPowerTimer--;
	}
}

void WatchdogReset( void )
{
    4e2c:	08 95       	ret

Disassembly of section .text.WatchdogOff:

00004c14 <WatchdogOff>:
// }

// Assume interrupts are disabled
void WatchdogOff( void )  // turn it off even when WDT_ENABLE is not defined
{
	wdt_reset();
    4c14:	a8 95       	wdr
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
    4c16:	0f b6       	in	r0, 0x3f	; 63
    4c18:	f8 94       	cli
    4c1a:	a8 95       	wdr
    4c1c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c20:	88 61       	ori	r24, 0x18	; 24
    4c22:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c26:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c2a:	0f be       	out	0x3f, r0	; 63
    4c2c:	08 95       	ret

Disassembly of section .text.__vector_28:

00004284 <__vector_28>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    4284:	1f 92       	push	r1
    4286:	0f 92       	push	r0
    4288:	0f b6       	in	r0, 0x3f	; 63
    428a:	0f 92       	push	r0
    428c:	11 24       	eor	r1, r1
    428e:	2f 93       	push	r18
    4290:	3f 93       	push	r19
    4292:	4f 93       	push	r20
    4294:	5f 93       	push	r21
    4296:	6f 93       	push	r22
    4298:	7f 93       	push	r23
    429a:	8f 93       	push	r24
    429c:	9f 93       	push	r25
    429e:	af 93       	push	r26
    42a0:	bf 93       	push	r27
    42a2:	ef 93       	push	r30
    42a4:	ff 93       	push	r31
    42a6:	44 e0       	ldi	r20, 0x04	; 4
    42a8:	53 e0       	ldi	r21, 0x03	; 3
    42aa:	67 e4       	ldi	r22, 0x47	; 71
    42ac:	72 e0       	ldi	r23, 0x02	; 2
    42ae:	80 e0       	ldi	r24, 0x00	; 0
    42b0:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
    42b4:	ff 91       	pop	r31
    42b6:	ef 91       	pop	r30
    42b8:	bf 91       	pop	r27
    42ba:	af 91       	pop	r26
    42bc:	9f 91       	pop	r25
    42be:	8f 91       	pop	r24
    42c0:	7f 91       	pop	r23
    42c2:	6f 91       	pop	r22
    42c4:	5f 91       	pop	r21
    42c6:	4f 91       	pop	r20
    42c8:	3f 91       	pop	r19
    42ca:	2f 91       	pop	r18
    42cc:	0f 90       	pop	r0
    42ce:	0f be       	out	0x3f, r0	; 63
    42d0:	0f 90       	pop	r0
    42d2:	1f 90       	pop	r1
    42d4:	18 95       	reti

Disassembly of section .text.__vector_23:

00003632 <__vector_23>:
    3632:	78 94       	sei
    3634:	1f 92       	push	r1
    3636:	0f 92       	push	r0
    3638:	0f b6       	in	r0, 0x3f	; 63
    363a:	0f 92       	push	r0
    363c:	11 24       	eor	r1, r1
    363e:	2f 93       	push	r18
    3640:	3f 93       	push	r19
    3642:	4f 93       	push	r20
    3644:	5f 93       	push	r21
    3646:	6f 93       	push	r22
    3648:	7f 93       	push	r23
    364a:	8f 93       	push	r24
    364c:	9f 93       	push	r25
    364e:	af 93       	push	r26
    3650:	bf 93       	push	r27
    3652:	ef 93       	push	r30
    3654:	ff 93       	push	r31
    3656:	96 b1       	in	r25, 0x06	; 6
    3658:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    365c:	83 30       	cpi	r24, 0x03	; 3
    365e:	21 f0       	breq	.+8      	; 0x3668 <__vector_23+0x36>
    3660:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    3664:	82 30       	cpi	r24, 0x02	; 2
    3666:	c9 f4       	brne	.+50     	; 0x369a <__vector_23+0x68>
    3668:	91 ff       	sbrs	r25, 1
    366a:	17 c0       	rjmp	.+46     	; 0x369a <__vector_23+0x68>
    366c:	88 b1       	in	r24, 0x08	; 8
    366e:	8f 7e       	andi	r24, 0xEF	; 239
    3670:	88 b9       	out	0x08, r24	; 8
    3672:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    3676:	83 30       	cpi	r24, 0x03	; 3
    3678:	19 f4       	brne	.+6      	; 0x3680 <__vector_23+0x4e>
    367a:	81 e0       	ldi	r24, 0x01	; 1
    367c:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
    3680:	eb e6       	ldi	r30, 0x6B	; 107
    3682:	f0 e0       	ldi	r31, 0x00	; 0
    3684:	80 81       	ld	r24, Z
    3686:	8d 7f       	andi	r24, 0xFD	; 253
    3688:	80 83       	st	Z, r24
    368a:	e8 e6       	ldi	r30, 0x68	; 104
    368c:	f0 e0       	ldi	r31, 0x00	; 0
    368e:	80 81       	ld	r24, Z
    3690:	8d 7f       	andi	r24, 0xFD	; 253
    3692:	80 83       	st	Z, r24
    3694:	81 e0       	ldi	r24, 0x01	; 1
    3696:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bOvercurrentSignal>
    369a:	ff 91       	pop	r31
    369c:	ef 91       	pop	r30
    369e:	bf 91       	pop	r27
    36a0:	af 91       	pop	r26
    36a2:	9f 91       	pop	r25
    36a4:	8f 91       	pop	r24
    36a6:	7f 91       	pop	r23
    36a8:	6f 91       	pop	r22
    36aa:	5f 91       	pop	r21
    36ac:	4f 91       	pop	r20
    36ae:	3f 91       	pop	r19
    36b0:	2f 91       	pop	r18
    36b2:	0f 90       	pop	r0
    36b4:	0f be       	out	0x3f, r0	; 63
    36b6:	0f 90       	pop	r0
    36b8:	1f 90       	pop	r1
    36ba:	18 95       	reti

Disassembly of section .text.__vector_24:

000042d6 <__vector_24>:
    42d6:	78 94       	sei
    42d8:	1f 92       	push	r1
    42da:	0f 92       	push	r0
    42dc:	0f b6       	in	r0, 0x3f	; 63
    42de:	0f 92       	push	r0
    42e0:	11 24       	eor	r1, r1
    42e2:	2f 93       	push	r18
    42e4:	3f 93       	push	r19
    42e6:	4f 93       	push	r20
    42e8:	5f 93       	push	r21
    42ea:	6f 93       	push	r22
    42ec:	7f 93       	push	r23
    42ee:	8f 93       	push	r24
    42f0:	9f 93       	push	r25
    42f2:	af 93       	push	r26
    42f4:	bf 93       	push	r27
    42f6:	ef 93       	push	r30
    42f8:	ff 93       	push	r31
    42fa:	8b b1       	in	r24, 0x0b	; 11
    42fc:	0e 94 17 26 	call	0x4c2e	; 0x4c2e <Check5VLoss>
    4300:	ff 91       	pop	r31
    4302:	ef 91       	pop	r30
    4304:	bf 91       	pop	r27
    4306:	af 91       	pop	r26
    4308:	9f 91       	pop	r25
    430a:	8f 91       	pop	r24
    430c:	7f 91       	pop	r23
    430e:	6f 91       	pop	r22
    4310:	5f 91       	pop	r21
    4312:	4f 91       	pop	r20
    4314:	3f 91       	pop	r19
    4316:	2f 91       	pop	r18
    4318:	0f 90       	pop	r0
    431a:	0f be       	out	0x3f, r0	; 63
    431c:	0f 90       	pop	r0
    431e:	1f 90       	pop	r1
    4320:	18 95       	reti

Disassembly of section .text.vUARTRXStart:

00004ca2 <vUARTRXStart>:
}

// Called at the start of cell string data via MC RX
void vUARTRXStart(void)
{
	sg_u8CellBufferRX = 0;
    4ca2:	10 92 6e 09 	sts	0x096E, r1	; 0x80096e <sg_u8CellBufferRX>
	sg_u8CellIndex = 0;
    4ca6:	10 92 6f 09 	sts	0x096F, r1	; 0x80096f <sg_u8CellIndex>
	sg_u16BytesReceived = 0;
    4caa:	10 92 5d 09 	sts	0x095D, r1	; 0x80095d <sg_u16BytesReceived+0x1>
    4cae:	10 92 5c 09 	sts	0x095C, r1	; 0x80095c <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4cb2:	10 92 6d 09 	sts	0x096D, r1	; 0x80096d <sg_u8CellReports>
    4cb6:	08 95       	ret

Disassembly of section .text.vUARTRXEnd:

00004b32 <vUARTRXEnd>:
	// disable the edge interrupt
//	VUART_RX_DISABLE();
	// disable bit timer interrupt, should already be off but just in case
//	TIMER_CHB_INT_DISABLE();
	// update bytes and cells received
	sg_sFrame.sg_u16BytesReceived = sg_u16BytesReceived;
    4b32:	80 91 5c 09 	lds	r24, 0x095C	; 0x80095c <sg_u16BytesReceived>
    4b36:	90 91 5d 09 	lds	r25, 0x095D	; 0x80095d <sg_u16BytesReceived+0x1>
    4b3a:	e0 e1       	ldi	r30, 0x10	; 16
    4b3c:	f1 e0       	ldi	r31, 0x01	; 1
    4b3e:	94 a7       	std	Z+44, r25	; 0x2c
    4b40:	83 a7       	std	Z+43, r24	; 0x2b
	sg_sFrame.sg_u8CellCPUCount = sg_u8CellReports;
    4b42:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8CellReports>
    4b46:	85 a7       	std	Z+45, r24	; 0x2d
	sg_u16BytesReceived = 0;
    4b48:	10 92 5d 09 	sts	0x095D, r1	; 0x80095d <sg_u16BytesReceived+0x1>
    4b4c:	10 92 5c 09 	sts	0x095C, r1	; 0x80095c <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4b50:	10 92 6d 09 	sts	0x096D, r1	; 0x80096d <sg_u8CellReports>
    4b54:	08 95       	ret

Disassembly of section .text.vUARTRXData:

00003c44 <vUARTRXData>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3c44:	e0 91 6e 09 	lds	r30, 0x096E	; 0x80096e <sg_u8CellBufferRX>
    3c48:	21 e0       	ldi	r18, 0x01	; 1
    3c4a:	2e 0f       	add	r18, r30
    3c4c:	20 93 6e 09 	sts	0x096E, r18	; 0x80096e <sg_u8CellBufferRX>
    3c50:	f0 e0       	ldi	r31, 0x00	; 0
    3c52:	e0 5b       	subi	r30, 0xB0	; 176
    3c54:	f6 4f       	sbci	r31, 0xF6	; 246
    3c56:	80 83       	st	Z, r24
    3c58:	80 91 5c 09 	lds	r24, 0x095C	; 0x80095c <sg_u16BytesReceived>
    3c5c:	90 91 5d 09 	lds	r25, 0x095D	; 0x80095d <sg_u16BytesReceived+0x1>
    3c60:	01 96       	adiw	r24, 0x01	; 1
    3c62:	90 93 5d 09 	sts	0x095D, r25	; 0x80095d <sg_u16BytesReceived+0x1>
    3c66:	80 93 5c 09 	sts	0x095C, r24	; 0x80095c <sg_u16BytesReceived>
    3c6a:	24 30       	cpi	r18, 0x04	; 4
    3c6c:	38 f1       	brcs	.+78     	; 0x3cbc <vUARTRXData+0x78>
    3c6e:	10 92 6e 09 	sts	0x096E, r1	; 0x80096e <sg_u8CellBufferRX>
    3c72:	80 91 6f 09 	lds	r24, 0x096F	; 0x80096f <sg_u8CellIndex>
    3c76:	8c 36       	cpi	r24, 0x6C	; 108
    3c78:	08 f5       	brcc	.+66     	; 0x3cbc <vUARTRXData+0x78>
    3c7a:	e8 2f       	mov	r30, r24
    3c7c:	f0 e0       	ldi	r31, 0x00	; 0
    3c7e:	75 96       	adiw	r30, 0x15	; 21
    3c80:	ee 0f       	add	r30, r30
    3c82:	ff 1f       	adc	r31, r31
    3c84:	ee 0f       	add	r30, r30
    3c86:	ff 1f       	adc	r31, r31
    3c88:	e0 5f       	subi	r30, 0xF0	; 240
    3c8a:	fe 4f       	sbci	r31, 0xFE	; 254
    3c8c:	a0 e5       	ldi	r26, 0x50	; 80
    3c8e:	b9 e0       	ldi	r27, 0x09	; 9
    3c90:	4d 91       	ld	r20, X+
    3c92:	5d 91       	ld	r21, X+
    3c94:	6d 91       	ld	r22, X+
    3c96:	7c 91       	ld	r23, X
    3c98:	13 97       	sbiw	r26, 0x03	; 3
    3c9a:	40 83       	st	Z, r20
    3c9c:	51 83       	std	Z+1, r21	; 0x01
    3c9e:	62 83       	std	Z+2, r22	; 0x02
    3ca0:	73 83       	std	Z+3, r23	; 0x03
    3ca2:	1d 92       	st	X+, r1
    3ca4:	1d 92       	st	X+, r1
    3ca6:	1d 92       	st	X+, r1
    3ca8:	1c 92       	st	X, r1
    3caa:	13 97       	sbiw	r26, 0x03	; 3
    3cac:	8f 5f       	subi	r24, 0xFF	; 255
    3cae:	80 93 6f 09 	sts	0x096F, r24	; 0x80096f <sg_u8CellIndex>
    3cb2:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8CellReports>
    3cb6:	8f 5f       	subi	r24, 0xFF	; 255
    3cb8:	80 93 6d 09 	sts	0x096D, r24	; 0x80096d <sg_u8CellReports>
    3cbc:	08 95       	ret

Disassembly of section .text.PlatformGetSendData:

000047e6 <PlatformGetSendData>:
uint16_t PlatformGetSendData( bool bUpdateBalanceStatus )
{
	uint16_t u16SendValue = 0;
	
	
	if( sg_bStopDischarge )
    47e6:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <sg_bStopDischarge>
    47ea:	99 23       	and	r25, r25
    47ec:	51 f0       	breq	.+20     	; 0x4802 <PlatformGetSendData+0x1c>
	{
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
    47ee:	88 23       	and	r24, r24
    47f0:	59 f0       	breq	.+22     	; 0x4808 <PlatformGetSendData+0x22>
		{
			sg_bStopDischarge = false;
    47f2:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
			sg_bCellBalancedOnce = true;
    47f6:	81 e0       	ldi	r24, 0x01	; 1
    47f8:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <sg_bCellBalancedOnce>
		}
		u16SendValue = 0x3ff;
    47fc:	8f ef       	ldi	r24, 0xFF	; 255
    47fe:	93 e0       	ldi	r25, 0x03	; 3
    4800:	08 95       	ret
			}
		}
		else
#endif
		{
			u16SendValue |= MSG_CELL_SEND_REPORT;
    4802:	80 e0       	ldi	r24, 0x00	; 0
    4804:	90 e8       	ldi	r25, 0x80	; 128
    4806:	08 95       	ret
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
		{
			sg_bStopDischarge = false;
			sg_bCellBalancedOnce = true;
		}
		u16SendValue = 0x3ff;
    4808:	8f ef       	ldi	r24, 0xFF	; 255
    480a:	93 e0       	ldi	r25, 0x03	; 3
#endif
		}
	}
	
	return( u16SendValue );
}
    480c:	08 95       	ret

Disassembly of section .text.ADCCallback:

00004884 <ADCCallback>:
// Called every time there's an ADC read since apparently ISR can't access global variables?  compiler fails
void ADCCallback(EADCType eType,
				 uint16_t u16Reading)
{
	// End of chain? Indicate it's time for an ADC update
	if ((EADCTYPE_COUNT-1) == eType)
    4884:	84 30       	cpi	r24, 0x04	; 4
    4886:	19 f4       	brne	.+6      	; 0x488e <ADCCallback+0xa>
	{
		sg_bADCUpdate = true;
    4888:	91 e0       	ldi	r25, 0x01	; 1
    488a:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <sg_bADCUpdate>
	}
	sg_sFrame.ADCReadings[eType].u16Reading = u16Reading;
    488e:	90 e0       	ldi	r25, 0x00	; 0
    4890:	fc 01       	movw	r30, r24
    4892:	ee 0f       	add	r30, r30
    4894:	ff 1f       	adc	r31, r31
    4896:	8e 0f       	add	r24, r30
    4898:	9f 1f       	adc	r25, r31
    489a:	fc 01       	movw	r30, r24
    489c:	eb 5a       	subi	r30, 0xAB	; 171
    489e:	fe 4f       	sbci	r31, 0xFE	; 254
    48a0:	72 83       	std	Z+2, r23	; 0x02
    48a2:	61 83       	std	Z+1, r22	; 0x01
	sg_sFrame.ADCReadings[eType].bValid = true;
    48a4:	81 e0       	ldi	r24, 0x01	; 1
    48a6:	80 83       	st	Z, r24
    48a8:	08 95       	ret

Disassembly of section .text.FrameInit:

00002dc0 <FrameInit>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    2dc0:	cf 93       	push	r28
    2dc2:	df 93       	push	r29
    2dc4:	81 11       	cpse	r24, r1
    2dc6:	0d c0       	rjmp	.+26     	; 0x2de2 <FrameInit+0x22>
    2dc8:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <sg_sFrame>
    2dcc:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <sg_sFrame+0x1>
    2dd0:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <sg_sFrame+0x2>
    2dd4:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <sg_sFrame+0x3>
    2dd8:	8a 37       	cpi	r24, 0x7A	; 122
    2dda:	9a 4d       	sbci	r25, 0xDA	; 218
    2ddc:	a7 47       	sbci	r26, 0x77	; 119
    2dde:	ba 4b       	sbci	r27, 0xBA	; 186
    2de0:	21 f1       	breq	.+72     	; 0x2e2a <FrameInit+0x6a>
    2de2:	c0 e1       	ldi	r28, 0x10	; 16
    2de4:	d1 e0       	ldi	r29, 0x01	; 1
    2de6:	84 e0       	ldi	r24, 0x04	; 4
    2de8:	92 e0       	ldi	r25, 0x02	; 2
    2dea:	fe 01       	movw	r30, r28
    2dec:	9c 01       	movw	r18, r24
    2dee:	11 92       	st	Z+, r1
    2df0:	21 50       	subi	r18, 0x01	; 1
    2df2:	30 40       	sbci	r19, 0x00	; 0
    2df4:	e1 f7       	brne	.-8      	; 0x2dee <FrameInit+0x2e>
    2df6:	9d 83       	std	Y+5, r25	; 0x05
    2df8:	8c 83       	std	Y+4, r24	; 0x04
    2dfa:	8a e7       	ldi	r24, 0x7A	; 122
    2dfc:	9a ed       	ldi	r25, 0xDA	; 218
    2dfe:	a7 e7       	ldi	r26, 0x77	; 119
    2e00:	ba eb       	ldi	r27, 0xBA	; 186
    2e02:	88 83       	st	Y, r24
    2e04:	99 83       	std	Y+1, r25	; 0x01
    2e06:	aa 83       	std	Y+2, r26	; 0x02
    2e08:	bb 83       	std	Y+3, r27	; 0x03
    2e0a:	0e 94 ae 1c 	call	0x395c	; 0x395c <ModuleControllerGetUniqueID>
    2e0e:	6e 87       	std	Y+14, r22	; 0x0e
    2e10:	7f 87       	std	Y+15, r23	; 0x0f
    2e12:	88 8b       	std	Y+16, r24	; 0x10
    2e14:	99 8b       	std	Y+17, r25	; 0x11
    2e16:	8f ef       	ldi	r24, 0xFF	; 255
    2e18:	8a a7       	std	Y+42, r24	; 0x2a
    2e1a:	8b 8b       	std	Y+19, r24	; 0x13
    2e1c:	84 e0       	ldi	r24, 0x04	; 4
    2e1e:	90 e0       	ldi	r25, 0x00	; 0
    2e20:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
    2e24:	0e 94 0d 18 	call	0x301a	; 0x301a <CellCountExpectedSet>
    2e28:	2a c0       	rjmp	.+84     	; 0x2e7e <FrameInit+0xbe>
    2e2a:	e0 e1       	ldi	r30, 0x10	; 16
    2e2c:	f1 e0       	ldi	r31, 0x01	; 1
    2e2e:	17 a2       	std	Z+39, r1	; 0x27
    2e30:	11 a6       	std	Z+41, r1	; 0x29
    2e32:	10 a6       	std	Z+40, r1	; 0x28
    2e34:	12 a6       	std	Z+42, r1	; 0x2a
    2e36:	15 a6       	std	Z+45, r1	; 0x2d
    2e38:	16 a6       	std	Z+46, r1	; 0x2e
    2e3a:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <sg_sFrame+0x3d>
    2e3e:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <sg_sFrame+0x3e>
    2e42:	a0 91 4f 01 	lds	r26, 0x014F	; 0x80014f <sg_sFrame+0x3f>
    2e46:	b0 91 50 01 	lds	r27, 0x0150	; 0x800150 <sg_sFrame+0x40>
    2e4a:	89 2b       	or	r24, r25
    2e4c:	8a 2b       	or	r24, r26
    2e4e:	8b 2b       	or	r24, r27
    2e50:	b1 f4       	brne	.+44     	; 0x2e7e <FrameInit+0xbe>
    2e52:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <sg_sFrame+0x3d>
    2e56:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <sg_sFrame+0x3e>
    2e5a:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <sg_sFrame+0x3f>
    2e5e:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <sg_sFrame+0x40>
    2e62:	10 ae       	std	Z+56, r1	; 0x38
    2e64:	17 aa       	std	Z+55, r1	; 0x37
    2e66:	12 ae       	std	Z+58, r1	; 0x3a
    2e68:	11 ae       	std	Z+57, r1	; 0x39
    2e6a:	14 ae       	std	Z+60, r1	; 0x3c
    2e6c:	13 ae       	std	Z+59, r1	; 0x3b
    2e6e:	8f e9       	ldi	r24, 0x9F	; 159
    2e70:	95 e1       	ldi	r25, 0x15	; 21
    2e72:	92 ab       	std	Z+50, r25	; 0x32
    2e74:	81 ab       	std	Z+49, r24	; 0x31
    2e76:	94 ab       	std	Z+52, r25	; 0x34
    2e78:	83 ab       	std	Z+51, r24	; 0x33
    2e7a:	96 ab       	std	Z+54, r25	; 0x36
    2e7c:	85 ab       	std	Z+53, r24	; 0x35
    2e7e:	8f ef       	ldi	r24, 0xFF	; 255
    2e80:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_u8CurrentBufferIndex>
    2e84:	df 91       	pop	r29
    2e86:	cf 91       	pop	r28
    2e88:	08 95       	ret

Disassembly of section .text.CellStringPowerStateMachine:

00003746 <CellStringPowerStateMachine>:
    3746:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
    374a:	82 30       	cpi	r24, 0x02	; 2
    374c:	49 f1       	breq	.+82     	; 0x37a0 <CellStringPowerStateMachine+0x5a>
    374e:	28 f4       	brcc	.+10     	; 0x375a <CellStringPowerStateMachine+0x14>
    3750:	88 23       	and	r24, r24
    3752:	41 f0       	breq	.+16     	; 0x3764 <CellStringPowerStateMachine+0x1e>
    3754:	81 30       	cpi	r24, 0x01	; 1
    3756:	91 f0       	breq	.+36     	; 0x377c <CellStringPowerStateMachine+0x36>
    3758:	32 c0       	rjmp	.+100    	; 0x37be <CellStringPowerStateMachine+0x78>
    375a:	83 30       	cpi	r24, 0x03	; 3
    375c:	61 f1       	breq	.+88     	; 0x37b6 <CellStringPowerStateMachine+0x70>
    375e:	84 30       	cpi	r24, 0x04	; 4
    3760:	a9 f1       	breq	.+106    	; 0x37cc <CellStringPowerStateMachine+0x86>
    3762:	2d c0       	rjmp	.+90     	; 0x37be <CellStringPowerStateMachine+0x78>
    3764:	85 b1       	in	r24, 0x05	; 5
    3766:	8f 7e       	andi	r24, 0xEF	; 239
    3768:	85 b9       	out	0x05, r24	; 5
    376a:	81 e0       	ldi	r24, 0x01	; 1
    376c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    3770:	80 e0       	ldi	r24, 0x00	; 0
    3772:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <FrameInit>
    3776:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
    377a:	08 95       	ret
    377c:	85 b1       	in	r24, 0x05	; 5
    377e:	8f 7e       	andi	r24, 0xEF	; 239
    3780:	85 b9       	out	0x05, r24	; 5
    3782:	80 e0       	ldi	r24, 0x00	; 0
    3784:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <FrameInit>
    3788:	82 e0       	ldi	r24, 0x02	; 2
    378a:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    378e:	81 e0       	ldi	r24, 0x01	; 1
    3790:	80 93 71 09 	sts	0x0971, r24	; 0x800971 <sg_u8CellStringPowerTimer>
    3794:	e0 e1       	ldi	r30, 0x10	; 16
    3796:	f1 e0       	ldi	r31, 0x01	; 1
    3798:	8f ef       	ldi	r24, 0xFF	; 255
    379a:	83 8b       	std	Z+19, r24	; 0x13
    379c:	14 8a       	std	Z+20, r1	; 0x14
    379e:	08 95       	ret
    37a0:	80 91 71 09 	lds	r24, 0x0971	; 0x800971 <sg_u8CellStringPowerTimer>
    37a4:	81 11       	cpse	r24, r1
    37a6:	12 c0       	rjmp	.+36     	; 0x37cc <CellStringPowerStateMachine+0x86>
    37a8:	85 b1       	in	r24, 0x05	; 5
    37aa:	80 61       	ori	r24, 0x10	; 16
    37ac:	85 b9       	out	0x05, r24	; 5
    37ae:	83 e0       	ldi	r24, 0x03	; 3
    37b0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    37b4:	08 95       	ret
    37b6:	84 e0       	ldi	r24, 0x04	; 4
    37b8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    37bc:	08 95       	ret
    37be:	4b e6       	ldi	r20, 0x6B	; 107
    37c0:	52 e0       	ldi	r21, 0x02	; 2
    37c2:	67 e4       	ldi	r22, 0x47	; 71
    37c4:	72 e0       	ldi	r23, 0x02	; 2
    37c6:	80 e0       	ldi	r24, 0x00	; 0
    37c8:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
    37cc:	08 95       	ret

Disassembly of section .text.main:

00000c28 <main>:
 c28:	cf 93       	push	r28
 c2a:	df 93       	push	r29
 c2c:	cd b7       	in	r28, 0x3d	; 61
 c2e:	de b7       	in	r29, 0x3e	; 62
 c30:	28 97       	sbiw	r28, 0x08	; 8
 c32:	0f b6       	in	r0, 0x3f	; 63
 c34:	f8 94       	cli
 c36:	de bf       	out	0x3e, r29	; 62
 c38:	0f be       	out	0x3f, r0	; 63
 c3a:	cd bf       	out	0x3d, r28	; 61
 c3c:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <WatchdogOff>
 c40:	88 b1       	in	r24, 0x08	; 8
 c42:	8f 7e       	andi	r24, 0xEF	; 239
 c44:	88 b9       	out	0x08, r24	; 8
 c46:	87 b1       	in	r24, 0x07	; 7
 c48:	80 61       	ori	r24, 0x10	; 16
 c4a:	87 b9       	out	0x07, r24	; 7
 c4c:	87 b1       	in	r24, 0x07	; 7
 c4e:	8d 7f       	andi	r24, 0xFD	; 253
 c50:	87 b9       	out	0x07, r24	; 7
 c52:	87 b1       	in	r24, 0x07	; 7
 c54:	80 68       	ori	r24, 0x80	; 128
 c56:	87 b9       	out	0x07, r24	; 7
 c58:	88 b1       	in	r24, 0x08	; 8
 c5a:	8f 7e       	andi	r24, 0xEF	; 239
 c5c:	88 b9       	out	0x08, r24	; 8
 c5e:	8d b1       	in	r24, 0x0d	; 13
 c60:	82 60       	ori	r24, 0x02	; 2
 c62:	8d b9       	out	0x0d, r24	; 13
 c64:	8e b1       	in	r24, 0x0e	; 14
 c66:	8d 7f       	andi	r24, 0xFD	; 253
 c68:	8e b9       	out	0x0e, r24	; 14
 c6a:	84 b1       	in	r24, 0x04	; 4
 c6c:	80 61       	ori	r24, 0x10	; 16
 c6e:	84 b9       	out	0x04, r24	; 4
 c70:	85 b1       	in	r24, 0x05	; 5
 c72:	8f 7e       	andi	r24, 0xEF	; 239
 c74:	85 b9       	out	0x05, r24	; 5
 c76:	e0 e0       	ldi	r30, 0x00	; 0
 c78:	f8 e0       	ldi	r31, 0x08	; 8
 c7a:	02 c0       	rjmp	.+4      	; 0xc80 <main+0x58>
 c7c:	8a ea       	ldi	r24, 0xAA	; 170
 c7e:	81 93       	st	Z+, r24
 c80:	e1 15       	cp	r30, r1
 c82:	80 e1       	ldi	r24, 0x10	; 16
 c84:	f8 07       	cpc	r31, r24
 c86:	d0 f3       	brcs	.-12     	; 0xc7c <main+0x54>
 c88:	84 b7       	in	r24, 0x34	; 52
 c8a:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8Reason>
 c8e:	80 91 6b 09 	lds	r24, 0x096B	; 0x80096b <sg_u8Reason>
 c92:	83 ff       	sbrs	r24, 3
 c94:	0a c0       	rjmp	.+20     	; 0xcaa <main+0x82>
 c96:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <sg_eWDTCurrentStatus>
 c9a:	e0 e1       	ldi	r30, 0x10	; 16
 c9c:	f1 e0       	ldi	r31, 0x01	; 1
 c9e:	82 89       	ldd	r24, Z+18	; 0x12
 ca0:	8f 5f       	subi	r24, 0xFF	; 255
 ca2:	82 8b       	std	Z+18, r24	; 0x12
 ca4:	0e 94 48 0c 	call	0x1890	; 0x1890 <ModuleControllerStateHandle>
 ca8:	47 c0       	rjmp	.+142    	; 0xd38 <main+0x110>
 caa:	80 91 6b 09 	lds	r24, 0x096B	; 0x80096b <sg_u8Reason>
 cae:	80 91 6b 09 	lds	r24, 0x096B	; 0x80096b <sg_u8Reason>
 cb2:	80 91 6b 09 	lds	r24, 0x096B	; 0x80096b <sg_u8Reason>
 cb6:	f8 94       	cli
 cb8:	0e 94 f5 26 	call	0x4dea	; 0x4dea <SetSysclock>
 cbc:	0e 94 19 21 	call	0x4232	; 0x4232 <TimerInit>
 cc0:	0e 94 43 23 	call	0x4686	; 0x4686 <vUARTInit>
 cc4:	0e 94 77 11 	call	0x22ee	; 0x22ee <ADCInit>
 cc8:	0e 94 6d 1c 	call	0x38da	; 0x38da <STORE_Init>
 ccc:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
 cd0:	81 e0       	ldi	r24, 0x01	; 1
 cd2:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <FrameInit>
 cd6:	89 e0       	ldi	r24, 0x09	; 9
 cd8:	90 e0       	ldi	r25, 0x00	; 0
 cda:	0e 94 86 26 	call	0x4d0c	; 0x4d0c <EEPROMRead>
 cde:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 ce2:	8a b1       	in	r24, 0x0a	; 10
 ce4:	8f 7b       	andi	r24, 0xBF	; 191
 ce6:	8a b9       	out	0x0a, r24	; 10
 ce8:	8b b1       	in	r24, 0x0b	; 11
 cea:	80 64       	ori	r24, 0x40	; 64
 cec:	8b b9       	out	0x0b, r24	; 11
 cee:	11 e0       	ldi	r17, 0x01	; 1
 cf0:	1b bb       	out	0x1b, r17	; 27
 cf2:	82 e0       	ldi	r24, 0x02	; 2
 cf4:	8b bb       	out	0x1b, r24	; 27
 cf6:	84 e0       	ldi	r24, 0x04	; 4
 cf8:	8b bb       	out	0x1b, r24	; 27
 cfa:	88 e0       	ldi	r24, 0x08	; 8
 cfc:	8b bb       	out	0x1b, r24	; 27
 cfe:	ec e6       	ldi	r30, 0x6C	; 108
 d00:	f0 e0       	ldi	r31, 0x00	; 0
 d02:	80 81       	ld	r24, Z
 d04:	80 64       	ori	r24, 0x40	; 64
 d06:	80 83       	st	Z, r24
 d08:	8b b3       	in	r24, 0x1b	; 27
 d0a:	84 60       	ori	r24, 0x04	; 4
 d0c:	8b bb       	out	0x1b, r24	; 27
 d0e:	83 ec       	ldi	r24, 0xC3	; 195
 d10:	98 e0       	ldi	r25, 0x08	; 8
 d12:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <CANSetRXCallback>
 d16:	0e 94 81 1a 	call	0x3502	; 0x3502 <CANInit>
 d1a:	0e 94 37 0b 	call	0x166e	; 0x166e <RTCInit>
 d1e:	85 e0       	ldi	r24, 0x05	; 5
 d20:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_eModuleControllerStateCurrent>
 d24:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <sg_eModuleControllerStateTarget>
 d28:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <sg_eModuleControllerStateMax>
 d2c:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
 d30:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <sg_eStringPowerState>
 d34:	10 93 0c 01 	sts	0x010C, r17	; 0x80010c <sg_eFrameStatus>
 d38:	78 94       	sei
 d3a:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <sg_bNewTick>
 d3e:	88 23       	and	r24, r24
 d40:	e1 f3       	breq	.-8      	; 0xd3a <main+0x112>
 d42:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <sg_bNewTick>
 d46:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
 d4a:	81 11       	cpse	r24, r1
 d4c:	22 c0       	rjmp	.+68     	; 0xd92 <main+0x16a>
 d4e:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_bAnnouncementPending>
 d52:	88 23       	and	r24, r24
 d54:	11 f1       	breq	.+68     	; 0xd9a <main+0x172>
 d56:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8AnnouncementDelayTicks>
 d5a:	88 23       	and	r24, r24
 d5c:	29 f0       	breq	.+10     	; 0xd68 <main+0x140>
 d5e:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8AnnouncementDelayTicks>
 d62:	81 50       	subi	r24, 0x01	; 1
 d64:	80 93 75 09 	sts	0x0975, r24	; 0x800975 <sg_u8AnnouncementDelayTicks>
 d68:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8AnnouncementDelayTicks>
 d6c:	81 11       	cpse	r24, r1
 d6e:	15 c0       	rjmp	.+42     	; 0xd9a <main+0x172>
 d70:	81 e0       	ldi	r24, 0x01	; 1
 d72:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <sg_bSendAnnouncement>
 d76:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bAnnouncementPending>
 d7a:	83 e5       	ldi	r24, 0x53	; 83
 d7c:	92 e0       	ldi	r25, 0x02	; 2
 d7e:	a0 e0       	ldi	r26, 0x00	; 0
 d80:	af 93       	push	r26
 d82:	9f 93       	push	r25
 d84:	8f 93       	push	r24
 d86:	0e 94 d3 26 	call	0x4da6	; 0x4da6 <DebugOut>
 d8a:	0f 90       	pop	r0
 d8c:	0f 90       	pop	r0
 d8e:	0f 90       	pop	r0
 d90:	04 c0       	rjmp	.+8      	; 0xd9a <main+0x172>
 d92:	ce 01       	movw	r24, r28
 d94:	01 96       	adiw	r24, 0x01	; 1
 d96:	0e 94 08 04 	call	0x810	; 0x810 <ControllerStatusMessagesSend>
 d9a:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_bPackControllerTimeout>
 d9e:	88 23       	and	r24, r24
 da0:	81 f0       	breq	.+32     	; 0xdc2 <main+0x19a>
 da2:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <sg_bPackControllerTimeout>
 da6:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
 daa:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
 dae:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bIgnoreStatusRequests>
 db2:	81 e0       	ldi	r24, 0x01	; 1
 db4:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <sg_bSendAnnouncement>
 db8:	0e 94 b3 26 	call	0x4d66	; 0x4d66 <SendModuleControllerStatus>
 dbc:	80 e0       	ldi	r24, 0x00	; 0
 dbe:	0e 94 00 27 	call	0x4e00	; 0x4e00 <ModuleControllerStateSet>
 dc2:	ef e6       	ldi	r30, 0x6F	; 111
 dc4:	f0 e0       	ldi	r31, 0x00	; 0
 dc6:	90 81       	ld	r25, Z
 dc8:	80 81       	ld	r24, Z
 dca:	8d 7f       	andi	r24, 0xFD	; 253
 dcc:	80 83       	st	Z, r24
 dce:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <sg_eFrameStatus>
 dd2:	20 91 72 09 	lds	r18, 0x0972	; 0x800972 <sg_bFrameStart>
 dd6:	90 83       	st	Z, r25
 dd8:	81 30       	cpi	r24, 0x01	; 1
 dda:	09 f0       	breq	.+2      	; 0xdde <main+0x1b6>
 ddc:	61 c0       	rjmp	.+194    	; 0xea0 <main+0x278>
 dde:	22 23       	and	r18, r18
 de0:	09 f4       	brne	.+2      	; 0xde4 <main+0x1bc>
 de2:	55 c0       	rjmp	.+170    	; 0xe8e <main+0x266>
 de4:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_bFrameStart>
 de8:	0e 94 a3 1b 	call	0x3746	; 0x3746 <CellStringPowerStateMachine>
 dec:	0e 94 99 25 	call	0x4b32	; 0x4b32 <vUARTRXEnd>
 df0:	ce 01       	movw	r24, r28
 df2:	01 96       	adiw	r24, 0x01	; 1
 df4:	0e 94 6e 07 	call	0xedc	; 0xedc <CellStringProcess>
 df8:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
 dfc:	84 30       	cpi	r24, 0x04	; 4
 dfe:	29 f5       	brne	.+74     	; 0xe4a <main+0x222>
 e00:	e0 e1       	ldi	r30, 0x10	; 16
 e02:	f1 e0       	ldi	r31, 0x01	; 1
 e04:	95 a5       	ldd	r25, Z+45	; 0x2d
 e06:	85 89       	ldd	r24, Z+21	; 0x15
 e08:	98 17       	cp	r25, r24
 e0a:	e9 f0       	breq	.+58     	; 0xe46 <main+0x21e>
 e0c:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 e10:	88 23       	and	r24, r24
 e12:	c9 f0       	breq	.+50     	; 0xe46 <main+0x21e>
 e14:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e18:	88 23       	and	r24, r24
 e1a:	b9 f0       	breq	.+46     	; 0xe4a <main+0x222>
 e1c:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e20:	8f 3f       	cpi	r24, 0xFF	; 255
 e22:	99 f0       	breq	.+38     	; 0xe4a <main+0x222>
 e24:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e28:	8f 5f       	subi	r24, 0xFF	; 255
 e2a:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e2e:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e32:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e36:	98 17       	cp	r25, r24
 e38:	40 f0       	brcs	.+16     	; 0xe4a <main+0x222>
 e3a:	81 e0       	ldi	r24, 0x01	; 1
 e3c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
 e40:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e44:	02 c0       	rjmp	.+4      	; 0xe4a <main+0x222>
 e46:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e4a:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <sg_bSendAnnouncement>
 e4e:	88 23       	and	r24, r24
 e50:	f1 f0       	breq	.+60     	; 0xe8e <main+0x266>
 e52:	86 e5       	ldi	r24, 0x56	; 86
 e54:	89 83       	std	Y+1, r24	; 0x01
 e56:	80 e2       	ldi	r24, 0x20	; 32
 e58:	8a 83       	std	Y+2, r24	; 0x02
 e5a:	82 e0       	ldi	r24, 0x02	; 2
 e5c:	8b 83       	std	Y+3, r24	; 0x03
 e5e:	83 e0       	ldi	r24, 0x03	; 3
 e60:	8c 83       	std	Y+4, r24	; 0x04
 e62:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <sg_sFrame+0xe>
 e66:	90 91 1f 01 	lds	r25, 0x011F	; 0x80011f <sg_sFrame+0xf>
 e6a:	a0 91 20 01 	lds	r26, 0x0120	; 0x800120 <sg_sFrame+0x10>
 e6e:	b0 91 21 01 	lds	r27, 0x0121	; 0x800121 <sg_sFrame+0x11>
 e72:	8d 83       	std	Y+5, r24	; 0x05
 e74:	9e 83       	std	Y+6, r25	; 0x06
 e76:	af 83       	std	Y+7, r26	; 0x07
 e78:	b8 87       	std	Y+8, r27	; 0x08
 e7a:	48 e0       	ldi	r20, 0x08	; 8
 e7c:	be 01       	movw	r22, r28
 e7e:	6f 5f       	subi	r22, 0xFF	; 255
 e80:	7f 4f       	sbci	r23, 0xFF	; 255
 e82:	80 e0       	ldi	r24, 0x00	; 0
 e84:	0e 94 3b 26 	call	0x4c76	; 0x4c76 <CANSendMessage>
 e88:	81 11       	cpse	r24, r1
 e8a:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <sg_bSendAnnouncement>
 e8e:	0e 94 48 0c 	call	0x1890	; 0x1890 <ModuleControllerStateHandle>
 e92:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <sg_bOvercurrentSignal>
 e96:	88 23       	and	r24, r24
 e98:	b1 f0       	breq	.+44     	; 0xec6 <main+0x29e>
 e9a:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bOvercurrentSignal>
 e9e:	13 c0       	rjmp	.+38     	; 0xec6 <main+0x29e>
 ea0:	22 23       	and	r18, r18
 ea2:	89 f0       	breq	.+34     	; 0xec6 <main+0x29e>
 ea4:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_bFrameStart>
 ea8:	0e 94 a3 1b 	call	0x3746	; 0x3746 <CellStringPowerStateMachine>
 eac:	80 e0       	ldi	r24, 0x00	; 0
 eae:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <FrameInit>
 eb2:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
 eb6:	84 30       	cpi	r24, 0x04	; 4
 eb8:	31 f4       	brne	.+12     	; 0xec6 <main+0x29e>
 eba:	0e 94 7c 26 	call	0x4cf8	; 0x4cf8 <vUARTInitReceive>
 ebe:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <vUARTRXReset>
 ec2:	0e 94 46 20 	call	0x408c	; 0x408c <vUARTStarttx>
 ec6:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <sg_bADCUpdate>
 eca:	88 23       	and	r24, r24
 ecc:	21 f0       	breq	.+8      	; 0xed6 <main+0x2ae>
 ece:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <sg_bADCUpdate>
 ed2:	0e 94 3b 13 	call	0x2676	; 0x2676 <ModuleCurrentConvertReadings>
 ed6:	0e 94 ca 23 	call	0x4794	; 0x4794 <ADCStartConversion>
 eda:	2f cf       	rjmp	.-418    	; 0xd3a <main+0x112>

Disassembly of section .text.IsLeapYear:

00004554 <IsLeapYear>:
	return( bResult );
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
    4554:	9c 01       	movw	r18, r24
	bool bLeapYear = false;
	
	if ((u16Year % 400) == 0)
    4556:	60 e9       	ldi	r22, 0x90	; 144
    4558:	71 e0       	ldi	r23, 0x01	; 1
    455a:	0e 94 07 24 	call	0x480e	; 0x480e <__udivmodhi4>
    455e:	89 2b       	or	r24, r25
    4560:	69 f0       	breq	.+26     	; 0x457c <IsLeapYear+0x28>
	{
		bLeapYear = true;
	}
	else
	if ((u16Year % 100) == 0)
    4562:	c9 01       	movw	r24, r18
    4564:	64 e6       	ldi	r22, 0x64	; 100
    4566:	70 e0       	ldi	r23, 0x00	; 0
    4568:	0e 94 07 24 	call	0x480e	; 0x480e <__udivmodhi4>
    456c:	89 2b       	or	r24, r25
    456e:	41 f0       	breq	.+16     	; 0x4580 <IsLeapYear+0x2c>
	{
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
    4570:	23 70       	andi	r18, 0x03	; 3
    4572:	33 27       	eor	r19, r19
    4574:	23 2b       	or	r18, r19
    4576:	31 f0       	breq	.+12     	; 0x4584 <IsLeapYear+0x30>
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    4578:	80 e0       	ldi	r24, 0x00	; 0
    457a:	08 95       	ret
	
	if ((u16Year % 400) == 0)
	{
		bLeapYear = true;
    457c:	81 e0       	ldi	r24, 0x01	; 1
    457e:	08 95       	ret
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    4580:	80 e0       	ldi	r24, 0x00	; 0
    4582:	08 95       	ret
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
	{
		bLeapYear = true;
    4584:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return(bLeapYear);
}
    4586:	08 95       	ret

Disassembly of section .text.RTCStartTransaction:

0000436e <RTCStartTransaction>:
}

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
    436e:	ff 92       	push	r15
    4370:	0f 93       	push	r16
    4372:	1f 93       	push	r17
    4374:	cf 93       	push	r28
    4376:	df 93       	push	r29
    4378:	f8 2e       	mov	r15, r24
    437a:	06 2f       	mov	r16, r22
    437c:	14 2f       	mov	r17, r20
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
    437e:	d3 e0       	ldi	r29, 0x03	; 3

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
	bool bResult = false;
    4380:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    4382:	0c c0       	rjmp	.+24     	; 0x439c <RTCStartTransaction+0x2e>
	{
		u8Tries--;
    4384:	d1 50       	subi	r29, 0x01	; 1
		
		bResult = I2CStartTransaction( u8Address, bRead );
    4386:	60 2f       	mov	r22, r16
    4388:	8f 2d       	mov	r24, r15
    438a:	0e 94 df 23 	call	0x47be	; 0x47be <I2CStartTransaction>
    438e:	c8 2f       	mov	r28, r24
	
		if( false == bAllowUnstick )
    4390:	11 23       	and	r17, r17
    4392:	41 f0       	breq	.+16     	; 0x43a4 <RTCStartTransaction+0x36>
		{
			break;
		}
		
		// Unstick and retry on failure
		if( false == bResult )
    4394:	81 11       	cpse	r24, r1
    4396:	02 c0       	rjmp	.+4      	; 0x439c <RTCStartTransaction+0x2e>
		{
			I2CUnstick();
    4398:	0e 94 1a 22 	call	0x4434	; 0x4434 <I2CUnstick>
								 bool bAllowUnstick )
{
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    439c:	c1 11       	cpse	r28, r1
    439e:	02 c0       	rjmp	.+4      	; 0x43a4 <RTCStartTransaction+0x36>
    43a0:	d1 11       	cpse	r29, r1
    43a2:	f0 cf       	rjmp	.-32     	; 0x4384 <RTCStartTransaction+0x16>
			I2CUnstick();
		}
	}
	
	return( bResult );
}
    43a4:	8c 2f       	mov	r24, r28
    43a6:	df 91       	pop	r29
    43a8:	cf 91       	pop	r28
    43aa:	1f 91       	pop	r17
    43ac:	0f 91       	pop	r16
    43ae:	ff 90       	pop	r15
    43b0:	08 95       	ret

Disassembly of section .text.StructTMToHW:

00004138 <StructTMToHW>:
}

// Converts struct tm to SMCP7940NTime structure
static void StructTMToHW(struct tm *psTimeTM,
						 SMCP7940NTime *psTime)
{
    4138:	cf 93       	push	r28
    413a:	df 93       	push	r29
    413c:	dc 01       	movw	r26, r24
    413e:	fb 01       	movw	r30, r22
	memset((void *) psTime, 0, sizeof(*psTime));
    4140:	87 e0       	ldi	r24, 0x07	; 7
    4142:	eb 01       	movw	r28, r22
    4144:	19 92       	st	Y+, r1
    4146:	8a 95       	dec	r24
    4148:	e9 f7       	brne	.-6      	; 0x4144 <StructTMToHW+0xc>
	
	psTime->u8Seconds = psTimeTM->tm_sec;
    414a:	8c 91       	ld	r24, X
    414c:	80 83       	st	Z, r24
	psTime->u8Minutes = psTimeTM->tm_min;
    414e:	12 96       	adiw	r26, 0x02	; 2
    4150:	8c 91       	ld	r24, X
    4152:	12 97       	sbiw	r26, 0x02	; 2
    4154:	81 83       	std	Z+1, r24	; 0x01
	psTime->u8Hours = psTimeTM->tm_hour;
    4156:	14 96       	adiw	r26, 0x04	; 4
    4158:	8c 91       	ld	r24, X
    415a:	14 97       	sbiw	r26, 0x04	; 4
    415c:	82 83       	std	Z+2, r24	; 0x02
	psTime->u8Day = psTimeTM->tm_mday;
    415e:	16 96       	adiw	r26, 0x06	; 6
    4160:	8c 91       	ld	r24, X
    4162:	16 97       	sbiw	r26, 0x06	; 6
    4164:	84 83       	std	Z+4, r24	; 0x04
	psTime->u8Month = psTimeTM->tm_mon;
    4166:	18 96       	adiw	r26, 0x08	; 8
    4168:	8c 91       	ld	r24, X
    416a:	18 97       	sbiw	r26, 0x08	; 8
    416c:	85 83       	std	Z+5, r24	; 0x05
	
	if (psTimeTM->tm_year > (2099-1900))
    416e:	1a 96       	adiw	r26, 0x0a	; 10
    4170:	8d 91       	ld	r24, X+
    4172:	9c 91       	ld	r25, X
    4174:	1b 97       	sbiw	r26, 0x0b	; 11
    4176:	88 3c       	cpi	r24, 0xC8	; 200
    4178:	91 05       	cpc	r25, r1
    417a:	1c f0       	brlt	.+6      	; 0x4182 <StructTMToHW+0x4a>
	{
		psTime->u8Year = psTimeTM->tm_year - 2100;
    417c:	84 53       	subi	r24, 0x34	; 52
    417e:	86 83       	std	Z+6, r24	; 0x06
    4180:	02 c0       	rjmp	.+4      	; 0x4186 <StructTMToHW+0x4e>
	}
	else
	{
		psTime->u8Year = psTimeTM->tm_year - 2000;
    4182:	80 5d       	subi	r24, 0xD0	; 208
    4184:	86 83       	std	Z+6, r24	; 0x06
	}
	
}
    4186:	df 91       	pop	r29
    4188:	cf 91       	pop	r28
    418a:	08 95       	ret

Disassembly of section .text.HWToStructTM:

00003a58 <HWToStructTM>:
}

// Converts an SMCP7940NTime structure to struct tm
static void HWToStructTM(SMCP7940NTime *psTime,
						 struct tm *psTimeTM)
{
    3a58:	cf 93       	push	r28
    3a5a:	df 93       	push	r29
    3a5c:	dc 01       	movw	r26, r24
    3a5e:	fb 01       	movw	r30, r22
	// At this point, the time is in STime and we should
	// turn that in to time_t
	memset((void *) psTimeTM, 0, sizeof(*psTimeTM));
    3a60:	89 e1       	ldi	r24, 0x19	; 25
    3a62:	eb 01       	movw	r28, r22
    3a64:	19 92       	st	Y+, r1
    3a66:	8a 95       	dec	r24
    3a68:	e9 f7       	brne	.-6      	; 0x3a64 <HWToStructTM+0xc>
	
	psTimeTM->tm_sec = psTime->u8Seconds;
    3a6a:	8c 91       	ld	r24, X
    3a6c:	90 e0       	ldi	r25, 0x00	; 0
    3a6e:	91 83       	std	Z+1, r25	; 0x01
    3a70:	80 83       	st	Z, r24
	psTimeTM->tm_min = psTime->u8Minutes;
    3a72:	11 96       	adiw	r26, 0x01	; 1
    3a74:	8c 91       	ld	r24, X
    3a76:	11 97       	sbiw	r26, 0x01	; 1
    3a78:	90 e0       	ldi	r25, 0x00	; 0
    3a7a:	93 83       	std	Z+3, r25	; 0x03
    3a7c:	82 83       	std	Z+2, r24	; 0x02
	psTimeTM->tm_hour = psTime->u8Hours;
    3a7e:	12 96       	adiw	r26, 0x02	; 2
    3a80:	8c 91       	ld	r24, X
    3a82:	12 97       	sbiw	r26, 0x02	; 2
    3a84:	90 e0       	ldi	r25, 0x00	; 0
    3a86:	95 83       	std	Z+5, r25	; 0x05
    3a88:	84 83       	std	Z+4, r24	; 0x04
	psTimeTM->tm_mday = psTime->u8Day;
    3a8a:	14 96       	adiw	r26, 0x04	; 4
    3a8c:	8c 91       	ld	r24, X
    3a8e:	14 97       	sbiw	r26, 0x04	; 4
    3a90:	90 e0       	ldi	r25, 0x00	; 0
    3a92:	97 83       	std	Z+7, r25	; 0x07
    3a94:	86 83       	std	Z+6, r24	; 0x06
	psTimeTM->tm_mon = psTime->u8Month - 1;
    3a96:	15 96       	adiw	r26, 0x05	; 5
    3a98:	8c 91       	ld	r24, X
    3a9a:	15 97       	sbiw	r26, 0x05	; 5
    3a9c:	90 e0       	ldi	r25, 0x00	; 0
    3a9e:	01 97       	sbiw	r24, 0x01	; 1
    3aa0:	91 87       	std	Z+9, r25	; 0x09
    3aa2:	80 87       	std	Z+8, r24	; 0x08
	
	if (psTime->u8Year < YEAR_ROLLOVER_CUTOFF)
    3aa4:	16 96       	adiw	r26, 0x06	; 6
    3aa6:	8c 91       	ld	r24, X
    3aa8:	84 31       	cpi	r24, 0x14	; 20
    3aaa:	30 f4       	brcc	.+12     	; 0x3ab8 <HWToStructTM+0x60>
	{
		psTimeTM->tm_year = 2100 + psTime->u8Year;
    3aac:	90 e0       	ldi	r25, 0x00	; 0
    3aae:	8c 5c       	subi	r24, 0xCC	; 204
    3ab0:	97 4f       	sbci	r25, 0xF7	; 247
    3ab2:	93 87       	std	Z+11, r25	; 0x0b
    3ab4:	82 87       	std	Z+10, r24	; 0x0a
    3ab6:	05 c0       	rjmp	.+10     	; 0x3ac2 <HWToStructTM+0x6a>
	}
	else
	{
		psTimeTM->tm_year = 2000 + psTime->u8Year;
    3ab8:	90 e0       	ldi	r25, 0x00	; 0
    3aba:	80 53       	subi	r24, 0x30	; 48
    3abc:	98 4f       	sbci	r25, 0xF8	; 248
    3abe:	93 87       	std	Z+11, r25	; 0x0b
    3ac0:	82 87       	std	Z+10, r24	; 0x0a
	}	
	
	psTimeTM->tm_year -= 1900;
    3ac2:	82 85       	ldd	r24, Z+10	; 0x0a
    3ac4:	93 85       	ldd	r25, Z+11	; 0x0b
    3ac6:	8c 56       	subi	r24, 0x6C	; 108
    3ac8:	97 40       	sbci	r25, 0x07	; 7
    3aca:	93 87       	std	Z+11, r25	; 0x0b
    3acc:	82 87       	std	Z+10, r24	; 0x0a
}
    3ace:	df 91       	pop	r29
    3ad0:	cf 91       	pop	r28
    3ad2:	08 95       	ret

Disassembly of section .text.__vector_10:

000037ce <__vector_10>:
// # Of seconds since January 1, 1970
static volatile uint64_t sg_u64Time;

// Called once per second on rev 1 and newer hardware
ISR(INT3_vect, ISR_NOBLOCK)
{
    37ce:	78 94       	sei
    37d0:	1f 92       	push	r1
    37d2:	0f 92       	push	r0
    37d4:	0f b6       	in	r0, 0x3f	; 63
    37d6:	0f 92       	push	r0
    37d8:	11 24       	eor	r1, r1
    37da:	2f 93       	push	r18
    37dc:	3f 93       	push	r19
    37de:	4f 93       	push	r20
    37e0:	5f 93       	push	r21
    37e2:	6f 93       	push	r22
    37e4:	7f 93       	push	r23
    37e6:	8f 93       	push	r24
    37e8:	9f 93       	push	r25
    37ea:	af 93       	push	r26
	EIFR |= (1 << INTF3);
    37ec:	8c b3       	in	r24, 0x1c	; 28
    37ee:	88 60       	ori	r24, 0x08	; 8
    37f0:	8c bb       	out	0x1c, r24	; 28
	sg_u64Time++;
    37f2:	20 91 45 09 	lds	r18, 0x0945	; 0x800945 <sg_u64Time>
    37f6:	30 91 46 09 	lds	r19, 0x0946	; 0x800946 <sg_u64Time+0x1>
    37fa:	40 91 47 09 	lds	r20, 0x0947	; 0x800947 <sg_u64Time+0x2>
    37fe:	50 91 48 09 	lds	r21, 0x0948	; 0x800948 <sg_u64Time+0x3>
    3802:	60 91 49 09 	lds	r22, 0x0949	; 0x800949 <sg_u64Time+0x4>
    3806:	70 91 4a 09 	lds	r23, 0x094A	; 0x80094a <sg_u64Time+0x5>
    380a:	80 91 4b 09 	lds	r24, 0x094B	; 0x80094b <sg_u64Time+0x6>
    380e:	90 91 4c 09 	lds	r25, 0x094C	; 0x80094c <sg_u64Time+0x7>
    3812:	a1 e0       	ldi	r26, 0x01	; 1
    3814:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <__adddi3_s8>
    3818:	20 93 45 09 	sts	0x0945, r18	; 0x800945 <sg_u64Time>
    381c:	30 93 46 09 	sts	0x0946, r19	; 0x800946 <sg_u64Time+0x1>
    3820:	40 93 47 09 	sts	0x0947, r20	; 0x800947 <sg_u64Time+0x2>
    3824:	50 93 48 09 	sts	0x0948, r21	; 0x800948 <sg_u64Time+0x3>
    3828:	60 93 49 09 	sts	0x0949, r22	; 0x800949 <sg_u64Time+0x4>
    382c:	70 93 4a 09 	sts	0x094A, r23	; 0x80094a <sg_u64Time+0x5>
    3830:	80 93 4b 09 	sts	0x094B, r24	; 0x80094b <sg_u64Time+0x6>
    3834:	90 93 4c 09 	sts	0x094C, r25	; 0x80094c <sg_u64Time+0x7>
}
    3838:	af 91       	pop	r26
    383a:	9f 91       	pop	r25
    383c:	8f 91       	pop	r24
    383e:	7f 91       	pop	r23
    3840:	6f 91       	pop	r22
    3842:	5f 91       	pop	r21
    3844:	4f 91       	pop	r20
    3846:	3f 91       	pop	r19
    3848:	2f 91       	pop	r18
    384a:	0f 90       	pop	r0
    384c:	0f be       	out	0x3f, r0	; 63
    384e:	0f 90       	pop	r0
    3850:	1f 90       	pop	r1
    3852:	18 95       	reti

Disassembly of section .text.RTCReadRegisters:

000039da <RTCReadRegisters>:
}

bool RTCReadRegisters( uint8_t u8RegisterAddr, 
					   uint8_t* pu8Data, 
					   uint8_t u8Length )
{
    39da:	ff 92       	push	r15
    39dc:	0f 93       	push	r16
    39de:	1f 93       	push	r17
    39e0:	cf 93       	push	r28
    39e2:	df 93       	push	r29
    39e4:	f8 2e       	mov	r15, r24
    39e6:	8b 01       	movw	r16, r22
    39e8:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    39ea:	41 11       	cpse	r20, r1
    39ec:	07 c0       	rjmp	.+14     	; 0x39fc <RTCReadRegisters+0x22>
    39ee:	4f e5       	ldi	r20, 0x5F	; 95
    39f0:	50 e0       	ldi	r21, 0x00	; 0
    39f2:	66 ef       	ldi	r22, 0xF6	; 246
    39f4:	72 e0       	ldi	r23, 0x02	; 2
    39f6:	80 e0       	ldi	r24, 0x00	; 0
    39f8:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    39fc:	41 e0       	ldi	r20, 0x01	; 1
    39fe:	60 e0       	ldi	r22, 0x00	; 0
    3a00:	8e ed       	ldi	r24, 0xDE	; 222
    3a02:	0e 94 b7 21 	call	0x436e	; 0x436e <RTCStartTransaction>
    3a06:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3a08:	88 23       	and	r24, r24
    3a0a:	e9 f0       	breq	.+58     	; 0x3a46 <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    3a0c:	8f 2d       	mov	r24, r15
    3a0e:	0e 94 95 1e 	call	0x3d2a	; 0x3d2a <I2CTxByte>
    3a12:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    3a14:	88 23       	and	r24, r24
    3a16:	b9 f0       	breq	.+46     	; 0x3a46 <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send repeated start with read
	bResult = RTCStartTransaction( RTC_ADDRESS, true, false );
    3a18:	40 e0       	ldi	r20, 0x00	; 0
    3a1a:	61 e0       	ldi	r22, 0x01	; 1
    3a1c:	8e ed       	ldi	r24, 0xDE	; 222
    3a1e:	0e 94 b7 21 	call	0x436e	; 0x436e <RTCStartTransaction>
    3a22:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3a24:	81 11       	cpse	r24, r1
    3a26:	08 c0       	rjmp	.+16     	; 0x3a38 <RTCReadRegisters+0x5e>
    3a28:	0e c0       	rjmp	.+28     	; 0x3a46 <RTCReadRegisters+0x6c>
		goto errorExit;
	}
	
	while( u8Length >= 2 )
	{
		*pu8Data = I2CRxByte( true );
    3a2a:	81 e0       	ldi	r24, 0x01	; 1
    3a2c:	0e 94 a8 1d 	call	0x3b50	; 0x3b50 <I2CRxByte>
    3a30:	f8 01       	movw	r30, r16
    3a32:	81 93       	st	Z+, r24
    3a34:	8f 01       	movw	r16, r30
		pu8Data++;
		u8Length--;
    3a36:	c1 50       	subi	r28, 0x01	; 1
	if( false == bResult )
	{
		goto errorExit;
	}
	
	while( u8Length >= 2 )
    3a38:	c2 30       	cpi	r28, 0x02	; 2
    3a3a:	b8 f7       	brcc	.-18     	; 0x3a2a <RTCReadRegisters+0x50>
		pu8Data++;
		u8Length--;
	}
	
	// Final read with NACK
	*pu8Data = I2CRxByte( false );
    3a3c:	80 e0       	ldi	r24, 0x00	; 0
    3a3e:	0e 94 a8 1d 	call	0x3b50	; 0x3b50 <I2CRxByte>
    3a42:	f8 01       	movw	r30, r16
    3a44:	80 83       	st	Z, r24
	
errorExit:

	I2CStop();
    3a46:	0e 94 2f 24 	call	0x485e	; 0x485e <I2CStop>
	
	return(bResult);
}
    3a4a:	8d 2f       	mov	r24, r29
    3a4c:	df 91       	pop	r29
    3a4e:	cf 91       	pop	r28
    3a50:	1f 91       	pop	r17
    3a52:	0f 91       	pop	r16
    3a54:	ff 90       	pop	r15
    3a56:	08 95       	ret

Disassembly of section .text.RTCReadHW:

00002970 <RTCReadHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    2970:	cf 93       	push	r28
    2972:	df 93       	push	r29
    2974:	ec 01       	movw	r28, r24
    2976:	47 e0       	ldi	r20, 0x07	; 7
    2978:	bc 01       	movw	r22, r24
    297a:	80 e0       	ldi	r24, 0x00	; 0
    297c:	0e 94 ed 1c 	call	0x39da	; 0x39da <RTCReadRegisters>
    2980:	88 23       	and	r24, r24
    2982:	09 f4       	brne	.+2      	; 0x2986 <RTCReadHW+0x16>
    2984:	63 c0       	rjmp	.+198    	; 0x2a4c <RTCReadHW+0xdc>
    2986:	98 81       	ld	r25, Y
    2988:	29 2f       	mov	r18, r25
    298a:	22 95       	swap	r18
    298c:	2f 70       	andi	r18, 0x0F	; 15
    298e:	27 70       	andi	r18, 0x07	; 7
    2990:	22 0f       	add	r18, r18
    2992:	32 2f       	mov	r19, r18
    2994:	33 0f       	add	r19, r19
    2996:	33 0f       	add	r19, r19
    2998:	23 0f       	add	r18, r19
    299a:	9f 70       	andi	r25, 0x0F	; 15
    299c:	92 0f       	add	r25, r18
    299e:	98 83       	st	Y, r25
    29a0:	99 81       	ldd	r25, Y+1	; 0x01
    29a2:	29 2f       	mov	r18, r25
    29a4:	22 95       	swap	r18
    29a6:	2f 70       	andi	r18, 0x0F	; 15
    29a8:	27 70       	andi	r18, 0x07	; 7
    29aa:	22 0f       	add	r18, r18
    29ac:	32 2f       	mov	r19, r18
    29ae:	33 0f       	add	r19, r19
    29b0:	33 0f       	add	r19, r19
    29b2:	23 0f       	add	r18, r19
    29b4:	9f 70       	andi	r25, 0x0F	; 15
    29b6:	92 0f       	add	r25, r18
    29b8:	99 83       	std	Y+1, r25	; 0x01
    29ba:	9a 81       	ldd	r25, Y+2	; 0x02
    29bc:	96 ff       	sbrs	r25, 6
    29be:	11 c0       	rjmp	.+34     	; 0x29e2 <RTCReadHW+0x72>
    29c0:	94 fb       	bst	r25, 4
    29c2:	22 27       	eor	r18, r18
    29c4:	20 f9       	bld	r18, 0
    29c6:	22 0f       	add	r18, r18
    29c8:	32 2f       	mov	r19, r18
    29ca:	33 0f       	add	r19, r19
    29cc:	33 0f       	add	r19, r19
    29ce:	23 0f       	add	r18, r19
    29d0:	39 2f       	mov	r19, r25
    29d2:	3f 70       	andi	r19, 0x0F	; 15
    29d4:	23 0f       	add	r18, r19
    29d6:	2a 83       	std	Y+2, r18	; 0x02
    29d8:	95 ff       	sbrs	r25, 5
    29da:	0f c0       	rjmp	.+30     	; 0x29fa <RTCReadHW+0x8a>
    29dc:	24 5f       	subi	r18, 0xF4	; 244
    29de:	2a 83       	std	Y+2, r18	; 0x02
    29e0:	0c c0       	rjmp	.+24     	; 0x29fa <RTCReadHW+0x8a>
    29e2:	29 2f       	mov	r18, r25
    29e4:	22 95       	swap	r18
    29e6:	2f 70       	andi	r18, 0x0F	; 15
    29e8:	23 70       	andi	r18, 0x03	; 3
    29ea:	22 0f       	add	r18, r18
    29ec:	32 2f       	mov	r19, r18
    29ee:	33 0f       	add	r19, r19
    29f0:	33 0f       	add	r19, r19
    29f2:	23 0f       	add	r18, r19
    29f4:	9f 70       	andi	r25, 0x0F	; 15
    29f6:	92 0f       	add	r25, r18
    29f8:	9a 83       	std	Y+2, r25	; 0x02
    29fa:	9b 81       	ldd	r25, Y+3	; 0x03
    29fc:	97 70       	andi	r25, 0x07	; 7
    29fe:	9b 83       	std	Y+3, r25	; 0x03
    2a00:	9c 81       	ldd	r25, Y+4	; 0x04
    2a02:	29 2f       	mov	r18, r25
    2a04:	22 95       	swap	r18
    2a06:	2f 70       	andi	r18, 0x0F	; 15
    2a08:	23 70       	andi	r18, 0x03	; 3
    2a0a:	22 0f       	add	r18, r18
    2a0c:	32 2f       	mov	r19, r18
    2a0e:	33 0f       	add	r19, r19
    2a10:	33 0f       	add	r19, r19
    2a12:	23 0f       	add	r18, r19
    2a14:	9f 70       	andi	r25, 0x0F	; 15
    2a16:	92 0f       	add	r25, r18
    2a18:	9c 83       	std	Y+4, r25	; 0x04
    2a1a:	9d 81       	ldd	r25, Y+5	; 0x05
    2a1c:	94 fb       	bst	r25, 4
    2a1e:	22 27       	eor	r18, r18
    2a20:	20 f9       	bld	r18, 0
    2a22:	22 0f       	add	r18, r18
    2a24:	32 2f       	mov	r19, r18
    2a26:	33 0f       	add	r19, r19
    2a28:	33 0f       	add	r19, r19
    2a2a:	23 0f       	add	r18, r19
    2a2c:	9f 70       	andi	r25, 0x0F	; 15
    2a2e:	92 0f       	add	r25, r18
    2a30:	9d 83       	std	Y+5, r25	; 0x05
    2a32:	9e 81       	ldd	r25, Y+6	; 0x06
    2a34:	29 2f       	mov	r18, r25
    2a36:	22 95       	swap	r18
    2a38:	2f 70       	andi	r18, 0x0F	; 15
    2a3a:	22 0f       	add	r18, r18
    2a3c:	32 2f       	mov	r19, r18
    2a3e:	33 0f       	add	r19, r19
    2a40:	33 0f       	add	r19, r19
    2a42:	23 0f       	add	r18, r19
    2a44:	9f 70       	andi	r25, 0x0F	; 15
    2a46:	92 0f       	add	r25, r18
    2a48:	9c 5e       	subi	r25, 0xEC	; 236
    2a4a:	9e 83       	std	Y+6, r25	; 0x06
    2a4c:	df 91       	pop	r29
    2a4e:	cf 91       	pop	r28
    2a50:	08 95       	ret

Disassembly of section .text.RTCWriteRegisters:

00003d94 <RTCWriteRegisters>:
}

bool RTCWriteRegisters( uint8_t u8RegisterAddr,
						uint8_t* pu8Data, 
						uint8_t u8Length )
{
    3d94:	ff 92       	push	r15
    3d96:	0f 93       	push	r16
    3d98:	1f 93       	push	r17
    3d9a:	cf 93       	push	r28
    3d9c:	df 93       	push	r29
    3d9e:	f8 2e       	mov	r15, r24
    3da0:	8b 01       	movw	r16, r22
    3da2:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    3da4:	41 11       	cpse	r20, r1
    3da6:	07 c0       	rjmp	.+14     	; 0x3db6 <RTCWriteRegisters+0x22>
    3da8:	42 e9       	ldi	r20, 0x92	; 146
    3daa:	50 e0       	ldi	r21, 0x00	; 0
    3dac:	66 ef       	ldi	r22, 0xF6	; 246
    3dae:	72 e0       	ldi	r23, 0x02	; 2
    3db0:	80 e0       	ldi	r24, 0x00	; 0
    3db2:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    3db6:	41 e0       	ldi	r20, 0x01	; 1
    3db8:	60 e0       	ldi	r22, 0x00	; 0
    3dba:	8e ed       	ldi	r24, 0xDE	; 222
    3dbc:	0e 94 b7 21 	call	0x436e	; 0x436e <RTCStartTransaction>
    3dc0:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3dc2:	88 23       	and	r24, r24
    3dc4:	99 f0       	breq	.+38     	; 0x3dec <RTCWriteRegisters+0x58>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    3dc6:	8f 2d       	mov	r24, r15
    3dc8:	0e 94 95 1e 	call	0x3d2a	; 0x3d2a <I2CTxByte>
    3dcc:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    3dce:	81 11       	cpse	r24, r1
    3dd0:	0b c0       	rjmp	.+22     	; 0x3de8 <RTCWriteRegisters+0x54>
    3dd2:	0c c0       	rjmp	.+24     	; 0x3dec <RTCWriteRegisters+0x58>
	}
	
	// Now immediately send the sequential data
	while( u8Length )
	{
		bResult = I2CTxByte( *pu8Data );
    3dd4:	f8 01       	movw	r30, r16
    3dd6:	80 81       	ld	r24, Z
    3dd8:	0e 94 95 1e 	call	0x3d2a	; 0x3d2a <I2CTxByte>
    3ddc:	d8 2f       	mov	r29, r24
		
		if( false == bResult )
    3dde:	88 23       	and	r24, r24
    3de0:	29 f0       	breq	.+10     	; 0x3dec <RTCWriteRegisters+0x58>
		{
			goto errorExit;
		}
		
		pu8Data++;
    3de2:	0f 5f       	subi	r16, 0xFF	; 255
    3de4:	1f 4f       	sbci	r17, 0xFF	; 255
		u8Length--;
    3de6:	c1 50       	subi	r28, 0x01	; 1
	{
		goto errorExit;
	}
	
	// Now immediately send the sequential data
	while( u8Length )
    3de8:	c1 11       	cpse	r28, r1
    3dea:	f4 cf       	rjmp	.-24     	; 0x3dd4 <RTCWriteRegisters+0x40>
		u8Length--;
	}
	
errorExit:

	I2CStop();
    3dec:	0e 94 2f 24 	call	0x485e	; 0x485e <I2CStop>
	
	return( bResult );
}
    3df0:	8d 2f       	mov	r24, r29
    3df2:	df 91       	pop	r29
    3df4:	cf 91       	pop	r28
    3df6:	1f 91       	pop	r17
    3df8:	0f 91       	pop	r16
    3dfa:	ff 90       	pop	r15
    3dfc:	08 95       	ret

Disassembly of section .text.RTCWriteHW:

0000277a <RTCWriteHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    277a:	fc 01       	movw	r30, r24
    277c:	20 81       	ld	r18, Z
    277e:	8d ec       	ldi	r24, 0xCD	; 205
    2780:	28 9f       	mul	r18, r24
    2782:	91 2d       	mov	r25, r1
    2784:	11 24       	eor	r1, r1
    2786:	96 95       	lsr	r25
    2788:	96 95       	lsr	r25
    278a:	96 95       	lsr	r25
    278c:	30 e1       	ldi	r19, 0x10	; 16
    278e:	93 9f       	mul	r25, r19
    2790:	a0 01       	movw	r20, r0
    2792:	11 24       	eor	r1, r1
    2794:	99 0f       	add	r25, r25
    2796:	39 2f       	mov	r19, r25
    2798:	33 0f       	add	r19, r19
    279a:	33 0f       	add	r19, r19
    279c:	93 0f       	add	r25, r19
    279e:	29 1b       	sub	r18, r25
    27a0:	24 2b       	or	r18, r20
    27a2:	20 83       	st	Z, r18
    27a4:	21 81       	ldd	r18, Z+1	; 0x01
    27a6:	28 9f       	mul	r18, r24
    27a8:	91 2d       	mov	r25, r1
    27aa:	11 24       	eor	r1, r1
    27ac:	96 95       	lsr	r25
    27ae:	96 95       	lsr	r25
    27b0:	96 95       	lsr	r25
    27b2:	30 e1       	ldi	r19, 0x10	; 16
    27b4:	93 9f       	mul	r25, r19
    27b6:	a0 01       	movw	r20, r0
    27b8:	11 24       	eor	r1, r1
    27ba:	99 0f       	add	r25, r25
    27bc:	39 2f       	mov	r19, r25
    27be:	33 0f       	add	r19, r19
    27c0:	33 0f       	add	r19, r19
    27c2:	93 0f       	add	r25, r19
    27c4:	29 1b       	sub	r18, r25
    27c6:	24 2b       	or	r18, r20
    27c8:	21 83       	std	Z+1, r18	; 0x01
    27ca:	42 81       	ldd	r20, Z+2	; 0x02
    27cc:	48 9f       	mul	r20, r24
    27ce:	91 2d       	mov	r25, r1
    27d0:	11 24       	eor	r1, r1
    27d2:	96 95       	lsr	r25
    27d4:	96 95       	lsr	r25
    27d6:	96 95       	lsr	r25
    27d8:	50 e1       	ldi	r21, 0x10	; 16
    27da:	95 9f       	mul	r25, r21
    27dc:	90 01       	movw	r18, r0
    27de:	11 24       	eor	r1, r1
    27e0:	99 0f       	add	r25, r25
    27e2:	39 2f       	mov	r19, r25
    27e4:	33 0f       	add	r19, r19
    27e6:	33 0f       	add	r19, r19
    27e8:	93 0f       	add	r25, r19
    27ea:	49 1b       	sub	r20, r25
    27ec:	24 2b       	or	r18, r20
    27ee:	2f 7b       	andi	r18, 0xBF	; 191
    27f0:	22 83       	std	Z+2, r18	; 0x02
    27f2:	93 81       	ldd	r25, Z+3	; 0x03
    27f4:	97 70       	andi	r25, 0x07	; 7
    27f6:	98 60       	ori	r25, 0x08	; 8
    27f8:	93 83       	std	Z+3, r25	; 0x03
    27fa:	24 81       	ldd	r18, Z+4	; 0x04
    27fc:	28 9f       	mul	r18, r24
    27fe:	91 2d       	mov	r25, r1
    2800:	11 24       	eor	r1, r1
    2802:	96 95       	lsr	r25
    2804:	96 95       	lsr	r25
    2806:	96 95       	lsr	r25
    2808:	30 e1       	ldi	r19, 0x10	; 16
    280a:	93 9f       	mul	r25, r19
    280c:	a0 01       	movw	r20, r0
    280e:	11 24       	eor	r1, r1
    2810:	99 0f       	add	r25, r25
    2812:	39 2f       	mov	r19, r25
    2814:	33 0f       	add	r19, r19
    2816:	33 0f       	add	r19, r19
    2818:	93 0f       	add	r25, r19
    281a:	29 1b       	sub	r18, r25
    281c:	24 2b       	or	r18, r20
    281e:	24 83       	std	Z+4, r18	; 0x04
    2820:	25 81       	ldd	r18, Z+5	; 0x05
    2822:	28 9f       	mul	r18, r24
    2824:	91 2d       	mov	r25, r1
    2826:	11 24       	eor	r1, r1
    2828:	96 95       	lsr	r25
    282a:	96 95       	lsr	r25
    282c:	96 95       	lsr	r25
    282e:	30 e1       	ldi	r19, 0x10	; 16
    2830:	93 9f       	mul	r25, r19
    2832:	a0 01       	movw	r20, r0
    2834:	11 24       	eor	r1, r1
    2836:	99 0f       	add	r25, r25
    2838:	39 2f       	mov	r19, r25
    283a:	33 0f       	add	r19, r19
    283c:	33 0f       	add	r19, r19
    283e:	93 0f       	add	r25, r19
    2840:	29 1b       	sub	r18, r25
    2842:	24 2b       	or	r18, r20
    2844:	25 83       	std	Z+5, r18	; 0x05
    2846:	96 81       	ldd	r25, Z+6	; 0x06
    2848:	98 9f       	mul	r25, r24
    284a:	81 2d       	mov	r24, r1
    284c:	11 24       	eor	r1, r1
    284e:	86 95       	lsr	r24
    2850:	86 95       	lsr	r24
    2852:	86 95       	lsr	r24
    2854:	40 e1       	ldi	r20, 0x10	; 16
    2856:	84 9f       	mul	r24, r20
    2858:	90 01       	movw	r18, r0
    285a:	11 24       	eor	r1, r1
    285c:	88 0f       	add	r24, r24
    285e:	38 2f       	mov	r19, r24
    2860:	33 0f       	add	r19, r19
    2862:	33 0f       	add	r19, r19
    2864:	83 0f       	add	r24, r19
    2866:	98 1b       	sub	r25, r24
    2868:	92 2b       	or	r25, r18
    286a:	96 83       	std	Z+6, r25	; 0x06
    286c:	47 e0       	ldi	r20, 0x07	; 7
    286e:	bf 01       	movw	r22, r30
    2870:	80 e0       	ldi	r24, 0x00	; 0
    2872:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    2876:	08 95       	ret

Disassembly of section .text.RTCSetTime:

00002f54 <RTCSetTime>:

// This sets the RTC to the specific time passed in. True is returned
// if it's 
bool RTCSetTime(uint64_t u64Timet)
{
    2f54:	0f 93       	push	r16
    2f56:	1f 93       	push	r17
    2f58:	cf 93       	push	r28
    2f5a:	df 93       	push	r29
    2f5c:	cd b7       	in	r28, 0x3d	; 61
    2f5e:	de b7       	in	r29, 0x3e	; 62
    2f60:	a8 97       	sbiw	r28, 0x28	; 40
    2f62:	0f b6       	in	r0, 0x3f	; 63
    2f64:	f8 94       	cli
    2f66:	de bf       	out	0x3e, r29	; 62
    2f68:	0f be       	out	0x3f, r0	; 63
    2f6a:	cd bf       	out	0x3d, r28	; 61
    2f6c:	29 a3       	std	Y+33, r18	; 0x21
    2f6e:	3a a3       	std	Y+34, r19	; 0x22
    2f70:	4b a3       	std	Y+35, r20	; 0x23
    2f72:	5c a3       	std	Y+36, r21	; 0x24
    2f74:	6d a3       	std	Y+37, r22	; 0x25
    2f76:	7e a3       	std	Y+38, r23	; 0x26
    2f78:	8f a3       	std	Y+39, r24	; 0x27
    2f7a:	98 a7       	std	Y+40, r25	; 0x28
	struct tm sTime;
	struct tm *psTime;
	SMCP7940NTime sTimeHW;

	// Convert to GMTime
	memset((void *) &sTime, 0, sizeof(sTime));
    2f7c:	fe 01       	movw	r30, r28
    2f7e:	31 96       	adiw	r30, 0x01	; 1
    2f80:	89 e1       	ldi	r24, 0x19	; 25
    2f82:	df 01       	movw	r26, r30
    2f84:	1d 92       	st	X+, r1
    2f86:	8a 95       	dec	r24
    2f88:	e9 f7       	brne	.-6      	; 0x2f84 <RTCSetTime+0x30>
	psTime = gmtime((const time_t *) &u64Timet);
    2f8a:	be 01       	movw	r22, r28
    2f8c:	6f 5d       	subi	r22, 0xDF	; 223
    2f8e:	7f 4f       	sbci	r23, 0xFF	; 255
    2f90:	80 e8       	ldi	r24, 0x80	; 128
    2f92:	0e 94 0a 27 	call	0x4e14	; 0x4e14 <gmtime>
    2f96:	8c 01       	movw	r16, r24
	MBASSERT(psTime);
    2f98:	89 2b       	or	r24, r25
    2f9a:	39 f4       	brne	.+14     	; 0x2faa <RTCSetTime+0x56>
    2f9c:	42 e8       	ldi	r20, 0x82	; 130
    2f9e:	51 e0       	ldi	r21, 0x01	; 1
    2fa0:	66 ef       	ldi	r22, 0xF6	; 246
    2fa2:	72 e0       	ldi	r23, 0x02	; 2
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	0e 94 9e 23 	call	0x473c	; 0x473c <PlatformAssert>
	memcpy((void *) &sTime, (void *) psTime, sizeof(sTime));
    2faa:	a8 01       	movw	r20, r16
    2fac:	60 e8       	ldi	r22, 0x80	; 128
    2fae:	29 e1       	ldi	r18, 0x19	; 25
    2fb0:	30 e0       	ldi	r19, 0x00	; 0
    2fb2:	ce 01       	movw	r24, r28
    2fb4:	01 96       	adiw	r24, 0x01	; 1
    2fb6:	0e 94 2a 23 	call	0x4654	; 0x4654 <memcpy>
	
	// Now convert to hardware
	StructTMToHW(&sTime,
    2fba:	be 01       	movw	r22, r28
    2fbc:	66 5e       	subi	r22, 0xE6	; 230
    2fbe:	7f 4f       	sbci	r23, 0xFF	; 255
    2fc0:	ce 01       	movw	r24, r28
    2fc2:	01 96       	adiw	r24, 0x01	; 1
    2fc4:	0e 94 9c 20 	call	0x4138	; 0x4138 <StructTMToHW>
				 &sTimeHW);
	
	// Set the time			 
	cli();
    2fc8:	f8 94       	cli
	sg_u64Time = u64Timet;
    2fca:	79 a1       	ldd	r23, Y+33	; 0x21
    2fcc:	6a a1       	ldd	r22, Y+34	; 0x22
    2fce:	5b a1       	ldd	r21, Y+35	; 0x23
    2fd0:	4c a1       	ldd	r20, Y+36	; 0x24
    2fd2:	3d a1       	ldd	r19, Y+37	; 0x25
    2fd4:	2e a1       	ldd	r18, Y+38	; 0x26
    2fd6:	9f a1       	ldd	r25, Y+39	; 0x27
    2fd8:	88 a5       	ldd	r24, Y+40	; 0x28
    2fda:	70 93 45 09 	sts	0x0945, r23	; 0x800945 <sg_u64Time>
    2fde:	60 93 46 09 	sts	0x0946, r22	; 0x800946 <sg_u64Time+0x1>
    2fe2:	50 93 47 09 	sts	0x0947, r21	; 0x800947 <sg_u64Time+0x2>
    2fe6:	40 93 48 09 	sts	0x0948, r20	; 0x800948 <sg_u64Time+0x3>
    2fea:	30 93 49 09 	sts	0x0949, r19	; 0x800949 <sg_u64Time+0x4>
    2fee:	20 93 4a 09 	sts	0x094A, r18	; 0x80094a <sg_u64Time+0x5>
    2ff2:	90 93 4b 09 	sts	0x094B, r25	; 0x80094b <sg_u64Time+0x6>
    2ff6:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <sg_u64Time+0x7>
	sei();
    2ffa:	78 94       	sei
	
	// Now go tell the hardware about it
	return(RTCWriteHW(&sTimeHW));
    2ffc:	ce 01       	movw	r24, r28
    2ffe:	4a 96       	adiw	r24, 0x1a	; 26
    3000:	0e 94 bd 13 	call	0x277a	; 0x277a <RTCWriteHW>
}
    3004:	a8 96       	adiw	r28, 0x28	; 40
    3006:	0f b6       	in	r0, 0x3f	; 63
    3008:	f8 94       	cli
    300a:	de bf       	out	0x3e, r29	; 62
    300c:	0f be       	out	0x3f, r0	; 63
    300e:	cd bf       	out	0x3d, r28	; 61
    3010:	df 91       	pop	r29
    3012:	cf 91       	pop	r28
    3014:	1f 91       	pop	r17
    3016:	0f 91       	pop	r16
    3018:	08 95       	ret

Disassembly of section .text.RTCInit:

0000166e <RTCInit>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    166e:	ff 92       	push	r15
    1670:	0f 93       	push	r16
    1672:	1f 93       	push	r17
    1674:	cf 93       	push	r28
    1676:	df 93       	push	r29
    1678:	cd b7       	in	r28, 0x3d	; 61
    167a:	de b7       	in	r29, 0x3e	; 62
    167c:	a1 97       	sbiw	r28, 0x21	; 33
    167e:	0f b6       	in	r0, 0x3f	; 63
    1680:	f8 94       	cli
    1682:	de bf       	out	0x3e, r29	; 62
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	cd bf       	out	0x3d, r28	; 61
    1688:	19 82       	std	Y+1, r1	; 0x01
    168a:	41 e0       	ldi	r20, 0x01	; 1
    168c:	be 01       	movw	r22, r28
    168e:	6f 5f       	subi	r22, 0xFF	; 255
    1690:	7f 4f       	sbci	r23, 0xFF	; 255
    1692:	87 e0       	ldi	r24, 0x07	; 7
    1694:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    1698:	18 2f       	mov	r17, r24
    169a:	88 23       	and	r24, r24
    169c:	09 f4       	brne	.+2      	; 0x16a0 <RTCInit+0x32>
    169e:	eb c0       	rjmp	.+470    	; 0x1876 <RTCInit+0x208>
    16a0:	80 e8       	ldi	r24, 0x80	; 128
    16a2:	89 83       	std	Y+1, r24	; 0x01
    16a4:	41 e0       	ldi	r20, 0x01	; 1
    16a6:	be 01       	movw	r22, r28
    16a8:	6f 5f       	subi	r22, 0xFF	; 255
    16aa:	7f 4f       	sbci	r23, 0xFF	; 255
    16ac:	80 e0       	ldi	r24, 0x00	; 0
    16ae:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    16b2:	18 2f       	mov	r17, r24
    16b4:	81 11       	cpse	r24, r1
    16b6:	17 c0       	rjmp	.+46     	; 0x16e6 <RTCInit+0x78>
    16b8:	de c0       	rjmp	.+444    	; 0x1876 <RTCInit+0x208>
    16ba:	19 82       	std	Y+1, r1	; 0x01
    16bc:	41 e0       	ldi	r20, 0x01	; 1
    16be:	be 01       	movw	r22, r28
    16c0:	6f 5f       	subi	r22, 0xFF	; 255
    16c2:	7f 4f       	sbci	r23, 0xFF	; 255
    16c4:	83 e0       	ldi	r24, 0x03	; 3
    16c6:	0e 94 ed 1c 	call	0x39da	; 0x39da <RTCReadRegisters>
    16ca:	18 2f       	mov	r17, r24
    16cc:	88 23       	and	r24, r24
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <RTCInit+0x64>
    16d0:	d2 c0       	rjmp	.+420    	; 0x1876 <RTCInit+0x208>
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	85 fd       	sbrc	r24, 5
    16d6:	0a c0       	rjmp	.+20     	; 0x16ec <RTCInit+0x7e>
    16d8:	60 e0       	ldi	r22, 0x00	; 0
    16da:	70 e0       	ldi	r23, 0x00	; 0
    16dc:	cb 01       	movw	r24, r22
    16de:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    16e2:	0f 5f       	subi	r16, 0xFF	; 255
    16e4:	01 c0       	rjmp	.+2      	; 0x16e8 <RTCInit+0x7a>
    16e6:	00 e0       	ldi	r16, 0x00	; 0
    16e8:	08 3c       	cpi	r16, 0xC8	; 200
    16ea:	38 f3       	brcs	.-50     	; 0x16ba <RTCInit+0x4c>
    16ec:	08 3c       	cpi	r16, 0xC8	; 200
    16ee:	08 f0       	brcs	.+2      	; 0x16f2 <RTCInit+0x84>
    16f0:	c2 c0       	rjmp	.+388    	; 0x1876 <RTCInit+0x208>
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
    16f4:	88 60       	ori	r24, 0x08	; 8
    16f6:	89 83       	std	Y+1, r24	; 0x01
    16f8:	41 e0       	ldi	r20, 0x01	; 1
    16fa:	be 01       	movw	r22, r28
    16fc:	6f 5f       	subi	r22, 0xFF	; 255
    16fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1700:	83 e0       	ldi	r24, 0x03	; 3
    1702:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    1706:	18 2f       	mov	r17, r24
    1708:	88 23       	and	r24, r24
    170a:	09 f4       	brne	.+2      	; 0x170e <RTCInit+0xa0>
    170c:	b4 c0       	rjmp	.+360    	; 0x1876 <RTCInit+0x208>
    170e:	41 e0       	ldi	r20, 0x01	; 1
    1710:	be 01       	movw	r22, r28
    1712:	6f 5f       	subi	r22, 0xFF	; 255
    1714:	7f 4f       	sbci	r23, 0xFF	; 255
    1716:	82 e0       	ldi	r24, 0x02	; 2
    1718:	0e 94 ed 1c 	call	0x39da	; 0x39da <RTCReadRegisters>
    171c:	18 2f       	mov	r17, r24
    171e:	88 23       	and	r24, r24
    1720:	09 f4       	brne	.+2      	; 0x1724 <RTCInit+0xb6>
    1722:	a9 c0       	rjmp	.+338    	; 0x1876 <RTCInit+0x208>
    1724:	89 81       	ldd	r24, Y+1	; 0x01
    1726:	8f 7b       	andi	r24, 0xBF	; 191
    1728:	89 83       	std	Y+1, r24	; 0x01
    172a:	41 e0       	ldi	r20, 0x01	; 1
    172c:	be 01       	movw	r22, r28
    172e:	6f 5f       	subi	r22, 0xFF	; 255
    1730:	7f 4f       	sbci	r23, 0xFF	; 255
    1732:	82 e0       	ldi	r24, 0x02	; 2
    1734:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    1738:	18 2f       	mov	r17, r24
    173a:	88 23       	and	r24, r24
    173c:	09 f4       	brne	.+2      	; 0x1740 <RTCInit+0xd2>
    173e:	9b c0       	rjmp	.+310    	; 0x1876 <RTCInit+0x208>
    1740:	ce 01       	movw	r24, r28
    1742:	02 96       	adiw	r24, 0x02	; 2
    1744:	0e 94 b8 14 	call	0x2970	; 0x2970 <RTCReadHW>
    1748:	18 2f       	mov	r17, r24
    174a:	88 23       	and	r24, r24
    174c:	09 f4       	brne	.+2      	; 0x1750 <RTCInit+0xe2>
    174e:	93 c0       	rjmp	.+294    	; 0x1876 <RTCInit+0x208>
    1750:	8a 81       	ldd	r24, Y+2	; 0x02
    1752:	8c 33       	cpi	r24, 0x3C	; 60
    1754:	10 f4       	brcc	.+4      	; 0x175a <RTCInit+0xec>
    1756:	10 e0       	ldi	r17, 0x00	; 0
    1758:	01 c0       	rjmp	.+2      	; 0x175c <RTCInit+0xee>
    175a:	11 e0       	ldi	r17, 0x01	; 1
    175c:	8b 81       	ldd	r24, Y+3	; 0x03
    175e:	8c 33       	cpi	r24, 0x3C	; 60
    1760:	08 f0       	brcs	.+2      	; 0x1764 <RTCInit+0xf6>
    1762:	11 e0       	ldi	r17, 0x01	; 1
    1764:	8c 81       	ldd	r24, Y+4	; 0x04
    1766:	8c 33       	cpi	r24, 0x3C	; 60
    1768:	08 f0       	brcs	.+2      	; 0x176c <RTCInit+0xfe>
    176a:	11 e0       	ldi	r17, 0x01	; 1
    176c:	8d 81       	ldd	r24, Y+5	; 0x05
    176e:	81 50       	subi	r24, 0x01	; 1
    1770:	87 30       	cpi	r24, 0x07	; 7
    1772:	08 f0       	brcs	.+2      	; 0x1776 <RTCInit+0x108>
    1774:	11 e0       	ldi	r17, 0x01	; 1
    1776:	2f 81       	ldd	r18, Y+7	; 0x07
    1778:	8f ef       	ldi	r24, 0xFF	; 255
    177a:	82 0f       	add	r24, r18
    177c:	8c 30       	cpi	r24, 0x0C	; 12
    177e:	18 f5       	brcc	.+70     	; 0x17c6 <RTCInit+0x158>
    1780:	0e 81       	ldd	r16, Y+6	; 0x06
    1782:	00 23       	and	r16, r16
    1784:	11 f1       	breq	.+68     	; 0x17ca <RTCInit+0x15c>
    1786:	82 2f       	mov	r24, r18
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	01 97       	sbiw	r24, 0x01	; 1
    178c:	09 2e       	mov	r0, r25
    178e:	00 0c       	add	r0, r0
    1790:	aa 0b       	sbc	r26, r26
    1792:	87 5d       	subi	r24, 0xD7	; 215
    1794:	9c 4f       	sbci	r25, 0xFC	; 252
    1796:	af 4f       	sbci	r26, 0xFF	; 255
    1798:	fc 01       	movw	r30, r24
    179a:	f4 90       	lpm	r15, Z
    179c:	a7 fd       	sbrc	r26, 7
    179e:	f0 80       	ld	r15, Z
    17a0:	22 30       	cpi	r18, 0x02	; 2
    17a2:	71 f4       	brne	.+28     	; 0x17c0 <RTCInit+0x152>
    17a4:	88 85       	ldd	r24, Y+8	; 0x08
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	84 31       	cpi	r24, 0x14	; 20
    17aa:	91 05       	cpc	r25, r1
    17ac:	18 f4       	brcc	.+6      	; 0x17b4 <RTCInit+0x146>
    17ae:	8c 5c       	subi	r24, 0xCC	; 204
    17b0:	97 4f       	sbci	r25, 0xF7	; 247
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <RTCInit+0x14a>
    17b4:	80 53       	subi	r24, 0x30	; 48
    17b6:	98 4f       	sbci	r25, 0xF8	; 248
    17b8:	0e 94 aa 22 	call	0x4554	; 0x4554 <IsLeapYear>
    17bc:	81 11       	cpse	r24, r1
    17be:	f3 94       	inc	r15
    17c0:	f0 16       	cp	r15, r16
    17c2:	28 f0       	brcs	.+10     	; 0x17ce <RTCInit+0x160>
    17c4:	05 c0       	rjmp	.+10     	; 0x17d0 <RTCInit+0x162>
    17c6:	11 e0       	ldi	r17, 0x01	; 1
    17c8:	03 c0       	rjmp	.+6      	; 0x17d0 <RTCInit+0x162>
    17ca:	11 e0       	ldi	r17, 0x01	; 1
    17cc:	01 c0       	rjmp	.+2      	; 0x17d0 <RTCInit+0x162>
    17ce:	11 e0       	ldi	r17, 0x01	; 1
    17d0:	11 23       	and	r17, r17
    17d2:	b9 f0       	breq	.+46     	; 0x1802 <RTCInit+0x194>
    17d4:	1a 82       	std	Y+2, r1	; 0x02
    17d6:	1b 82       	std	Y+3, r1	; 0x03
    17d8:	1c 82       	std	Y+4, r1	; 0x04
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	8e 83       	std	Y+6, r24	; 0x06
    17de:	8f 83       	std	Y+7, r24	; 0x07
    17e0:	88 e1       	ldi	r24, 0x18	; 24
    17e2:	88 87       	std	Y+8, r24	; 0x08
    17e4:	ce 01       	movw	r24, r28
    17e6:	02 96       	adiw	r24, 0x02	; 2
    17e8:	0e 94 bd 13 	call	0x277a	; 0x277a <RTCWriteHW>
    17ec:	18 2f       	mov	r17, r24
    17ee:	88 23       	and	r24, r24
    17f0:	09 f4       	brne	.+2      	; 0x17f4 <RTCInit+0x186>
    17f2:	41 c0       	rjmp	.+130    	; 0x1876 <RTCInit+0x208>
    17f4:	ce 01       	movw	r24, r28
    17f6:	02 96       	adiw	r24, 0x02	; 2
    17f8:	0e 94 b8 14 	call	0x2970	; 0x2970 <RTCReadHW>
    17fc:	18 2f       	mov	r17, r24
    17fe:	88 23       	and	r24, r24
    1800:	d1 f1       	breq	.+116    	; 0x1876 <RTCInit+0x208>
    1802:	be 01       	movw	r22, r28
    1804:	67 5f       	subi	r22, 0xF7	; 247
    1806:	7f 4f       	sbci	r23, 0xFF	; 255
    1808:	ce 01       	movw	r24, r28
    180a:	02 96       	adiw	r24, 0x02	; 2
    180c:	0e 94 2c 1d 	call	0x3a58	; 0x3a58 <HWToStructTM>
    1810:	ce 01       	movw	r24, r28
    1812:	09 96       	adiw	r24, 0x09	; 9
    1814:	0e 94 2a 1c 	call	0x3854	; 0x3854 <mktime>
    1818:	8b 01       	movw	r16, r22
    181a:	9c 01       	movw	r18, r24
    181c:	f8 94       	cli
    181e:	00 93 45 09 	sts	0x0945, r16	; 0x800945 <sg_u64Time>
    1822:	10 93 46 09 	sts	0x0946, r17	; 0x800946 <sg_u64Time+0x1>
    1826:	20 93 47 09 	sts	0x0947, r18	; 0x800947 <sg_u64Time+0x2>
    182a:	30 93 48 09 	sts	0x0948, r19	; 0x800948 <sg_u64Time+0x3>
    182e:	10 92 49 09 	sts	0x0949, r1	; 0x800949 <sg_u64Time+0x4>
    1832:	10 92 4a 09 	sts	0x094A, r1	; 0x80094a <sg_u64Time+0x5>
    1836:	10 92 4b 09 	sts	0x094B, r1	; 0x80094b <sg_u64Time+0x6>
    183a:	10 92 4c 09 	sts	0x094C, r1	; 0x80094c <sg_u64Time+0x7>
    183e:	78 94       	sei
    1840:	87 b1       	in	r24, 0x07	; 7
    1842:	8e 7f       	andi	r24, 0xFE	; 254
    1844:	87 b9       	out	0x07, r24	; 7
    1846:	88 b1       	in	r24, 0x08	; 8
    1848:	81 60       	ori	r24, 0x01	; 1
    184a:	88 b9       	out	0x08, r24	; 8
    184c:	41 e0       	ldi	r20, 0x01	; 1
    184e:	be 01       	movw	r22, r28
    1850:	6f 5f       	subi	r22, 0xFF	; 255
    1852:	7f 4f       	sbci	r23, 0xFF	; 255
    1854:	87 e0       	ldi	r24, 0x07	; 7
    1856:	0e 94 ed 1c 	call	0x39da	; 0x39da <RTCReadRegisters>
    185a:	18 2f       	mov	r17, r24
    185c:	88 23       	and	r24, r24
    185e:	59 f0       	breq	.+22     	; 0x1876 <RTCInit+0x208>
    1860:	89 81       	ldd	r24, Y+1	; 0x01
    1862:	80 64       	ori	r24, 0x40	; 64
    1864:	89 83       	std	Y+1, r24	; 0x01
    1866:	41 e0       	ldi	r20, 0x01	; 1
    1868:	be 01       	movw	r22, r28
    186a:	6f 5f       	subi	r22, 0xFF	; 255
    186c:	7f 4f       	sbci	r23, 0xFF	; 255
    186e:	87 e0       	ldi	r24, 0x07	; 7
    1870:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <RTCWriteRegisters>
    1874:	18 2f       	mov	r17, r24
    1876:	81 2f       	mov	r24, r17
    1878:	a1 96       	adiw	r28, 0x21	; 33
    187a:	0f b6       	in	r0, 0x3f	; 63
    187c:	f8 94       	cli
    187e:	de bf       	out	0x3e, r29	; 62
    1880:	0f be       	out	0x3f, r0	; 63
    1882:	cd bf       	out	0x3d, r28	; 61
    1884:	df 91       	pop	r29
    1886:	cf 91       	pop	r28
    1888:	1f 91       	pop	r17
    188a:	0f 91       	pop	r16
    188c:	ff 90       	pop	r15
    188e:	08 95       	ret

Disassembly of section .text.SDSetCS:

00004ce4 <SDSetCS>:
static uint8_t sg_u8CSD[16];

// This will provide a !CS assertion or deassertion with pre/postamble clock
static void SDSetCS(bool bAsserted)
{
	if (bAsserted)
    4ce4:	88 23       	and	r24, r24
    4ce6:	21 f0       	breq	.+8      	; 0x4cf0 <SDSetCS+0xc>
	{
		SD_CS_ASSERT();
    4ce8:	88 b1       	in	r24, 0x08	; 8
    4cea:	8f 7b       	andi	r24, 0xBF	; 191
    4cec:	88 b9       	out	0x08, r24	; 8
    4cee:	08 95       	ret
	}
	else
	{
		SD_CS_DEASSERT();
    4cf0:	88 b1       	in	r24, 0x08	; 8
    4cf2:	80 64       	ori	r24, 0x40	; 64
    4cf4:	88 b9       	out	0x08, r24	; 8
    4cf6:	08 95       	ret

Disassembly of section .text.SDPowerup:

000044ac <SDPowerup>:

// Sends SD powerup sequence to card and attempts to initialize it
static void SDPowerup(void)
{
	// Set SPI baud rate to (SD_SPEED_SLOW, which is the max for the init sequence)
	(void) SPISetBaudRate(SD_SPEED_SLOW);
    44ac:	60 e8       	ldi	r22, 0x80	; 128
    44ae:	7a e1       	ldi	r23, 0x1A	; 26
    44b0:	86 e0       	ldi	r24, 0x06	; 6
    44b2:	90 e0       	ldi	r25, 0x00	; 0
    44b4:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <SPISetBaudRate>
	
	// Deassert chip select
	SD_CS_DEASSERT();
    44b8:	88 b1       	in	r24, 0x08	; 8
    44ba:	80 64       	ori	r24, 0x40	; 64
    44bc:	88 b9       	out	0x08, r24	; 8
	
	// Delay time after possible deassertion (2ms)
	Delay(2000);
    44be:	60 ed       	ldi	r22, 0xD0	; 208
    44c0:	77 e0       	ldi	r23, 0x07	; 7
    44c2:	80 e0       	ldi	r24, 0x00	; 0
    44c4:	90 e0       	ldi	r25, 0x00	; 0
    44c6:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
	
	// Send 74/80 bits of 0xff as a reset (80 bits required since we're byte-
	// sized transactions)
	SPIWritePattern(0xff,
    44ca:	40 e1       	ldi	r20, 0x10	; 16
    44cc:	50 e0       	ldi	r21, 0x00	; 0
    44ce:	6f ef       	ldi	r22, 0xFF	; 255
    44d0:	70 e0       	ldi	r23, 0x00	; 0
    44d2:	82 e0       	ldi	r24, 0x02	; 2
    44d4:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
				    128/8);

	// Delay time after write
	Delay(2000);
    44d8:	60 ed       	ldi	r22, 0xD0	; 208
    44da:	77 e0       	ldi	r23, 0x07	; 7
    44dc:	80 e0       	ldi	r24, 0x00	; 0
    44de:	90 e0       	ldi	r25, 0x00	; 0
    44e0:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    44e4:	08 95       	ret

Disassembly of section .text.SDCommand:

00003316 <SDCommand>:
#define CMD8_CRC    0x87

// Sends a command to the SD card, including argument an CRC
static uint8_t SDCommand(uint8_t u8Cmd,
						 uint32_t u32Arg)
{
    3316:	df 92       	push	r13
    3318:	ef 92       	push	r14
    331a:	ff 92       	push	r15
    331c:	0f 93       	push	r16
    331e:	1f 93       	push	r17
    3320:	cf 93       	push	r28
    3322:	df 93       	push	r29
    3324:	cd b7       	in	r28, 0x3d	; 61
    3326:	de b7       	in	r29, 0x3e	; 62
    3328:	27 97       	sbiw	r28, 0x07	; 7
    332a:	0f b6       	in	r0, 0x3f	; 63
    332c:	f8 94       	cli
    332e:	de bf       	out	0x3e, r29	; 62
    3330:	0f be       	out	0x3f, r0	; 63
    3332:	cd bf       	out	0x3d, r28	; 61
    3334:	18 2f       	mov	r17, r24
    3336:	04 2f       	mov	r16, r20
    3338:	f5 2e       	mov	r15, r21
    333a:	e6 2e       	mov	r14, r22
    333c:	d7 2e       	mov	r13, r23
	uint8_t u8Buffer[sizeof(u8Cmd) + sizeof(u32Arg) + sizeof(u8CRC)];
	uint8_t u8Response;
	uint8_t u8Count;
	
	// If this is an ACMD, prefix a CMD55
	if (u8Cmd & 0x80)
    333e:	88 23       	and	r24, r24
    3340:	4c f4       	brge	.+18     	; 0x3354 <SDCommand+0x3e>
	{
		u8Response = SDCommand(CMD55,
    3342:	40 e0       	ldi	r20, 0x00	; 0
    3344:	50 e0       	ldi	r21, 0x00	; 0
    3346:	ba 01       	movw	r22, r20
    3348:	87 e3       	ldi	r24, 0x37	; 55
    334a:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    334e:	8f 83       	std	Y+7, r24	; 0x07
							   CMD55_ARG);
							   
		if (u8Response > 1)
    3350:	82 30       	cpi	r24, 0x02	; 2
    3352:	40 f5       	brcc	.+80     	; 0x33a4 <SDCommand+0x8e>
			return(u8Response);
		}
	}
	
	// SD Command (OR in 0x40 so bit 47 is always a 1
	u8Buffer[0] = (u8Cmd & 0x7f) | 0x40;
    3354:	81 2f       	mov	r24, r17
    3356:	8f 73       	andi	r24, 0x3F	; 63
    3358:	80 64       	ori	r24, 0x40	; 64
    335a:	89 83       	std	Y+1, r24	; 0x01
	
	// 32 Bits of argument
	u8Buffer[1] = (uint8_t) (u32Arg >> 24);
    335c:	da 82       	std	Y+2, r13	; 0x02
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
    335e:	eb 82       	std	Y+3, r14	; 0x03
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
    3360:	fc 82       	std	Y+4, r15	; 0x04
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
    3362:	0d 83       	std	Y+5, r16	; 0x05
	
	// Valid CRCs for specific commands
	u8CRC = 0;
	if (CMD0 == u8Cmd)
    3364:	11 23       	and	r17, r17
    3366:	11 f0       	breq	.+4      	; 0x336c <SDCommand+0x56>
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
	
	// Valid CRCs for specific commands
	u8CRC = 0;
    3368:	80 e0       	ldi	r24, 0x00	; 0
    336a:	01 c0       	rjmp	.+2      	; 0x336e <SDCommand+0x58>
	if (CMD0 == u8Cmd)
	{
		u8CRC = 0x95;
    336c:	85 e9       	ldi	r24, 0x95	; 149
	}
	
	if (CMD8 == u8Cmd)
    336e:	18 30       	cpi	r17, 0x08	; 8
    3370:	09 f4       	brne	.+2      	; 0x3374 <SDCommand+0x5e>
	{
		u8CRC = 0x87;
    3372:	87 e8       	ldi	r24, 0x87	; 135
	}
	
	// Now the CRC - Bit 0 means "ignore CRC"
	u8Buffer[5] = (uint8_t) (u8CRC | 0x01);
    3374:	81 60       	ori	r24, 0x01	; 1
    3376:	8e 83       	std	Y+6, r24	; 0x06
	
	// Send all bytes to the SD card
	SPIWrite(u8Buffer,
    3378:	46 e0       	ldi	r20, 0x06	; 6
    337a:	50 e0       	ldi	r21, 0x00	; 0
    337c:	be 01       	movw	r22, r28
    337e:	6f 5f       	subi	r22, 0xFF	; 255
    3380:	7f 4f       	sbci	r23, 0xFF	; 255
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			 sizeof(u8Buffer));
			 
	u8Count = 10;
    3388:	1a e0       	ldi	r17, 0x0A	; 10
	
	do 
	{
		SPIRead(&u8Response,
    338a:	41 e0       	ldi	r20, 0x01	; 1
    338c:	50 e0       	ldi	r21, 0x00	; 0
    338e:	be 01       	movw	r22, r28
    3390:	69 5f       	subi	r22, 0xF9	; 249
    3392:	7f 4f       	sbci	r23, 0xFF	; 255
    3394:	83 e0       	ldi	r24, 0x03	; 3
    3396:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
				sizeof(u8Response));
	} while ((u8Response & 0x80) && --u8Count);
    339a:	8f 81       	ldd	r24, Y+7	; 0x07
    339c:	88 23       	and	r24, r24
    339e:	14 f4       	brge	.+4      	; 0x33a4 <SDCommand+0x8e>
    33a0:	11 50       	subi	r17, 0x01	; 1
    33a2:	99 f7       	brne	.-26     	; 0x338a <SDCommand+0x74>
	
	return(u8Response);
}
    33a4:	27 96       	adiw	r28, 0x07	; 7
    33a6:	0f b6       	in	r0, 0x3f	; 63
    33a8:	f8 94       	cli
    33aa:	de bf       	out	0x3e, r29	; 62
    33ac:	0f be       	out	0x3f, r0	; 63
    33ae:	cd bf       	out	0x3d, r28	; 61
    33b0:	df 91       	pop	r29
    33b2:	cf 91       	pop	r28
    33b4:	1f 91       	pop	r17
    33b6:	0f 91       	pop	r16
    33b8:	ff 90       	pop	r15
    33ba:	ef 90       	pop	r14
    33bc:	df 90       	pop	r13
    33be:	08 95       	ret

Disassembly of section .text.SDGoIdle:

00004b7a <SDGoIdle>:
			sizeof(uint32_t));
}

// SD - Go idle!
static uint8_t SDGoIdle(uint8_t *pu8Response)
{
    4b7a:	cf 93       	push	r28
	uint8_t u8Response;
	
	SDSetCS(true);
    4b7c:	81 e0       	ldi	r24, 0x01	; 1
    4b7e:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	// Send our CMD0 (go idle)
	u8Response = SDCommand(CMD0,
    4b82:	40 e0       	ldi	r20, 0x00	; 0
    4b84:	50 e0       	ldi	r21, 0x00	; 0
    4b86:	ba 01       	movw	r22, r20
    4b88:	80 e0       	ldi	r24, 0x00	; 0
    4b8a:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    4b8e:	c8 2f       	mov	r28, r24
						   CMD0_ARG);
						   
	SDSetCS(false);
    4b90:	80 e0       	ldi	r24, 0x00	; 0
    4b92:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>

	return(u8Response);
}
    4b96:	8c 2f       	mov	r24, r28
    4b98:	cf 91       	pop	r28
    4b9a:	08 95       	ret

Disassembly of section .text.SDSendOpCondition:

00004588 <SDSendOpCondition>:
#define ACMD41_CRC  0x00

// Send operation condition
static uint8_t SDSendOpCondition(uint8_t *pu8Response,
								 uint32_t u32Arg)
{
    4588:	cf 92       	push	r12
    458a:	df 92       	push	r13
    458c:	ef 92       	push	r14
    458e:	ff 92       	push	r15
    4590:	cf 93       	push	r28
    4592:	6a 01       	movw	r12, r20
    4594:	7b 01       	movw	r14, r22
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    4596:	81 e0       	ldi	r24, 0x01	; 1
    4598:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(ACMD41,
    459c:	b7 01       	movw	r22, r14
    459e:	a6 01       	movw	r20, r12
    45a0:	89 ea       	ldi	r24, 0xA9	; 169
    45a2:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    45a6:	c8 2f       	mov	r28, r24
						   u32Arg);
	// Deassert chip select
	SDSetCS(false);
    45a8:	80 e0       	ldi	r24, 0x00	; 0
    45aa:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	return(u8Response);
}
    45ae:	8c 2f       	mov	r24, r28
    45b0:	cf 91       	pop	r28
    45b2:	ff 90       	pop	r15
    45b4:	ef 90       	pop	r14
    45b6:	df 90       	pop	r13
    45b8:	cf 90       	pop	r12
    45ba:	08 95       	ret

Disassembly of section .text.SDSendOpConditionArg:

00004036 <SDSendOpConditionArg>:
	return(u8Response);
}

static uint8_t SDSendOpConditionArg(uint8_t *pu8Resp,
									uint32_t u32Arg)
{
    4036:	cf 92       	push	r12
    4038:	df 92       	push	r13
    403a:	ef 92       	push	r14
    403c:	ff 92       	push	r15
    403e:	0f 93       	push	r16
    4040:	1f 93       	push	r17
    4042:	cf 93       	push	r28
    4044:	df 93       	push	r29
    4046:	8c 01       	movw	r16, r24
    4048:	6a 01       	movw	r12, r20
    404a:	7b 01       	movw	r14, r22
	uint8_t u8Attempts;
	uint8_t u8Response;
	
	u8Attempts = 0;
    404c:	c0 e0       	ldi	r28, 0x00	; 0
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    404e:	0f c0       	rjmp	.+30     	; 0x406e <SDSendOpConditionArg+0x38>
	{
		u8Response = SDSendOpCondition(pu8Resp,
    4050:	b7 01       	movw	r22, r14
    4052:	a6 01       	movw	r20, r12
    4054:	c8 01       	movw	r24, r16
    4056:	0e 94 c4 22 	call	0x4588	; 0x4588 <SDSendOpCondition>
    405a:	d8 2f       	mov	r29, r24
									   u32Arg);
		if (0 == u8Response)
    405c:	88 23       	and	r24, r24
    405e:	49 f0       	breq	.+18     	; 0x4072 <SDSendOpConditionArg+0x3c>
		{
			break;
		}
			
		// Give it a little time to settle
		Delay(10000);
    4060:	60 e1       	ldi	r22, 0x10	; 16
    4062:	77 e2       	ldi	r23, 0x27	; 39
    4064:	80 e0       	ldi	r24, 0x00	; 0
    4066:	90 e0       	ldi	r25, 0x00	; 0
    4068:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
		u8Attempts++;
    406c:	cf 5f       	subi	r28, 0xFF	; 255
	uint8_t u8Response;
	
	u8Attempts = 0;
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    406e:	c4 36       	cpi	r28, 0x64	; 100
    4070:	78 f3       	brcs	.-34     	; 0x4050 <SDSendOpConditionArg+0x1a>
		Delay(10000);
		u8Attempts++;
	}

	// If we've retried too much, bail out. We're done.
	if (SD_GO_IDLE_RETRIES == u8Attempts)
    4072:	c4 36       	cpi	r28, 0x64	; 100
    4074:	09 f4       	brne	.+2      	; 0x4078 <SDSendOpConditionArg+0x42>
	{
		u8Response = 0x80;
    4076:	d0 e8       	ldi	r29, 0x80	; 128
	}
	
	return(u8Response);
}
    4078:	8d 2f       	mov	r24, r29
    407a:	df 91       	pop	r29
    407c:	cf 91       	pop	r28
    407e:	1f 91       	pop	r17
    4080:	0f 91       	pop	r16
    4082:	ff 90       	pop	r15
    4084:	ef 90       	pop	r14
    4086:	df 90       	pop	r13
    4088:	cf 90       	pop	r12
    408a:	08 95       	ret

Disassembly of section .text.SDWaitResponse7:

00004dc2 <SDWaitResponse7>:

// This will return true if a response 7 was received, otherwise false
static void SDWaitResponse7(uint8_t *pu8ResponseByte)
{
	// Go read the remaining 4 bytes
	SPIRead(pu8ResponseByte,
    4dc2:	44 e0       	ldi	r20, 0x04	; 4
    4dc4:	50 e0       	ldi	r21, 0x00	; 0
    4dc6:	bc 01       	movw	r22, r24
    4dc8:	83 e0       	ldi	r24, 0x03	; 3
    4dca:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
    4dce:	08 95       	ret

Disassembly of section .text.SDSendInterfaceCondition:

000045bc <SDSendInterfaceCondition>:
	return(u8Response);
}

// Send interface condition
static uint8_t SDSendInterfaceCondition(uint8_t *pu8Response)
{
    45bc:	0f 93       	push	r16
    45be:	1f 93       	push	r17
    45c0:	cf 93       	push	r28
    45c2:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	SDSetCS(true);
    45c4:	81 e0       	ldi	r24, 0x01	; 1
    45c6:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	// Send our CMD8 Send interface condition
	u8Response = SDCommand(CMD8,
    45ca:	4a ea       	ldi	r20, 0xAA	; 170
    45cc:	51 e0       	ldi	r21, 0x01	; 1
    45ce:	60 e0       	ldi	r22, 0x00	; 0
    45d0:	70 e0       	ldi	r23, 0x00	; 0
    45d2:	88 e0       	ldi	r24, 0x08	; 8
    45d4:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    45d8:	c8 2f       	mov	r28, r24
						   CMD8_ARG);
						   
	SDWaitResponse7(pu8Response);
    45da:	c8 01       	movw	r24, r16
    45dc:	0e 94 e1 26 	call	0x4dc2	; 0x4dc2 <SDWaitResponse7>
		
	SDSetCS(false);
    45e0:	80 e0       	ldi	r24, 0x00	; 0
    45e2:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>

	return(u8Response);
}
    45e6:	8c 2f       	mov	r24, r28
    45e8:	cf 91       	pop	r28
    45ea:	1f 91       	pop	r17
    45ec:	0f 91       	pop	r16
    45ee:	08 95       	ret

Disassembly of section .text.SDReadOCR:

000045f0 <SDReadOCR>:
#define CMD58_ARG   0x00000000
#define CMD58_CRC   0x00

// Go read the OCR
static uint8_t SDReadOCR(uint8_t *pu8Response)
{
    45f0:	0f 93       	push	r16
    45f2:	1f 93       	push	r17
    45f4:	cf 93       	push	r28
    45f6:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    45f8:	81 e0       	ldi	r24, 0x01	; 1
    45fa:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(CMD58,
    45fe:	40 e0       	ldi	r20, 0x00	; 0
    4600:	50 e0       	ldi	r21, 0x00	; 0
    4602:	ba 01       	movw	r22, r20
    4604:	8a e3       	ldi	r24, 0x3A	; 58
    4606:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    460a:	c8 2f       	mov	r28, r24
						   CMD58_ARG);

	// Read response
	SDWaitResponse7(pu8Response);
    460c:	c8 01       	movw	r24, r16
    460e:	0e 94 e1 26 	call	0x4dc2	; 0x4dc2 <SDWaitResponse7>

	// Deassert chip select
	SDSetCS(false);
    4612:	80 e0       	ldi	r24, 0x00	; 0
    4614:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	return(u8Response);
}
    4618:	8c 2f       	mov	r24, r28
    461a:	cf 91       	pop	r28
    461c:	1f 91       	pop	r17
    461e:	0f 91       	pop	r16
    4620:	08 95       	ret

Disassembly of section .text.SDReadCSD:

00003ad4 <SDReadCSD>:
#define CMD9_ARG    0x000000000
#define CMD9_CRC    0x00

// Read CSD (card specific data) - CSD is 128 bits - see the SD spec for details.
static uint8_t SDReadCSD(uint8_t *pu8CSD)
{
    3ad4:	ef 92       	push	r14
    3ad6:	ff 92       	push	r15
    3ad8:	0f 93       	push	r16
    3ada:	1f 93       	push	r17
    3adc:	cf 93       	push	r28
    3ade:	df 93       	push	r29
    3ae0:	0f 92       	push	r0
    3ae2:	cd b7       	in	r28, 0x3d	; 61
    3ae4:	de b7       	in	r29, 0x3e	; 62
    3ae6:	7c 01       	movw	r14, r24
	uint8_t u8Response;
	uint8_t u8CmdResponse;
	uint8_t u8Count = 8;
	
	SDSetCS(true);
    3ae8:	81 e0       	ldi	r24, 0x01	; 1
    3aea:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	
	// Send our CMD9 (read CSD)
	u8CmdResponse = SDCommand(CMD9,
    3aee:	40 e0       	ldi	r20, 0x00	; 0
    3af0:	50 e0       	ldi	r21, 0x00	; 0
    3af2:	ba 01       	movw	r22, r20
    3af4:	89 e0       	ldi	r24, 0x09	; 9
    3af6:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    3afa:	08 2f       	mov	r16, r24
							  CMD9_ARG);
	
	// Success! Let's get a response
	if (u8CmdResponse)
    3afc:	81 11       	cpse	r24, r1
    3afe:	1c c0       	rjmp	.+56     	; 0x3b38 <SDReadCSD+0x64>
    3b00:	18 e0       	ldi	r17, 0x08	; 8
    3b02:	01 c0       	rjmp	.+2      	; 0x3b06 <SDReadCSD+0x32>
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
			 (u8Count--));
    3b04:	18 2f       	mov	r17, r24
	}
	
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
    3b06:	41 e0       	ldi	r20, 0x01	; 1
    3b08:	50 e0       	ldi	r21, 0x00	; 0
    3b0a:	be 01       	movw	r22, r28
    3b0c:	6f 5f       	subi	r22, 0xFF	; 255
    3b0e:	7f 4f       	sbci	r23, 0xFF	; 255
    3b10:	83 e0       	ldi	r24, 0x03	; 3
    3b12:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3b16:	89 81       	ldd	r24, Y+1	; 0x01
			 (u8Count--));
    3b18:	8e 3f       	cpi	r24, 0xFE	; 254
    3b1a:	29 f0       	breq	.+10     	; 0x3b26 <SDReadCSD+0x52>
    3b1c:	8f ef       	ldi	r24, 0xFF	; 255
    3b1e:	81 0f       	add	r24, r17
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3b20:	11 11       	cpse	r17, r1
    3b22:	f0 cf       	rjmp	.-32     	; 0x3b04 <SDReadCSD+0x30>
    3b24:	01 c0       	rjmp	.+2      	; 0x3b28 <SDReadCSD+0x54>
    3b26:	81 2f       	mov	r24, r17
			 (u8Count--));
			 
	// If we haven't seen it in u8Count bytes, then error the call
	if (0 == u8Count)
    3b28:	88 23       	and	r24, r24
    3b2a:	31 f0       	breq	.+12     	; 0x3b38 <SDReadCSD+0x64>
	{
		goto errorExit;
	}
	
	// Go read the remaining 16 bytes
	SPIRead(pu8CSD,
    3b2c:	40 e1       	ldi	r20, 0x10	; 16
    3b2e:	50 e0       	ldi	r21, 0x00	; 0
    3b30:	b7 01       	movw	r22, r14
    3b32:	83 e0       	ldi	r24, 0x03	; 3
    3b34:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
		    16);
	
errorExit:	
	SDSetCS(false);
    3b38:	80 e0       	ldi	r24, 0x00	; 0
    3b3a:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
	return(u8CmdResponse);
	
}
    3b3e:	80 2f       	mov	r24, r16
    3b40:	0f 90       	pop	r0
    3b42:	df 91       	pop	r29
    3b44:	cf 91       	pop	r28
    3b46:	1f 91       	pop	r17
    3b48:	0f 91       	pop	r16
    3b4a:	ff 90       	pop	r15
    3b4c:	ef 90       	pop	r14
    3b4e:	08 95       	ret

Disassembly of section .text.SDReceiveDataBlock:

000036bc <SDReceiveDataBlock>:
}

// Receives a datablock during the data phase which may take some time
static bool SDReceiveDataBlock(uint8_t *pu8Buffer,
							   uint16_t u16RXCount)
{
    36bc:	cf 92       	push	r12
    36be:	df 92       	push	r13
    36c0:	ef 92       	push	r14
    36c2:	ff 92       	push	r15
    36c4:	0f 93       	push	r16
    36c6:	1f 93       	push	r17
    36c8:	cf 93       	push	r28
    36ca:	df 93       	push	r29
    36cc:	0f 92       	push	r0
    36ce:	cd b7       	in	r28, 0x3d	; 61
    36d0:	de b7       	in	r29, 0x3e	; 62
    36d2:	7c 01       	movw	r14, r24
    36d4:	6b 01       	movw	r12, r22
	uint8_t u8Response;
	uint16_t u16Count = 4096;
    36d6:	00 e0       	ldi	r16, 0x00	; 0
    36d8:	10 e1       	ldi	r17, 0x10	; 16
    36da:	01 c0       	rjmp	.+2      	; 0x36de <SDReceiveDataBlock+0x22>
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
    36dc:	89 01       	movw	r16, r18
	uint16_t u16Count = 4096;
	
	// Wait for response token
	do 
	{
		SPIRead(&u8Response,
    36de:	41 e0       	ldi	r20, 0x01	; 1
    36e0:	50 e0       	ldi	r21, 0x00	; 0
    36e2:	be 01       	movw	r22, r28
    36e4:	6f 5f       	subi	r22, 0xFF	; 255
    36e6:	7f 4f       	sbci	r23, 0xFF	; 255
    36e8:	83 e0       	ldi	r24, 0x03	; 3
    36ea:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    36ee:	89 81       	ldd	r24, Y+1	; 0x01
		   (u16Count--));
    36f0:	8e 3f       	cpi	r24, 0xFE	; 254
    36f2:	29 f0       	breq	.+10     	; 0x36fe <SDReceiveDataBlock+0x42>
    36f4:	98 01       	movw	r18, r16
    36f6:	21 50       	subi	r18, 0x01	; 1
    36f8:	31 09       	sbc	r19, r1
	do 
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    36fa:	01 2b       	or	r16, r17
    36fc:	79 f7       	brne	.-34     	; 0x36dc <SDReceiveDataBlock+0x20>
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
    36fe:	8e 3f       	cpi	r24, 0xFE	; 254
    3700:	b9 f4       	brne	.+46     	; 0x3730 <SDReceiveDataBlock+0x74>
	{
		return(false);
	}
	
	// Start of data. Pull it down.
	SPIRead(pu8Buffer,
    3702:	a6 01       	movw	r20, r12
    3704:	b7 01       	movw	r22, r14
    3706:	83 e0       	ldi	r24, 0x03	; 3
    3708:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			u16RXCount);
			
	// Discard CRC
	SPIRead(&u8Response,
    370c:	41 e0       	ldi	r20, 0x01	; 1
    370e:	50 e0       	ldi	r21, 0x00	; 0
    3710:	be 01       	movw	r22, r28
    3712:	6f 5f       	subi	r22, 0xFF	; 255
    3714:	7f 4f       	sbci	r23, 0xFF	; 255
    3716:	83 e0       	ldi	r24, 0x03	; 3
    3718:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			sizeof(u8Response));
	SPIRead(&u8Response,
    371c:	41 e0       	ldi	r20, 0x01	; 1
    371e:	50 e0       	ldi	r21, 0x00	; 0
    3720:	be 01       	movw	r22, r28
    3722:	6f 5f       	subi	r22, 0xFF	; 255
    3724:	7f 4f       	sbci	r23, 0xFF	; 255
    3726:	83 e0       	ldi	r24, 0x03	; 3
    3728:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			sizeof(u8Response));
	return(true);			   
    372c:	81 e0       	ldi	r24, 0x01	; 1
    372e:	01 c0       	rjmp	.+2      	; 0x3732 <SDReceiveDataBlock+0x76>
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
	{
		return(false);
    3730:	80 e0       	ldi	r24, 0x00	; 0
	SPIRead(&u8Response,
			sizeof(u8Response));
	SPIRead(&u8Response,
			sizeof(u8Response));
	return(true);			   
}
    3732:	0f 90       	pop	r0
    3734:	df 91       	pop	r29
    3736:	cf 91       	pop	r28
    3738:	1f 91       	pop	r17
    373a:	0f 91       	pop	r16
    373c:	ff 90       	pop	r15
    373e:	ef 90       	pop	r14
    3740:	df 90       	pop	r13
    3742:	cf 90       	pop	r12
    3744:	08 95       	ret

Disassembly of section .text.SDTransmitDataBlock:

000030de <SDTransmitDataBlock>:

// Transmits a datablock during the data phase which may take some time
static bool SDTransmitDataBlock(uint8_t *pu8Buffer,
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
    30de:	ef 92       	push	r14
    30e0:	ff 92       	push	r15
    30e2:	0f 93       	push	r16
    30e4:	1f 93       	push	r17
    30e6:	cf 93       	push	r28
    30e8:	df 93       	push	r29
    30ea:	00 d0       	rcall	.+0      	; 0x30ec <SDTransmitDataBlock+0xe>
    30ec:	cd b7       	in	r28, 0x3d	; 61
    30ee:	de b7       	in	r29, 0x3e	; 62
    30f0:	8c 01       	movw	r16, r24
    30f2:	7b 01       	movw	r14, r22
    30f4:	4a 83       	std	Y+2, r20	; 0x02
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;

	// Send the data phase token (whatever it is)
	SPIWrite(&u8DataPhaseToken,
    30f6:	41 e0       	ldi	r20, 0x01	; 1
    30f8:	50 e0       	ldi	r21, 0x00	; 0
    30fa:	be 01       	movw	r22, r28
    30fc:	6e 5f       	subi	r22, 0xFE	; 254
    30fe:	7f 4f       	sbci	r23, 0xFF	; 255
    3100:	81 e0       	ldi	r24, 0x01	; 1
    3102:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
			 sizeof(u8DataPhaseToken));
	
	if (u8DataPhaseToken != SD_STOP_TRANSACTION)
    3106:	8a 81       	ldd	r24, Y+2	; 0x02
    3108:	8d 3f       	cpi	r24, 0xFD	; 253
    310a:	e1 f1       	breq	.+120    	; 0x3184 <SDTransmitDataBlock+0xa6>
	{
		// As long as we're not stopping a transaction, we're writing data
		SPIWrite(pu8Buffer,
    310c:	a7 01       	movw	r20, r14
    310e:	b8 01       	movw	r22, r16
    3110:	81 e0       	ldi	r24, 0x01	; 1
    3112:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
    3116:	00 e0       	ldi	r16, 0x00	; 0
    3118:	10 e0       	ldi	r17, 0x00	; 0
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    311a:	0d c0       	rjmp	.+26     	; 0x3136 <SDTransmitDataBlock+0x58>
		{
			// Get some data
			SPIRead(&u8Response,
    311c:	41 e0       	ldi	r20, 0x01	; 1
    311e:	50 e0       	ldi	r21, 0x00	; 0
    3120:	be 01       	movw	r22, r28
    3122:	6f 5f       	subi	r22, 0xFF	; 255
    3124:	7f 4f       	sbci	r23, 0xFF	; 255
    3126:	83 e0       	ldi	r24, 0x03	; 3
    3128:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
					sizeof(u8Response));
			if (u8Response != 0xff)
    312c:	89 81       	ldd	r24, Y+1	; 0x01
    312e:	8f 3f       	cpi	r24, 0xFF	; 255
    3130:	31 f4       	brne	.+12     	; 0x313e <SDTransmitDataBlock+0x60>
			{
				break;
			}
				
			++u16Attempts;
    3132:	0f 5f       	subi	r16, 0xFF	; 255
    3134:	1f 4f       	sbci	r17, 0xFF	; 255
		SPIWrite(pu8Buffer,
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    3136:	0e 39       	cpi	r16, 0x9E	; 158
    3138:	88 e9       	ldi	r24, 0x98	; 152
    313a:	18 07       	cpc	r17, r24
    313c:	78 f3       	brcs	.-34     	; 0x311c <SDTransmitDataBlock+0x3e>
				
			++u16Attempts;
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    313e:	0e 39       	cpi	r16, 0x9E	; 158
    3140:	18 49       	sbci	r17, 0x98	; 152
    3142:	11 f1       	breq	.+68     	; 0x3188 <SDTransmitDataBlock+0xaa>
			bResult = false;
			goto errorExit;
		}
			
		// See if the data was accepted
		u8Response &= 0x1f;
    3144:	89 81       	ldd	r24, Y+1	; 0x01
    3146:	8f 71       	andi	r24, 0x1F	; 31
    3148:	89 83       	std	Y+1, r24	; 0x01
		if (0x05 == u8Response)
    314a:	85 30       	cpi	r24, 0x05	; 5
    314c:	81 f0       	breq	.+32     	; 0x316e <SDTransmitDataBlock+0x90>
			// Success!
		}
		else
		{
			// Sector not accepted
			bResult = false;
    314e:	80 e0       	ldi	r24, 0x00	; 0
    3150:	1e c0       	rjmp	.+60     	; 0x318e <SDTransmitDataBlock+0xb0>
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
			{
				// Wait for the card to accept writing the sector
				SPIRead(&u8Response,
    3152:	41 e0       	ldi	r20, 0x01	; 1
    3154:	50 e0       	ldi	r21, 0x00	; 0
    3156:	be 01       	movw	r22, r28
    3158:	6f 5f       	subi	r22, 0xFF	; 255
    315a:	7f 4f       	sbci	r23, 0xFF	; 255
    315c:	83 e0       	ldi	r24, 0x03	; 3
    315e:	0e 94 c3 1f 	call	0x3f86	; 0x3f86 <SPITransaction>
						sizeof(u8Response));
				if (u8Response)
    3162:	89 81       	ldd	r24, Y+1	; 0x01
    3164:	81 11       	cpse	r24, r1
    3166:	09 c0       	rjmp	.+18     	; 0x317a <SDTransmitDataBlock+0x9c>
				{
					break;
				}
					
				++u16Attempts;
    3168:	0f 5f       	subi	r16, 0xFF	; 255
    316a:	1f 4f       	sbci	r17, 0xFF	; 255
    316c:	02 c0       	rjmp	.+4      	; 0x3172 <SDTransmitDataBlock+0x94>
    316e:	00 e0       	ldi	r16, 0x00	; 0
    3170:	10 e0       	ldi	r17, 0x00	; 0
		u8Response &= 0x1f;
		if (0x05 == u8Response)
		{
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    3172:	0e 39       	cpi	r16, 0x9E	; 158
    3174:	88 e9       	ldi	r24, 0x98	; 152
    3176:	18 07       	cpc	r17, r24
    3178:	60 f3       	brcs	.-40     	; 0x3152 <SDTransmitDataBlock+0x74>
				}
					
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    317a:	0e 39       	cpi	r16, 0x9E	; 158
    317c:	18 49       	sbci	r17, 0x98	; 152
    317e:	31 f0       	breq	.+12     	; 0x318c <SDTransmitDataBlock+0xae>
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;
    3180:	81 e0       	ldi	r24, 0x01	; 1
    3182:	05 c0       	rjmp	.+10     	; 0x318e <SDTransmitDataBlock+0xb0>
    3184:	81 e0       	ldi	r24, 0x01	; 1
    3186:	03 c0       	rjmp	.+6      	; 0x318e <SDTransmitDataBlock+0xb0>
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
		{
			bResult = false;
    3188:	80 e0       	ldi	r24, 0x00	; 0
    318a:	01 c0       	rjmp	.+2      	; 0x318e <SDTransmitDataBlock+0xb0>
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
			{
				bResult = false;
    318c:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
errorExit:
	return(bResult);
}
    318e:	0f 90       	pop	r0
    3190:	0f 90       	pop	r0
    3192:	df 91       	pop	r29
    3194:	cf 91       	pop	r28
    3196:	1f 91       	pop	r17
    3198:	0f 91       	pop	r16
    319a:	ff 90       	pop	r15
    319c:	ef 90       	pop	r14
    319e:	08 95       	ret

Disassembly of section .text.SDInit:

00002188 <SDInit>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    2188:	1f 93       	push	r17
    218a:	cf 93       	push	r28
    218c:	df 93       	push	r29
    218e:	00 d0       	rcall	.+0      	; 0x2190 <SDInit+0x8>
    2190:	00 d0       	rcall	.+0      	; 0x2192 <SDInit+0xa>
    2192:	0f 92       	push	r0
    2194:	cd b7       	in	r28, 0x3d	; 61
    2196:	de b7       	in	r29, 0x3e	; 62
    2198:	87 b1       	in	r24, 0x07	; 7
    219a:	80 64       	ori	r24, 0x40	; 64
    219c:	87 b9       	out	0x07, r24	; 7
    219e:	88 b1       	in	r24, 0x08	; 8
    21a0:	80 64       	ori	r24, 0x40	; 64
    21a2:	88 b9       	out	0x08, r24	; 8
    21a4:	88 b1       	in	r24, 0x08	; 8
    21a6:	80 64       	ori	r24, 0x40	; 64
    21a8:	88 b9       	out	0x08, r24	; 8
    21aa:	0e 94 b4 23 	call	0x4768	; 0x4768 <SPIInit>
    21ae:	0e 94 56 22 	call	0x44ac	; 0x44ac <SDPowerup>
    21b2:	10 e0       	ldi	r17, 0x00	; 0
    21b4:	0d c0       	rjmp	.+26     	; 0x21d0 <SDInit+0x48>
    21b6:	ce 01       	movw	r24, r28
    21b8:	01 96       	adiw	r24, 0x01	; 1
    21ba:	0e 94 bd 25 	call	0x4b7a	; 0x4b7a <SDGoIdle>
    21be:	81 30       	cpi	r24, 0x01	; 1
    21c0:	49 f0       	breq	.+18     	; 0x21d4 <SDInit+0x4c>
    21c2:	60 e1       	ldi	r22, 0x10	; 16
    21c4:	77 e2       	ldi	r23, 0x27	; 39
    21c6:	80 e0       	ldi	r24, 0x00	; 0
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	0e 94 f0 20 	call	0x41e0	; 0x41e0 <Delay>
    21ce:	1f 5f       	subi	r17, 0xFF	; 255
    21d0:	14 36       	cpi	r17, 0x64	; 100
    21d2:	88 f3       	brcs	.-30     	; 0x21b6 <SDInit+0x2e>
    21d4:	14 36       	cpi	r17, 0x64	; 100
    21d6:	09 f4       	brne	.+2      	; 0x21da <SDInit+0x52>
    21d8:	76 c0       	rjmp	.+236    	; 0x22c6 <SDInit+0x13e>
    21da:	ce 01       	movw	r24, r28
    21dc:	01 96       	adiw	r24, 0x01	; 1
    21de:	25 e0       	ldi	r18, 0x05	; 5
    21e0:	fc 01       	movw	r30, r24
    21e2:	11 92       	st	Z+, r1
    21e4:	2a 95       	dec	r18
    21e6:	e9 f7       	brne	.-6      	; 0x21e2 <SDInit+0x5a>
    21e8:	0e 94 de 22 	call	0x45bc	; 0x45bc <SDSendInterfaceCondition>
    21ec:	81 30       	cpi	r24, 0x01	; 1
    21ee:	09 f0       	breq	.+2      	; 0x21f2 <SDInit+0x6a>
    21f0:	5e c0       	rjmp	.+188    	; 0x22ae <SDInit+0x126>
    21f2:	8c 81       	ldd	r24, Y+4	; 0x04
    21f4:	8a 3a       	cpi	r24, 0xAA	; 170
    21f6:	09 f0       	breq	.+2      	; 0x21fa <SDInit+0x72>
    21f8:	68 c0       	rjmp	.+208    	; 0x22ca <SDInit+0x142>
    21fa:	40 e0       	ldi	r20, 0x00	; 0
    21fc:	50 e0       	ldi	r21, 0x00	; 0
    21fe:	60 e0       	ldi	r22, 0x00	; 0
    2200:	70 e4       	ldi	r23, 0x40	; 64
    2202:	ce 01       	movw	r24, r28
    2204:	01 96       	adiw	r24, 0x01	; 1
    2206:	0e 94 1b 20 	call	0x4036	; 0x4036 <SDSendOpConditionArg>
    220a:	81 11       	cpse	r24, r1
    220c:	60 c0       	rjmp	.+192    	; 0x22ce <SDInit+0x146>
    220e:	ce 01       	movw	r24, r28
    2210:	01 96       	adiw	r24, 0x01	; 1
    2212:	0e 94 f8 22 	call	0x45f0	; 0x45f0 <SDReadOCR>
    2216:	88 23       	and	r24, r24
    2218:	0c f4       	brge	.+2      	; 0x221c <SDInit+0x94>
    221a:	5b c0       	rjmp	.+182    	; 0x22d2 <SDInit+0x14a>
    221c:	8d e2       	ldi	r24, 0x2D	; 45
    221e:	99 e0       	ldi	r25, 0x09	; 9
    2220:	0e 94 6a 1d 	call	0x3ad4	; 0x3ad4 <SDReadCSD>
    2224:	88 23       	and	r24, r24
    2226:	0c f4       	brge	.+2      	; 0x222a <SDInit+0xa2>
    2228:	56 c0       	rjmp	.+172    	; 0x22d6 <SDInit+0x14e>
    222a:	ed e2       	ldi	r30, 0x2D	; 45
    222c:	f9 e0       	ldi	r31, 0x09	; 9
    222e:	87 81       	ldd	r24, Z+7	; 0x07
    2230:	8f 73       	andi	r24, 0x3F	; 63
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	a0 e0       	ldi	r26, 0x00	; 0
    2236:	b0 e0       	ldi	r27, 0x00	; 0
    2238:	bc 01       	movw	r22, r24
    223a:	55 27       	eor	r21, r21
    223c:	44 27       	eor	r20, r20
    223e:	90 85       	ldd	r25, Z+8	; 0x08
    2240:	89 2f       	mov	r24, r25
    2242:	90 e0       	ldi	r25, 0x00	; 0
    2244:	a0 e0       	ldi	r26, 0x00	; 0
    2246:	b0 e0       	ldi	r27, 0x00	; 0
    2248:	ba 2f       	mov	r27, r26
    224a:	a9 2f       	mov	r26, r25
    224c:	98 2f       	mov	r25, r24
    224e:	88 27       	eor	r24, r24
    2250:	84 2b       	or	r24, r20
    2252:	95 2b       	or	r25, r21
    2254:	a6 2b       	or	r26, r22
    2256:	b7 2b       	or	r27, r23
    2258:	21 85       	ldd	r18, Z+9	; 0x09
    225a:	82 2b       	or	r24, r18
    225c:	01 96       	adiw	r24, 0x01	; 1
    225e:	a1 1d       	adc	r26, r1
    2260:	b1 1d       	adc	r27, r1
    2262:	07 2e       	mov	r0, r23
    2264:	7a e0       	ldi	r23, 0x0A	; 10
    2266:	88 0f       	add	r24, r24
    2268:	99 1f       	adc	r25, r25
    226a:	aa 1f       	adc	r26, r26
    226c:	bb 1f       	adc	r27, r27
    226e:	7a 95       	dec	r23
    2270:	d1 f7       	brne	.-12     	; 0x2266 <SDInit+0xde>
    2272:	70 2d       	mov	r23, r0
    2274:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <sg_u32SDSectorCount>
    2278:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <sg_u32SDSectorCount+0x1>
    227c:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <sg_u32SDSectorCount+0x2>
    2280:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <sg_u32SDSectorCount+0x3>
    2284:	25 81       	ldd	r18, Z+5	; 0x05
    2286:	2f 70       	andi	r18, 0x0F	; 15
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	90 e0       	ldi	r25, 0x00	; 0
    228c:	02 c0       	rjmp	.+4      	; 0x2292 <SDInit+0x10a>
    228e:	88 0f       	add	r24, r24
    2290:	99 1f       	adc	r25, r25
    2292:	2a 95       	dec	r18
    2294:	e2 f7       	brpl	.-8      	; 0x228e <SDInit+0x106>
    2296:	90 93 5f 09 	sts	0x095F, r25	; 0x80095f <sg_u16BlockSize+0x1>
    229a:	80 93 5e 09 	sts	0x095E, r24	; 0x80095e <sg_u16BlockSize>
    229e:	60 ec       	ldi	r22, 0xC0	; 192
    22a0:	78 ed       	ldi	r23, 0xD8	; 216
    22a2:	87 ea       	ldi	r24, 0xA7	; 167
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <SPISetBaudRate>
    22aa:	81 e0       	ldi	r24, 0x01	; 1
    22ac:	17 c0       	rjmp	.+46     	; 0x22dc <SDInit+0x154>
    22ae:	40 e0       	ldi	r20, 0x00	; 0
    22b0:	50 e0       	ldi	r21, 0x00	; 0
    22b2:	60 e0       	ldi	r22, 0x00	; 0
    22b4:	70 e4       	ldi	r23, 0x40	; 64
    22b6:	ce 01       	movw	r24, r28
    22b8:	01 96       	adiw	r24, 0x01	; 1
    22ba:	0e 94 1b 20 	call	0x4036	; 0x4036 <SDSendOpConditionArg>
    22be:	81 11       	cpse	r24, r1
    22c0:	0c c0       	rjmp	.+24     	; 0x22da <SDInit+0x152>
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	0b c0       	rjmp	.+22     	; 0x22dc <SDInit+0x154>
    22c6:	80 e0       	ldi	r24, 0x00	; 0
    22c8:	09 c0       	rjmp	.+18     	; 0x22dc <SDInit+0x154>
    22ca:	80 e0       	ldi	r24, 0x00	; 0
    22cc:	07 c0       	rjmp	.+14     	; 0x22dc <SDInit+0x154>
    22ce:	80 e0       	ldi	r24, 0x00	; 0
    22d0:	05 c0       	rjmp	.+10     	; 0x22dc <SDInit+0x154>
    22d2:	80 e0       	ldi	r24, 0x00	; 0
    22d4:	03 c0       	rjmp	.+6      	; 0x22dc <SDInit+0x154>
    22d6:	80 e0       	ldi	r24, 0x00	; 0
    22d8:	01 c0       	rjmp	.+2      	; 0x22dc <SDInit+0x154>
    22da:	80 e0       	ldi	r24, 0x00	; 0
    22dc:	0f 90       	pop	r0
    22de:	0f 90       	pop	r0
    22e0:	0f 90       	pop	r0
    22e2:	0f 90       	pop	r0
    22e4:	0f 90       	pop	r0
    22e6:	df 91       	pop	r29
    22e8:	cf 91       	pop	r28
    22ea:	1f 91       	pop	r17
    22ec:	08 95       	ret

Disassembly of section .text.SDRead:

00002ce8 <SDRead>:

// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
    2ce8:	8f 92       	push	r8
    2cea:	9f 92       	push	r9
    2cec:	af 92       	push	r10
    2cee:	bf 92       	push	r11
    2cf0:	cf 92       	push	r12
    2cf2:	df 92       	push	r13
    2cf4:	ef 92       	push	r14
    2cf6:	ff 92       	push	r15
    2cf8:	0f 93       	push	r16
    2cfa:	1f 93       	push	r17
    2cfc:	cf 93       	push	r28
    2cfe:	df 93       	push	r29
    2d00:	4b 01       	movw	r8, r22
    2d02:	5c 01       	movw	r10, r24
    2d04:	ea 01       	movw	r28, r20
    2d06:	68 01       	movw	r12, r16
    2d08:	79 01       	movw	r14, r18
	bool bResult = false;
	
	// Pet the watchdog
	WatchdogReset();
    2d0a:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <WatchdogReset>
		
	// Assert chip select
	SDSetCS(true);
    2d0e:	81 e0       	ldi	r24, 0x01	; 1
    2d10:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>

	if (1 == u32SectorCount)
    2d14:	81 e0       	ldi	r24, 0x01	; 1
    2d16:	c8 16       	cp	r12, r24
    2d18:	d1 04       	cpc	r13, r1
    2d1a:	e1 04       	cpc	r14, r1
    2d1c:	f1 04       	cpc	r15, r1
    2d1e:	81 f4       	brne	.+32     	; 0x2d40 <SDRead+0x58>
	{
		if (0 == SDCommand(CMD17,
    2d20:	b5 01       	movw	r22, r10
    2d22:	a4 01       	movw	r20, r8
    2d24:	81 e1       	ldi	r24, 0x11	; 17
    2d26:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2d2a:	81 11       	cpse	r24, r1
    2d2c:	35 c0       	rjmp	.+106    	; 0x2d98 <SDRead+0xb0>
						   u32Sector))
		{
			bResult = SDReceiveDataBlock(pu8Buffer,
    2d2e:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2d32:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2d36:	ce 01       	movw	r24, r28
    2d38:	0e 94 5e 1b 	call	0x36bc	; 0x36bc <SDReceiveDataBlock>
    2d3c:	18 2f       	mov	r17, r24
    2d3e:	2f c0       	rjmp	.+94     	; 0x2d9e <SDRead+0xb6>
		}
	}
	else
	{
		// Multisector
		if (0 == SDCommand(CMD18,
    2d40:	b5 01       	movw	r22, r10
    2d42:	a4 01       	movw	r20, r8
    2d44:	82 e1       	ldi	r24, 0x12	; 18
    2d46:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2d4a:	88 23       	and	r24, r24
    2d4c:	19 f0       	breq	.+6      	; 0x2d54 <SDRead+0x6c>
    2d4e:	26 c0       	rjmp	.+76     	; 0x2d9c <SDRead+0xb4>
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2d50:	6c 01       	movw	r12, r24
    2d52:	7d 01       	movw	r14, r26
		if (0 == SDCommand(CMD18,
						   u32Sector))
		{
			do 
			{
				bResult = SDReceiveDataBlock(pu8Buffer,
    2d54:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2d58:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2d5c:	ce 01       	movw	r24, r28
    2d5e:	0e 94 5e 1b 	call	0x36bc	; 0x36bc <SDReceiveDataBlock>
    2d62:	18 2f       	mov	r17, r24
							 				 sg_u16BlockSize);
				// Pet the watchdog
				WatchdogReset();
    2d64:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <WatchdogReset>
				
				pu8Buffer += sg_u16BlockSize;
    2d68:	80 91 5e 09 	lds	r24, 0x095E	; 0x80095e <sg_u16BlockSize>
    2d6c:	90 91 5f 09 	lds	r25, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2d70:	c8 0f       	add	r28, r24
    2d72:	d9 1f       	adc	r29, r25
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2d74:	11 23       	and	r17, r17
    2d76:	49 f0       	breq	.+18     	; 0x2d8a <SDRead+0xa2>
    2d78:	d7 01       	movw	r26, r14
    2d7a:	c6 01       	movw	r24, r12
    2d7c:	01 97       	sbiw	r24, 0x01	; 1
    2d7e:	a1 09       	sbc	r26, r1
    2d80:	b1 09       	sbc	r27, r1
				// Pet the watchdog
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
    2d82:	cd 28       	or	r12, r13
    2d84:	ce 28       	or	r12, r14
    2d86:	cf 28       	or	r12, r15
    2d88:	19 f7       	brne	.-58     	; 0x2d50 <SDRead+0x68>
				   (u32SectorCount--));
				   
			// Regardless, send a stop command
			(void) SDCommand(CMD12,
    2d8a:	40 e0       	ldi	r20, 0x00	; 0
    2d8c:	50 e0       	ldi	r21, 0x00	; 0
    2d8e:	ba 01       	movw	r22, r20
    2d90:	8c e0       	ldi	r24, 0x0C	; 12
    2d92:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2d96:	03 c0       	rjmp	.+6      	; 0x2d9e <SDRead+0xb6>
// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
	bool bResult = false;
    2d98:	10 e0       	ldi	r17, 0x00	; 0
    2d9a:	01 c0       	rjmp	.+2      	; 0x2d9e <SDRead+0xb6>
    2d9c:	10 e0       	ldi	r17, 0x00	; 0
		{
			// Failed
		}
	}
	
	SDSetCS(false);
    2d9e:	80 e0       	ldi	r24, 0x00	; 0
    2da0:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>

	return(bResult);
}
    2da4:	81 2f       	mov	r24, r17
    2da6:	df 91       	pop	r29
    2da8:	cf 91       	pop	r28
    2daa:	1f 91       	pop	r17
    2dac:	0f 91       	pop	r16
    2dae:	ff 90       	pop	r15
    2db0:	ef 90       	pop	r14
    2db2:	df 90       	pop	r13
    2db4:	cf 90       	pop	r12
    2db6:	bf 90       	pop	r11
    2db8:	af 90       	pop	r10
    2dba:	9f 90       	pop	r9
    2dbc:	8f 90       	pop	r8
    2dbe:	08 95       	ret

Disassembly of section .text.SDWrite:

00002b30 <SDWrite>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    2b30:	8f 92       	push	r8
    2b32:	9f 92       	push	r9
    2b34:	af 92       	push	r10
    2b36:	bf 92       	push	r11
    2b38:	cf 92       	push	r12
    2b3a:	df 92       	push	r13
    2b3c:	ef 92       	push	r14
    2b3e:	ff 92       	push	r15
    2b40:	0f 93       	push	r16
    2b42:	1f 93       	push	r17
    2b44:	cf 93       	push	r28
    2b46:	df 93       	push	r29
    2b48:	4b 01       	movw	r8, r22
    2b4a:	5c 01       	movw	r10, r24
    2b4c:	ea 01       	movw	r28, r20
    2b4e:	68 01       	movw	r12, r16
    2b50:	79 01       	movw	r14, r18
    2b52:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <WatchdogReset>
    2b56:	81 e0       	ldi	r24, 0x01	; 1
    2b58:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
    2b5c:	81 e0       	ldi	r24, 0x01	; 1
    2b5e:	c8 16       	cp	r12, r24
    2b60:	d1 04       	cpc	r13, r1
    2b62:	e1 04       	cpc	r14, r1
    2b64:	f1 04       	cpc	r15, r1
    2b66:	89 f4       	brne	.+34     	; 0x2b8a <SDWrite+0x5a>
    2b68:	b5 01       	movw	r22, r10
    2b6a:	a4 01       	movw	r20, r8
    2b6c:	88 e1       	ldi	r24, 0x18	; 24
    2b6e:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2b72:	81 11       	cpse	r24, r1
    2b74:	37 c0       	rjmp	.+110    	; 0x2be4 <SDWrite+0xb4>
    2b76:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2b7a:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2b7e:	4e ef       	ldi	r20, 0xFE	; 254
    2b80:	ce 01       	movw	r24, r28
    2b82:	0e 94 6f 18 	call	0x30de	; 0x30de <SDTransmitDataBlock>
    2b86:	18 2f       	mov	r17, r24
    2b88:	30 c0       	rjmp	.+96     	; 0x2bea <SDWrite+0xba>
    2b8a:	b5 01       	movw	r22, r10
    2b8c:	a4 01       	movw	r20, r8
    2b8e:	89 e1       	ldi	r24, 0x19	; 25
    2b90:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2b94:	88 23       	and	r24, r24
    2b96:	19 f0       	breq	.+6      	; 0x2b9e <SDWrite+0x6e>
    2b98:	27 c0       	rjmp	.+78     	; 0x2be8 <SDWrite+0xb8>
    2b9a:	6c 01       	movw	r12, r24
    2b9c:	7d 01       	movw	r14, r26
    2b9e:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2ba2:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2ba6:	4c ef       	ldi	r20, 0xFC	; 252
    2ba8:	ce 01       	movw	r24, r28
    2baa:	0e 94 6f 18 	call	0x30de	; 0x30de <SDTransmitDataBlock>
    2bae:	18 2f       	mov	r17, r24
    2bb0:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <WatchdogReset>
    2bb4:	80 91 5e 09 	lds	r24, 0x095E	; 0x80095e <sg_u16BlockSize>
    2bb8:	90 91 5f 09 	lds	r25, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2bbc:	c8 0f       	add	r28, r24
    2bbe:	d9 1f       	adc	r29, r25
    2bc0:	11 23       	and	r17, r17
    2bc2:	49 f0       	breq	.+18     	; 0x2bd6 <SDWrite+0xa6>
    2bc4:	d7 01       	movw	r26, r14
    2bc6:	c6 01       	movw	r24, r12
    2bc8:	01 97       	sbiw	r24, 0x01	; 1
    2bca:	a1 09       	sbc	r26, r1
    2bcc:	b1 09       	sbc	r27, r1
    2bce:	cd 28       	or	r12, r13
    2bd0:	ce 28       	or	r12, r14
    2bd2:	cf 28       	or	r12, r15
    2bd4:	11 f7       	brne	.-60     	; 0x2b9a <SDWrite+0x6a>
    2bd6:	40 e0       	ldi	r20, 0x00	; 0
    2bd8:	50 e0       	ldi	r21, 0x00	; 0
    2bda:	ba 01       	movw	r22, r20
    2bdc:	8c e0       	ldi	r24, 0x0C	; 12
    2bde:	0e 94 8b 19 	call	0x3316	; 0x3316 <SDCommand>
    2be2:	03 c0       	rjmp	.+6      	; 0x2bea <SDWrite+0xba>
    2be4:	10 e0       	ldi	r17, 0x00	; 0
    2be6:	01 c0       	rjmp	.+2      	; 0x2bea <SDWrite+0xba>
    2be8:	10 e0       	ldi	r17, 0x00	; 0
    2bea:	80 e0       	ldi	r24, 0x00	; 0
    2bec:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <SDSetCS>
    2bf0:	81 2f       	mov	r24, r17
    2bf2:	df 91       	pop	r29
    2bf4:	cf 91       	pop	r28
    2bf6:	1f 91       	pop	r17
    2bf8:	0f 91       	pop	r16
    2bfa:	ff 90       	pop	r15
    2bfc:	ef 90       	pop	r14
    2bfe:	df 90       	pop	r13
    2c00:	cf 90       	pop	r12
    2c02:	bf 90       	pop	r11
    2c04:	af 90       	pop	r10
    2c06:	9f 90       	pop	r9
    2c08:	8f 90       	pop	r8
    2c0a:	08 95       	ret

Disassembly of section .text.SPITransaction:

00003f86 <SPITransaction>:

// Do a SPI transaction - read or write (or write pattern)
void SPITransaction(ESPIBusState eSPIBusState,
					uint8_t *pu8Buffer,
					uint16_t u16ByteCount)
{
    3f86:	fb 01       	movw	r30, r22
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
    3f88:	83 30       	cpi	r24, 0x03	; 3
    3f8a:	71 f4       	brne	.+28     	; 0x3fa8 <SPITransaction+0x22>
    3f8c:	08 c0       	rjmp	.+16     	; 0x3f9e <SPITransaction+0x18>
	{
		while (u16ByteCount--)
		{
			// Clock out 0xff so we can receive the data
			SPDR = 0xff;
    3f8e:	2f ef       	ldi	r18, 0xFF	; 255
    3f90:	2e bd       	out	0x2e, r18	; 46

			// Wait for data to be available
			while (0 == (SPSR & (1 << SPIF)));
    3f92:	0d b4       	in	r0, 0x2d	; 45
    3f94:	07 fe       	sbrs	r0, 7
    3f96:	fd cf       	rjmp	.-6      	; 0x3f92 <SPITransaction+0xc>
			
			// Read the byte
			*pu8Buffer = SPDR;
    3f98:	2e b5       	in	r18, 0x2e	; 46
    3f9a:	21 93       	st	Z+, r18
					uint16_t u16ByteCount)
{
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
	{
		while (u16ByteCount--)
    3f9c:	ac 01       	movw	r20, r24
    3f9e:	ca 01       	movw	r24, r20
    3fa0:	01 97       	sbiw	r24, 0x01	; 1
    3fa2:	45 2b       	or	r20, r21
    3fa4:	a1 f7       	brne	.-24     	; 0x3f8e <SPITransaction+0x8>
    3fa6:	08 95       	ret
			*pu8Buffer = SPDR;
			++pu8Buffer;
		}
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
    3fa8:	81 30       	cpi	r24, 0x01	; 1
    3faa:	61 f4       	brne	.+24     	; 0x3fc4 <SPITransaction+0x3e>
    3fac:	06 c0       	rjmp	.+12     	; 0x3fba <SPITransaction+0x34>
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			SPDR = *pu8Buffer;
    3fae:	21 91       	ld	r18, Z+
    3fb0:	2e bd       	out	0x2e, r18	; 46
			++pu8Buffer;
			
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    3fb2:	0d b4       	in	r0, 0x2d	; 45
    3fb4:	07 fe       	sbrs	r0, 7
    3fb6:	fd cf       	rjmp	.-6      	; 0x3fb2 <SPITransaction+0x2c>
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    3fb8:	ac 01       	movw	r20, r24
    3fba:	ca 01       	movw	r24, r20
    3fbc:	01 97       	sbiw	r24, 0x01	; 1
    3fbe:	45 2b       	or	r20, r21
    3fc0:	b1 f7       	brne	.-20     	; 0x3fae <SPITransaction+0x28>
    3fc2:	08 95       	ret
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
		}
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
    3fc4:	82 30       	cpi	r24, 0x02	; 2
    3fc6:	51 f4       	brne	.+20     	; 0x3fdc <SPITransaction+0x56>
    3fc8:	05 c0       	rjmp	.+10     	; 0x3fd4 <SPITransaction+0x4e>
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			// This is OK - as the position where the pointer would normally
			// be is just the pattern (single byte)
			SPDR = (uint8_t) (pu8Buffer);
    3fca:	ee bd       	out	0x2e, r30	; 46
		
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    3fcc:	0d b4       	in	r0, 0x2d	; 45
    3fce:	07 fe       	sbrs	r0, 7
    3fd0:	fd cf       	rjmp	.-6      	; 0x3fcc <SPITransaction+0x46>
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    3fd2:	ac 01       	movw	r20, r24
    3fd4:	ca 01       	movw	r24, r20
    3fd6:	01 97       	sbiw	r24, 0x01	; 1
    3fd8:	45 2b       	or	r20, r21
    3fda:	b9 f7       	brne	.-18     	; 0x3fca <SPITransaction+0x44>
    3fdc:	08 95       	ret

Disassembly of section .text.SPISetBaudRate:

00002e8a <SPISetBaudRate>:
	{FCLKIO >> 7,	(1 << SPR1) | (0 << SPR0),	0},					// /128
};

// Sets the SPI baud rate and returns the actual baud rate selected
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
    2e8a:	cf 92       	push	r12
    2e8c:	df 92       	push	r13
    2e8e:	ef 92       	push	r14
    2e90:	ff 92       	push	r15
    2e92:	6b 01       	movw	r12, r22
    2e94:	7c 01       	movw	r14, r24
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2e96:	20 e0       	ldi	r18, 0x00	; 0
    2e98:	19 c0       	rjmp	.+50     	; 0x2ecc <SPISetBaudRate+0x42>
	{
		if (u32BaudRate >= sg_sSPIBaudRates[u8Loop].u32BaudRate)
    2e9a:	82 2f       	mov	r24, r18
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	ac 01       	movw	r20, r24
    2ea0:	44 0f       	add	r20, r20
    2ea2:	55 1f       	adc	r21, r21
    2ea4:	84 0f       	add	r24, r20
    2ea6:	95 1f       	adc	r25, r21
    2ea8:	88 0f       	add	r24, r24
    2eaa:	99 1f       	adc	r25, r25
    2eac:	09 2e       	mov	r0, r25
    2eae:	00 0c       	add	r0, r0
    2eb0:	aa 0b       	sbc	r26, r26
    2eb2:	85 55       	subi	r24, 0x55	; 85
    2eb4:	9d 4f       	sbci	r25, 0xFD	; 253
    2eb6:	af 4f       	sbci	r26, 0xFF	; 255
    2eb8:	fc 01       	movw	r30, r24
    2eba:	5a 2f       	mov	r21, r26
    2ebc:	0e 94 23 26 	call	0x4c46	; 0x4c46 <__xload_4>
    2ec0:	c6 16       	cp	r12, r22
    2ec2:	d7 06       	cpc	r13, r23
    2ec4:	e8 06       	cpc	r14, r24
    2ec6:	f9 06       	cpc	r15, r25
    2ec8:	18 f4       	brcc	.+6      	; 0x2ed0 <SPISetBaudRate+0x46>
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2eca:	2f 5f       	subi	r18, 0xFF	; 255
    2ecc:	27 30       	cpi	r18, 0x07	; 7
    2ece:	28 f3       	brcs	.-54     	; 0x2e9a <SPISetBaudRate+0x10>
			break;
		}
	}

	// If we've hit the end, use the slowest speed
	if ((sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])) == u8Loop)
    2ed0:	27 30       	cpi	r18, 0x07	; 7
    2ed2:	09 f4       	brne	.+2      	; 0x2ed6 <SPISetBaudRate+0x4c>
	{
		u8Loop--;
    2ed4:	21 50       	subi	r18, 0x01	; 1
	}

	// Found one!
	SPCR = (SPCR & (uint8_t) ~((1 << SPR1) | (1 << SPR0))) | sg_sSPIBaudRates[u8Loop].u8SPCR;
    2ed6:	6c b5       	in	r22, 0x2c	; 44
    2ed8:	30 e0       	ldi	r19, 0x00	; 0
    2eda:	a9 01       	movw	r20, r18
    2edc:	44 0f       	add	r20, r20
    2ede:	55 1f       	adc	r21, r21
    2ee0:	ca 01       	movw	r24, r20
    2ee2:	82 0f       	add	r24, r18
    2ee4:	93 1f       	adc	r25, r19
    2ee6:	88 0f       	add	r24, r24
    2ee8:	99 1f       	adc	r25, r25
    2eea:	04 96       	adiw	r24, 0x04	; 4
    2eec:	09 2e       	mov	r0, r25
    2eee:	00 0c       	add	r0, r0
    2ef0:	aa 0b       	sbc	r26, r26
    2ef2:	85 55       	subi	r24, 0x55	; 85
    2ef4:	9d 4f       	sbci	r25, 0xFD	; 253
    2ef6:	af 4f       	sbci	r26, 0xFF	; 255
    2ef8:	fc 01       	movw	r30, r24
    2efa:	84 91       	lpm	r24, Z
    2efc:	a7 fd       	sbrc	r26, 7
    2efe:	80 81       	ld	r24, Z
    2f00:	6c 7f       	andi	r22, 0xFC	; 252
    2f02:	86 2b       	or	r24, r22
    2f04:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPSR & (uint8_t) ~(1 << SPI2X)) | sg_sSPIBaudRates[u8Loop].u8SPSR;
    2f06:	6d b5       	in	r22, 0x2d	; 45
    2f08:	ca 01       	movw	r24, r20
    2f0a:	82 0f       	add	r24, r18
    2f0c:	93 1f       	adc	r25, r19
    2f0e:	88 0f       	add	r24, r24
    2f10:	99 1f       	adc	r25, r25
    2f12:	05 96       	adiw	r24, 0x05	; 5
    2f14:	09 2e       	mov	r0, r25
    2f16:	00 0c       	add	r0, r0
    2f18:	aa 0b       	sbc	r26, r26
    2f1a:	85 55       	subi	r24, 0x55	; 85
    2f1c:	9d 4f       	sbci	r25, 0xFD	; 253
    2f1e:	af 4f       	sbci	r26, 0xFF	; 255
    2f20:	fc 01       	movw	r30, r24
    2f22:	84 91       	lpm	r24, Z
    2f24:	a7 fd       	sbrc	r26, 7
    2f26:	80 81       	ld	r24, Z
    2f28:	6e 7f       	andi	r22, 0xFE	; 254
    2f2a:	86 2b       	or	r24, r22
    2f2c:	8d bd       	out	0x2d, r24	; 45
	return(sg_sSPIBaudRates[u8Loop].u32BaudRate);
    2f2e:	24 0f       	add	r18, r20
    2f30:	35 1f       	adc	r19, r21
    2f32:	22 0f       	add	r18, r18
    2f34:	33 1f       	adc	r19, r19
    2f36:	03 2e       	mov	r0, r19
    2f38:	00 0c       	add	r0, r0
    2f3a:	44 0b       	sbc	r20, r20
    2f3c:	25 55       	subi	r18, 0x55	; 85
    2f3e:	3d 4f       	sbci	r19, 0xFD	; 253
    2f40:	4f 4f       	sbci	r20, 0xFF	; 255
    2f42:	f9 01       	movw	r30, r18
    2f44:	54 2f       	mov	r21, r20
    2f46:	0e 94 23 26 	call	0x4c46	; 0x4c46 <__xload_4>
}
    2f4a:	ff 90       	pop	r15
    2f4c:	ef 90       	pop	r14
    2f4e:	df 90       	pop	r13
    2f50:	cf 90       	pop	r12
    2f52:	08 95       	ret

Disassembly of section .text.SPIInit:

00004768 <SPIInit>:

void SPIInit(void)
{
	// Set MOSI and SCK to output
	DDR_SPI |= (1 << MOSI) | (1 << SCK);
    4768:	84 b1       	in	r24, 0x04	; 4
    476a:	82 68       	ori	r24, 0x82	; 130
    476c:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= (uint8_t) ~(1 << MISO);
    476e:	84 b1       	in	r24, 0x04	; 4
    4770:	8e 7f       	andi	r24, 0xFE	; 254
    4772:	84 b9       	out	0x04, r24	; 4
	
	// MISO As input (need our pullup)
	PORT_SPI |= (1 << MISO);
    4774:	85 b1       	in	r24, 0x05	; 5
    4776:	81 60       	ori	r24, 0x01	; 1
    4778:	85 b9       	out	0x05, r24	; 5
	
	// Enable SPI engine, master only, and clock to fosc/128 and SPI mode 0 (which is what SD wants)
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR1) | (1 << SPR0);
    477a:	83 e5       	ldi	r24, 0x53	; 83
    477c:	8c bd       	out	0x2c, r24	; 44
	
	// Zero out SPSR (all zeroes)
	SPSR = 0;
    477e:	1d bc       	out	0x2d, r1	; 45
	
	// Zero out SPIPS so the SPI IP is connected to MISO, MOSI, SCK, and SS
	MCUCR &= (uint8_t) ~(1 << SPIPS);
    4780:	85 b7       	in	r24, 0x35	; 53
    4782:	8f 77       	andi	r24, 0x7F	; 127
    4784:	85 bf       	out	0x35, r24	; 53

	// Set to something slow/compatible
	(void) SPISetBaudRate(400000);
    4786:	60 e8       	ldi	r22, 0x80	; 128
    4788:	7a e1       	ldi	r23, 0x1A	; 26
    478a:	86 e0       	ldi	r24, 0x06	; 6
    478c:	90 e0       	ldi	r25, 0x00	; 0
    478e:	0e 94 45 17 	call	0x2e8a	; 0x2e8a <SPISetBaudRate>
    4792:	08 95       	ret

Disassembly of section .text.readGlobalState:

000043f6 <readGlobalState>:

static GlobalState gState;
static uint32_t currentSector;
static uint8_t __attribute__((aligned(4))) frameBuffer[FRAME_BUFFER_SIZE];  // Enlarged to handle full frame

static bool readGlobalState(void) {
    43f6:	0f 93       	push	r16
    43f8:	1f 93       	push	r17
    43fa:	cf 93       	push	r28
	if (!SDRead(0, frameBuffer, 1)) {
    43fc:	01 e0       	ldi	r16, 0x01	; 1
    43fe:	10 e0       	ldi	r17, 0x00	; 0
    4400:	20 e0       	ldi	r18, 0x00	; 0
    4402:	30 e0       	ldi	r19, 0x00	; 0
    4404:	4c e2       	ldi	r20, 0x2C	; 44
    4406:	53 e0       	ldi	r21, 0x03	; 3
    4408:	60 e0       	ldi	r22, 0x00	; 0
    440a:	70 e0       	ldi	r23, 0x00	; 0
    440c:	cb 01       	movw	r24, r22
    440e:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <SDRead>
    4412:	c8 2f       	mov	r28, r24
    4414:	88 23       	and	r24, r24
    4416:	49 f0       	breq	.+18     	; 0x442a <readGlobalState+0x34>
		return false;
	}
	memcpy(&gState, frameBuffer, sizeof(GlobalState));
    4418:	4c e2       	ldi	r20, 0x2C	; 44
    441a:	53 e0       	ldi	r21, 0x03	; 3
    441c:	60 e8       	ldi	r22, 0x80	; 128
    441e:	28 ed       	ldi	r18, 0xD8	; 216
    4420:	31 e0       	ldi	r19, 0x01	; 1
    4422:	8c e2       	ldi	r24, 0x2C	; 44
    4424:	97 e0       	ldi	r25, 0x07	; 7
    4426:	0e 94 2a 23 	call	0x4654	; 0x4654 <memcpy>
	// TODO: Implement checksum verification
	return true;
}
    442a:	8c 2f       	mov	r24, r28
    442c:	cf 91       	pop	r28
    442e:	1f 91       	pop	r17
    4430:	0f 91       	pop	r16
    4432:	08 95       	ret

Disassembly of section .text.writeGlobalState:

00004622 <writeGlobalState>:

static bool writeGlobalState(void) {
    4622:	0f 93       	push	r16
    4624:	1f 93       	push	r17
	memcpy(frameBuffer, &gState, sizeof(GlobalState));
    4626:	4c e2       	ldi	r20, 0x2C	; 44
    4628:	57 e0       	ldi	r21, 0x07	; 7
    462a:	60 e8       	ldi	r22, 0x80	; 128
    462c:	28 ed       	ldi	r18, 0xD8	; 216
    462e:	31 e0       	ldi	r19, 0x01	; 1
    4630:	8c e2       	ldi	r24, 0x2C	; 44
    4632:	93 e0       	ldi	r25, 0x03	; 3
    4634:	0e 94 2a 23 	call	0x4654	; 0x4654 <memcpy>
	// TODO: Calculate and update checksum
	return SDWrite(0, frameBuffer, 1);
    4638:	01 e0       	ldi	r16, 0x01	; 1
    463a:	10 e0       	ldi	r17, 0x00	; 0
    463c:	20 e0       	ldi	r18, 0x00	; 0
    463e:	30 e0       	ldi	r19, 0x00	; 0
    4640:	4c e2       	ldi	r20, 0x2C	; 44
    4642:	53 e0       	ldi	r21, 0x03	; 3
    4644:	60 e0       	ldi	r22, 0x00	; 0
    4646:	70 e0       	ldi	r23, 0x00	; 0
    4648:	cb 01       	movw	r24, r22
    464a:	0e 94 98 15 	call	0x2b30	; 0x2b30 <SDWrite>
}
    464e:	1f 91       	pop	r17
    4650:	0f 91       	pop	r16
    4652:	08 95       	ret

Disassembly of section .text.updateSessionMap:

00002c0c <updateSessionMap>:

static bool updateSessionMap(void) {
    2c0c:	8f 92       	push	r8
    2c0e:	9f 92       	push	r9
    2c10:	af 92       	push	r10
    2c12:	bf 92       	push	r11
    2c14:	cf 92       	push	r12
    2c16:	df 92       	push	r13
    2c18:	ef 92       	push	r14
    2c1a:	ff 92       	push	r15
    2c1c:	0f 93       	push	r16
    2c1e:	1f 93       	push	r17
	uint32_t mapSector = gState.activeSessionMapSector;
    2c20:	ec e2       	ldi	r30, 0x2C	; 44
    2c22:	f7 e0       	ldi	r31, 0x07	; 7
    2c24:	c4 8c       	ldd	r12, Z+28	; 0x1c
    2c26:	d5 8c       	ldd	r13, Z+29	; 0x1d
    2c28:	e6 8c       	ldd	r14, Z+30	; 0x1e
    2c2a:	f7 8c       	ldd	r15, Z+31	; 0x1f
	uint32_t mapOffset = gState.activeSessionMapOffset;
    2c2c:	80 a0       	ldd	r8, Z+32	; 0x20
    2c2e:	91 a0       	ldd	r9, Z+33	; 0x21
    2c30:	a2 a0       	ldd	r10, Z+34	; 0x22
    2c32:	b3 a0       	ldd	r11, Z+35	; 0x23

	if (!SDRead(mapSector, frameBuffer, 1)) {
    2c34:	01 e0       	ldi	r16, 0x01	; 1
    2c36:	10 e0       	ldi	r17, 0x00	; 0
    2c38:	20 e0       	ldi	r18, 0x00	; 0
    2c3a:	30 e0       	ldi	r19, 0x00	; 0
    2c3c:	4c e2       	ldi	r20, 0x2C	; 44
    2c3e:	53 e0       	ldi	r21, 0x03	; 3
    2c40:	c7 01       	movw	r24, r14
    2c42:	b6 01       	movw	r22, r12
    2c44:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <SDRead>
    2c48:	88 23       	and	r24, r24
    2c4a:	09 f4       	brne	.+2      	; 0x2c4e <updateSessionMap+0x42>
    2c4c:	42 c0       	rjmp	.+132    	; 0x2cd2 <updateSessionMap+0xc6>
		return false;
	}

	// Update session map
	*(uint64_t*)(frameBuffer + mapOffset) = gState.newSessionSector;
    2c4e:	f4 01       	movw	r30, r8
    2c50:	e4 5d       	subi	r30, 0xD4	; 212
    2c52:	fc 4f       	sbci	r31, 0xFC	; 252
    2c54:	00 91 44 07 	lds	r16, 0x0744	; 0x800744 <gState+0x18>
    2c58:	10 91 45 07 	lds	r17, 0x0745	; 0x800745 <gState+0x19>
    2c5c:	20 91 46 07 	lds	r18, 0x0746	; 0x800746 <gState+0x1a>
    2c60:	30 91 47 07 	lds	r19, 0x0747	; 0x800747 <gState+0x1b>
    2c64:	00 83       	st	Z, r16
    2c66:	11 83       	std	Z+1, r17	; 0x01
    2c68:	22 83       	std	Z+2, r18	; 0x02
    2c6a:	33 83       	std	Z+3, r19	; 0x03
    2c6c:	14 82       	std	Z+4, r1	; 0x04
    2c6e:	15 82       	std	Z+5, r1	; 0x05
    2c70:	16 82       	std	Z+6, r1	; 0x06
    2c72:	17 82       	std	Z+7, r1	; 0x07

	if (!SDWrite(mapSector, frameBuffer, 1)) {
    2c74:	01 e0       	ldi	r16, 0x01	; 1
    2c76:	10 e0       	ldi	r17, 0x00	; 0
    2c78:	20 e0       	ldi	r18, 0x00	; 0
    2c7a:	30 e0       	ldi	r19, 0x00	; 0
    2c7c:	4c e2       	ldi	r20, 0x2C	; 44
    2c7e:	53 e0       	ldi	r21, 0x03	; 3
    2c80:	c7 01       	movw	r24, r14
    2c82:	b6 01       	movw	r22, r12
    2c84:	0e 94 98 15 	call	0x2b30	; 0x2b30 <SDWrite>
    2c88:	88 23       	and	r24, r24
    2c8a:	19 f1       	breq	.+70     	; 0x2cd2 <updateSessionMap+0xc6>
		return false;
	}

	// Update map pointers
	gState.activeSessionMapOffset += sizeof(uint64_t);
    2c8c:	ec e2       	ldi	r30, 0x2C	; 44
    2c8e:	f7 e0       	ldi	r31, 0x07	; 7
    2c90:	80 a1       	ldd	r24, Z+32	; 0x20
    2c92:	91 a1       	ldd	r25, Z+33	; 0x21
    2c94:	a2 a1       	ldd	r26, Z+34	; 0x22
    2c96:	b3 a1       	ldd	r27, Z+35	; 0x23
    2c98:	08 96       	adiw	r24, 0x08	; 8
    2c9a:	a1 1d       	adc	r26, r1
    2c9c:	b1 1d       	adc	r27, r1
    2c9e:	80 a3       	std	Z+32, r24	; 0x20
    2ca0:	91 a3       	std	Z+33, r25	; 0x21
    2ca2:	a2 a3       	std	Z+34, r26	; 0x22
    2ca4:	b3 a3       	std	Z+35, r27	; 0x23
	if (gState.activeSessionMapOffset >= SECTOR_SIZE) {
    2ca6:	81 15       	cp	r24, r1
    2ca8:	92 40       	sbci	r25, 0x02	; 2
    2caa:	a1 05       	cpc	r26, r1
    2cac:	b1 05       	cpc	r27, r1
    2cae:	78 f0       	brcs	.+30     	; 0x2cce <updateSessionMap+0xc2>
		gState.activeSessionMapSector++;
    2cb0:	84 8d       	ldd	r24, Z+28	; 0x1c
    2cb2:	95 8d       	ldd	r25, Z+29	; 0x1d
    2cb4:	a6 8d       	ldd	r26, Z+30	; 0x1e
    2cb6:	b7 8d       	ldd	r27, Z+31	; 0x1f
    2cb8:	01 96       	adiw	r24, 0x01	; 1
    2cba:	a1 1d       	adc	r26, r1
    2cbc:	b1 1d       	adc	r27, r1
    2cbe:	84 8f       	std	Z+28, r24	; 0x1c
    2cc0:	95 8f       	std	Z+29, r25	; 0x1d
    2cc2:	a6 8f       	std	Z+30, r26	; 0x1e
    2cc4:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
    2cc6:	10 a2       	std	Z+32, r1	; 0x20
    2cc8:	11 a2       	std	Z+33, r1	; 0x21
    2cca:	12 a2       	std	Z+34, r1	; 0x22
    2ccc:	13 a2       	std	Z+35, r1	; 0x23
	}

	return writeGlobalState();
    2cce:	0e 94 11 23 	call	0x4622	; 0x4622 <writeGlobalState>
}
    2cd2:	1f 91       	pop	r17
    2cd4:	0f 91       	pop	r16
    2cd6:	ff 90       	pop	r15
    2cd8:	ef 90       	pop	r14
    2cda:	df 90       	pop	r13
    2cdc:	cf 90       	pop	r12
    2cde:	bf 90       	pop	r11
    2ce0:	af 90       	pop	r10
    2ce2:	9f 90       	pop	r9
    2ce4:	8f 90       	pop	r8
    2ce6:	08 95       	ret

Disassembly of section .text.STORE_Init:

000038da <STORE_Init>:

bool STORE_Init(void) {
    38da:	cf 93       	push	r28
	if (!SDInit()) {
    38dc:	0e 94 c4 10 	call	0x2188	; 0x2188 <SDInit>
    38e0:	c8 2f       	mov	r28, r24
    38e2:	88 23       	and	r24, r24
    38e4:	c1 f1       	breq	.+112    	; 0x3956 <STORE_Init+0x7c>
		return false;
	}

	if (!readGlobalState()) {
    38e6:	0e 94 fb 21 	call	0x43f6	; 0x43f6 <readGlobalState>
    38ea:	81 11       	cpse	r24, r1
    38ec:	22 c0       	rjmp	.+68     	; 0x3932 <STORE_Init+0x58>
		// Initialize global state if it doesn't exist
		memset(&gState, 0, sizeof(GlobalState));
    38ee:	ec e2       	ldi	r30, 0x2C	; 44
    38f0:	f7 e0       	ldi	r31, 0x07	; 7
    38f2:	88 ed       	ldi	r24, 0xD8	; 216
    38f4:	91 e0       	ldi	r25, 0x01	; 1
    38f6:	df 01       	movw	r26, r30
    38f8:	9c 01       	movw	r18, r24
    38fa:	1d 92       	st	X+, r1
    38fc:	21 50       	subi	r18, 0x01	; 1
    38fe:	30 40       	sbci	r19, 0x00	; 0
    3900:	e1 f7       	brne	.-8      	; 0x38fa <STORE_Init+0x20>
		gState.firstSessionSector = 1;
    3902:	81 e0       	ldi	r24, 0x01	; 1
    3904:	90 e0       	ldi	r25, 0x00	; 0
    3906:	a0 e0       	ldi	r26, 0x00	; 0
    3908:	b0 e0       	ldi	r27, 0x00	; 0
    390a:	84 87       	std	Z+12, r24	; 0x0c
    390c:	95 87       	std	Z+13, r25	; 0x0d
    390e:	a6 87       	std	Z+14, r26	; 0x0e
    3910:	b7 87       	std	Z+15, r27	; 0x0f
		gState.newSessionSector = 1;
    3912:	80 8f       	std	Z+24, r24	; 0x18
    3914:	91 8f       	std	Z+25, r25	; 0x19
    3916:	a2 8f       	std	Z+26, r26	; 0x1a
    3918:	b3 8f       	std	Z+27, r27	; 0x1b
		gState.activeSessionMapSector = 4;
    391a:	84 e0       	ldi	r24, 0x04	; 4
    391c:	90 e0       	ldi	r25, 0x00	; 0
    391e:	a0 e0       	ldi	r26, 0x00	; 0
    3920:	b0 e0       	ldi	r27, 0x00	; 0
    3922:	84 8f       	std	Z+28, r24	; 0x1c
    3924:	95 8f       	std	Z+29, r25	; 0x1d
    3926:	a6 8f       	std	Z+30, r26	; 0x1e
    3928:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
    392a:	0e 94 11 23 	call	0x4622	; 0x4622 <writeGlobalState>
    392e:	88 23       	and	r24, r24
    3930:	89 f0       	breq	.+34     	; 0x3954 <STORE_Init+0x7a>
			return false;
		}
	}

	currentSector = gState.newSessionSector;
    3932:	80 91 44 07 	lds	r24, 0x0744	; 0x800744 <gState+0x18>
    3936:	90 91 45 07 	lds	r25, 0x0745	; 0x800745 <gState+0x19>
    393a:	a0 91 46 07 	lds	r26, 0x0746	; 0x800746 <gState+0x1a>
    393e:	b0 91 47 07 	lds	r27, 0x0747	; 0x800747 <gState+0x1b>
    3942:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    3946:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    394a:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    394e:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	return true;
    3952:	01 c0       	rjmp	.+2      	; 0x3956 <STORE_Init+0x7c>
		gState.newSessionSector = 1;
		gState.activeSessionMapSector = 4;
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
			return false;
    3954:	c8 2f       	mov	r28, r24
		}
	}

	currentSector = gState.newSessionSector;
	return true;
}
    3956:	8c 2f       	mov	r24, r28
    3958:	cf 91       	pop	r28
    395a:	08 95       	ret

Disassembly of section .text.STORE_WriteFrame:

00002878 <STORE_WriteFrame>:

bool STORE_WriteFrame(volatile FrameData* frame) {
    2878:	8f 92       	push	r8
    287a:	9f 92       	push	r9
    287c:	af 92       	push	r10
    287e:	bf 92       	push	r11
    2880:	cf 92       	push	r12
    2882:	df 92       	push	r13
    2884:	ef 92       	push	r14
    2886:	ff 92       	push	r15
    2888:	0f 93       	push	r16
    288a:	1f 93       	push	r17
    288c:	cf 93       	push	r28
    288e:	df 93       	push	r29
	uint32_t bytesWritten = 0;
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
    2890:	fc 01       	movw	r30, r24
    2892:	24 81       	ldd	r18, Z+4	; 0x04
    2894:	35 81       	ldd	r19, Z+5	; 0x05
    2896:	21 30       	cpi	r18, 0x01	; 1
    2898:	34 40       	sbci	r19, 0x04	; 4
    289a:	08 f0       	brcs	.+2      	; 0x289e <STORE_WriteFrame+0x26>
    289c:	5b c0       	rjmp	.+182    	; 0x2954 <STORE_WriteFrame+0xdc>
    289e:	ec 01       	movw	r28, r24
		return false;
	}
	
	// Copy frame data to our buffer
	memcpy(frameBuffer, (const void*)frame, frame->frameBytes);
    28a0:	2c 81       	ldd	r18, Y+4	; 0x04
    28a2:	3d 81       	ldd	r19, Y+5	; 0x05
    28a4:	ac 01       	movw	r20, r24
    28a6:	60 e8       	ldi	r22, 0x80	; 128
    28a8:	8c e2       	ldi	r24, 0x2C	; 44
    28aa:	93 e0       	ldi	r25, 0x03	; 3
    28ac:	0e 94 2a 23 	call	0x4654	; 0x4654 <memcpy>
	
	// Zero out any remaining buffer space in last sector
	if(frame->frameBytes < FRAME_BUFFER_SIZE) {
    28b0:	8c 81       	ldd	r24, Y+4	; 0x04
    28b2:	9d 81       	ldd	r25, Y+5	; 0x05
    28b4:	81 15       	cp	r24, r1
    28b6:	94 40       	sbci	r25, 0x04	; 4
    28b8:	70 f4       	brcc	.+28     	; 0x28d6 <STORE_WriteFrame+0x5e>
		memset(frameBuffer + frame->frameBytes, 0, FRAME_BUFFER_SIZE - frame->frameBytes);
    28ba:	2c 81       	ldd	r18, Y+4	; 0x04
    28bc:	3d 81       	ldd	r19, Y+5	; 0x05
    28be:	8c 81       	ldd	r24, Y+4	; 0x04
    28c0:	9d 81       	ldd	r25, Y+5	; 0x05
    28c2:	40 e0       	ldi	r20, 0x00	; 0
    28c4:	54 e0       	ldi	r21, 0x04	; 4
    28c6:	42 1b       	sub	r20, r18
    28c8:	53 0b       	sbc	r21, r19
    28ca:	60 e0       	ldi	r22, 0x00	; 0
    28cc:	70 e0       	ldi	r23, 0x00	; 0
    28ce:	84 5d       	subi	r24, 0xD4	; 212
    28d0:	9c 4f       	sbci	r25, 0xFC	; 252
    28d2:	0e 94 8f 26 	call	0x4d1e	; 0x4d1e <memset>

	currentSector = gState.newSessionSector;
	return true;
}

bool STORE_WriteFrame(volatile FrameData* frame) {
    28d6:	c1 2c       	mov	r12, r1
    28d8:	d1 2c       	mov	r13, r1
    28da:	76 01       	movw	r14, r12
    28dc:	68 94       	set
    28de:	c1 f8       	bld	r12, 1
    28e0:	81 2c       	mov	r8, r1
    28e2:	91 2c       	mov	r9, r1
    28e4:	54 01       	movw	r10, r8
    28e6:	2f c0       	rjmp	.+94     	; 0x2946 <STORE_WriteFrame+0xce>
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
		if(!SDWrite(currentSector, frameBuffer + currentOffset, 1)) {
    28e8:	60 91 58 09 	lds	r22, 0x0958	; 0x800958 <currentSector>
    28ec:	70 91 59 09 	lds	r23, 0x0959	; 0x800959 <currentSector+0x1>
    28f0:	80 91 5a 09 	lds	r24, 0x095A	; 0x80095a <currentSector+0x2>
    28f4:	90 91 5b 09 	lds	r25, 0x095B	; 0x80095b <currentSector+0x3>
    28f8:	01 e0       	ldi	r16, 0x01	; 1
    28fa:	10 e0       	ldi	r17, 0x00	; 0
    28fc:	20 e0       	ldi	r18, 0x00	; 0
    28fe:	30 e0       	ldi	r19, 0x00	; 0
    2900:	a4 01       	movw	r20, r8
    2902:	44 5d       	subi	r20, 0xD4	; 212
    2904:	5c 4f       	sbci	r21, 0xFC	; 252
    2906:	0e 94 98 15 	call	0x2b30	; 0x2b30 <SDWrite>
    290a:	88 23       	and	r24, r24
    290c:	21 f1       	breq	.+72     	; 0x2956 <STORE_WriteFrame+0xde>
			return false;
		}
		currentSector++;
    290e:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    2912:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    2916:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    291a:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    291e:	01 96       	adiw	r24, 0x01	; 1
    2920:	a1 1d       	adc	r26, r1
    2922:	b1 1d       	adc	r27, r1
    2924:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    2928:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    292c:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    2930:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
		currentOffset += SECTOR_SIZE;
    2934:	42 e0       	ldi	r20, 0x02	; 2
    2936:	94 0e       	add	r9, r20
    2938:	a1 1c       	adc	r10, r1
    293a:	b1 1c       	adc	r11, r1
		sectorsToWrite--;
    293c:	81 e0       	ldi	r24, 0x01	; 1
    293e:	c8 1a       	sub	r12, r24
    2940:	d1 08       	sbc	r13, r1
    2942:	e1 08       	sbc	r14, r1
    2944:	f1 08       	sbc	r15, r1
	
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
    2946:	c1 14       	cp	r12, r1
    2948:	d1 04       	cpc	r13, r1
    294a:	e1 04       	cpc	r14, r1
    294c:	f1 04       	cpc	r15, r1
    294e:	61 f6       	brne	.-104    	; 0x28e8 <STORE_WriteFrame+0x70>
		currentSector++;
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	01 c0       	rjmp	.+2      	; 0x2956 <STORE_WriteFrame+0xde>
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
		return false;
    2954:	80 e0       	ldi	r24, 0x00	; 0
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
}
    2956:	df 91       	pop	r29
    2958:	cf 91       	pop	r28
    295a:	1f 91       	pop	r17
    295c:	0f 91       	pop	r16
    295e:	ff 90       	pop	r15
    2960:	ef 90       	pop	r14
    2962:	df 90       	pop	r13
    2964:	cf 90       	pop	r12
    2966:	bf 90       	pop	r11
    2968:	af 90       	pop	r10
    296a:	9f 90       	pop	r9
    296c:	8f 90       	pop	r8
    296e:	08 95       	ret

Disassembly of section .text.STORE_StartNewSession:

0000418c <STORE_StartNewSession>:

bool STORE_StartNewSession(void) {
	// Update session info
	gState.sessionCount++;
    418c:	ec e2       	ldi	r30, 0x2C	; 44
    418e:	f7 e0       	ldi	r31, 0x07	; 7
    4190:	84 89       	ldd	r24, Z+20	; 0x14
    4192:	95 89       	ldd	r25, Z+21	; 0x15
    4194:	a6 89       	ldd	r26, Z+22	; 0x16
    4196:	b7 89       	ldd	r27, Z+23	; 0x17
    4198:	01 96       	adiw	r24, 0x01	; 1
    419a:	a1 1d       	adc	r26, r1
    419c:	b1 1d       	adc	r27, r1
    419e:	84 8b       	std	Z+20, r24	; 0x14
    41a0:	95 8b       	std	Z+21, r25	; 0x15
    41a2:	a6 8b       	std	Z+22, r26	; 0x16
    41a4:	b7 8b       	std	Z+23, r27	; 0x17
	gState.newSessionSector = currentSector;
    41a6:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    41aa:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    41ae:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    41b2:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    41b6:	80 8f       	std	Z+24, r24	; 0x18
    41b8:	91 8f       	std	Z+25, r25	; 0x19
    41ba:	a2 8f       	std	Z+26, r26	; 0x1a
    41bc:	b3 8f       	std	Z+27, r27	; 0x1b
	
	// Ensure sector alignment for new sessions
	if(currentSector % SECTORS_PER_FRAME != 0) {
    41be:	80 ff       	sbrs	r24, 0
    41c0:	0c c0       	rjmp	.+24     	; 0x41da <STORE_StartNewSession+0x4e>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    41c2:	8e 7f       	andi	r24, 0xFE	; 254
    41c4:	02 96       	adiw	r24, 0x02	; 2
    41c6:	a1 1d       	adc	r26, r1
    41c8:	b1 1d       	adc	r27, r1
    41ca:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    41ce:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    41d2:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    41d6:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	}
	
	return updateSessionMap();
    41da:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <updateSessionMap>
}
    41de:	08 95       	ret

Disassembly of section .text.STORE_EndSession:

00003fde <STORE_EndSession>:

bool STORE_EndSession(void) {
	// Ensure we end on a frame boundary
	if(currentSector % SECTORS_PER_FRAME != 0) {
    3fde:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    3fe2:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    3fe6:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    3fea:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    3fee:	80 ff       	sbrs	r24, 0
    3ff0:	0c c0       	rjmp	.+24     	; 0x400a <STORE_EndSession+0x2c>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    3ff2:	8e 7f       	andi	r24, 0xFE	; 254
    3ff4:	02 96       	adiw	r24, 0x02	; 2
    3ff6:	a1 1d       	adc	r26, r1
    3ff8:	b1 1d       	adc	r27, r1
    3ffa:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    3ffe:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    4002:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    4006:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	}
	
	gState.lastSessionSector = currentSector - 1;
    400a:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    400e:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    4012:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    4016:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    401a:	01 97       	sbiw	r24, 0x01	; 1
    401c:	a1 09       	sbc	r26, r1
    401e:	b1 09       	sbc	r27, r1
    4020:	80 93 3c 07 	sts	0x073C, r24	; 0x80073c <gState+0x10>
    4024:	90 93 3d 07 	sts	0x073D, r25	; 0x80073d <gState+0x11>
    4028:	a0 93 3e 07 	sts	0x073E, r26	; 0x80073e <gState+0x12>
    402c:	b0 93 3f 07 	sts	0x073F, r27	; 0x80073f <gState+0x13>
	return writeGlobalState();
    4030:	0e 94 11 23 	call	0x4622	; 0x4622 <writeGlobalState>
}
    4034:	08 95       	ret

Disassembly of section .text.vUARTtxDataAvailable:

00004b56 <vUARTtxDataAvailable>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    4b56:	80 91 79 09 	lds	r24, 0x0979	; 0x800979 <sg_u8SendIndex>
    4b5a:	81 11       	cpse	r24, r1
    4b5c:	06 c0       	rjmp	.+12     	; 0x4b6a <vUARTtxDataAvailable+0x14>
    4b5e:	0e 94 f3 23 	call	0x47e6	; 0x47e6 <PlatformGetSendData>
    4b62:	90 93 61 09 	sts	0x0961, r25	; 0x800961 <sg_u8SendData+0x1>
    4b66:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <sg_u8SendData>
    4b6a:	80 91 79 09 	lds	r24, 0x0979	; 0x800979 <sg_u8SendIndex>
    4b6e:	81 11       	cpse	r24, r1
    4b70:	02 c0       	rjmp	.+4      	; 0x4b76 <vUARTtxDataAvailable+0x20>
    4b72:	81 e0       	ldi	r24, 0x01	; 1
    4b74:	08 95       	ret
    4b76:	80 e0       	ldi	r24, 0x00	; 0
    4b78:	08 95       	ret

Disassembly of section .text.vUARTtxDataGet:

00004322 <vUARTtxDataGet>:
    4322:	80 91 79 09 	lds	r24, 0x0979	; 0x800979 <sg_u8SendIndex>
    4326:	81 11       	cpse	r24, r1
    4328:	10 c0       	rjmp	.+32     	; 0x434a <vUARTtxDataGet+0x28>
    432a:	81 e0       	ldi	r24, 0x01	; 1
    432c:	0e 94 f3 23 	call	0x47e6	; 0x47e6 <PlatformGetSendData>
    4330:	e0 e6       	ldi	r30, 0x60	; 96
    4332:	f9 e0       	ldi	r31, 0x09	; 9
    4334:	90 83       	st	Z, r25
    4336:	81 83       	std	Z+1, r24	; 0x01
    4338:	80 81       	ld	r24, Z
    433a:	88 23       	and	r24, r24
    433c:	24 f4       	brge	.+8      	; 0x4346 <vUARTtxDataGet+0x24>
    433e:	81 e0       	ldi	r24, 0x01	; 1
    4340:	80 93 7b 09 	sts	0x097B, r24	; 0x80097b <sg_bCellReportsReuested>
    4344:	02 c0       	rjmp	.+4      	; 0x434a <vUARTtxDataGet+0x28>
    4346:	10 92 7b 09 	sts	0x097B, r1	; 0x80097b <sg_bCellReportsReuested>
    434a:	e0 91 79 09 	lds	r30, 0x0979	; 0x800979 <sg_u8SendIndex>
    434e:	f0 e0       	ldi	r31, 0x00	; 0
    4350:	e0 5a       	subi	r30, 0xA0	; 160
    4352:	f6 4f       	sbci	r31, 0xF6	; 246
    4354:	80 81       	ld	r24, Z
    4356:	90 91 79 09 	lds	r25, 0x0979	; 0x800979 <sg_u8SendIndex>
    435a:	9f 5f       	subi	r25, 0xFF	; 255
    435c:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <sg_u8SendIndex>
    4360:	90 91 79 09 	lds	r25, 0x0979	; 0x800979 <sg_u8SendIndex>
    4364:	92 30       	cpi	r25, 0x02	; 2
    4366:	10 f0       	brcs	.+4      	; 0x436c <vUARTtxDataGet+0x4a>
    4368:	10 92 79 09 	sts	0x0979, r1	; 0x800979 <sg_u8SendIndex>
    436c:	08 95       	ret

Disassembly of section .text.vUARTRXReset:

00004e0a <vUARTRXReset>:

// Called when we have a string timeout or need to reset the state machine
// for the MC RX side of things
void vUARTRXReset(void)
{
	sg_eCell_mc_rxState = ESTATE_IDLE;
    4e0a:	10 92 82 09 	sts	0x0982, r1	; 0x800982 <sg_eCell_mc_rxState>
	vUARTRXStart();
    4e0e:	0e 94 51 26 	call	0x4ca2	; 0x4ca2 <vUARTRXStart>
    4e12:	08 95       	ret

Disassembly of section .text.vUARTStarttx:

0000408c <vUARTStarttx>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    408c:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_etxState>
    4090:	81 11       	cpse	r24, r1
    4092:	23 c0       	rjmp	.+70     	; 0x40da <vUARTStarttx+0x4e>
    4094:	80 91 82 09 	lds	r24, 0x0982	; 0x800982 <sg_eCell_mc_rxState>
    4098:	81 11       	cpse	r24, r1
    409a:	21 c0       	rjmp	.+66     	; 0x40de <vUARTStarttx+0x52>
    409c:	82 e0       	ldi	r24, 0x02	; 2
    409e:	80 93 7c 09 	sts	0x097C, r24	; 0x80097c <sg_etxState>
    40a2:	10 92 79 09 	sts	0x0979, r1	; 0x800979 <sg_u8SendIndex>
    40a6:	10 92 7f 09 	sts	0x097F, r1	; 0x80097f <sg_u8txBitCount>
    40aa:	81 e0       	ldi	r24, 0x01	; 1
    40ac:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bMCTxNextBit>
    40b0:	86 b5       	in	r24, 0x26	; 38
    40b2:	8e 5c       	subi	r24, 0xCE	; 206
    40b4:	87 bd       	out	0x27, r24	; 39
    40b6:	85 b3       	in	r24, 0x15	; 21
    40b8:	82 60       	ori	r24, 0x02	; 2
    40ba:	85 bb       	out	0x15, r24	; 21
    40bc:	ee e6       	ldi	r30, 0x6E	; 110
    40be:	f0 e0       	ldi	r31, 0x00	; 0
    40c0:	80 81       	ld	r24, Z
    40c2:	82 60       	ori	r24, 0x02	; 2
    40c4:	80 83       	st	Z, r24
    40c6:	0e 94 ab 25 	call	0x4b56	; 0x4b56 <vUARTtxDataAvailable>
    40ca:	80 93 7d 09 	sts	0x097D, r24	; 0x80097d <sg_btxMoreAvailable>
    40ce:	0e 94 91 21 	call	0x4322	; 0x4322 <vUARTtxDataGet>
    40d2:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_u8txDataByte>
    40d6:	81 e0       	ldi	r24, 0x01	; 1
    40d8:	08 95       	ret
    40da:	80 e0       	ldi	r24, 0x00	; 0
    40dc:	08 95       	ret
    40de:	80 e0       	ldi	r24, 0x00	; 0
    40e0:	08 95       	ret

Disassembly of section .text.__vector_8:

00003dfe <__vector_8>:
    3dfe:	1f 92       	push	r1
    3e00:	0f 92       	push	r0
    3e02:	0f b6       	in	r0, 0x3f	; 63
    3e04:	0f 92       	push	r0
    3e06:	11 24       	eor	r1, r1
    3e08:	8f 93       	push	r24
    3e0a:	ef 93       	push	r30
    3e0c:	ff 93       	push	r31
    3e0e:	86 b5       	in	r24, 0x26	; 38
    3e10:	85 5c       	subi	r24, 0xC5	; 197
    3e12:	88 bd       	out	0x28, r24	; 40
    3e14:	85 b3       	in	r24, 0x15	; 21
    3e16:	84 60       	ori	r24, 0x04	; 4
    3e18:	85 bb       	out	0x15, r24	; 21
    3e1a:	ee e6       	ldi	r30, 0x6E	; 110
    3e1c:	f0 e0       	ldi	r31, 0x00	; 0
    3e1e:	80 81       	ld	r24, Z
    3e20:	84 60       	ori	r24, 0x04	; 4
    3e22:	80 83       	st	Z, r24
    3e24:	8d b3       	in	r24, 0x1d	; 29
    3e26:	8d 7f       	andi	r24, 0xFD	; 253
    3e28:	8d bb       	out	0x1d, r24	; 29
    3e2a:	80 91 78 09 	lds	r24, 0x0978	; 0x800978 <sg_bState>
    3e2e:	88 23       	and	r24, r24
    3e30:	31 f0       	breq	.+12     	; 0x3e3e <__vector_8+0x40>
    3e32:	88 b1       	in	r24, 0x08	; 8
    3e34:	80 68       	ori	r24, 0x80	; 128
    3e36:	88 b9       	out	0x08, r24	; 8
    3e38:	10 92 78 09 	sts	0x0978, r1	; 0x800978 <sg_bState>
    3e3c:	06 c0       	rjmp	.+12     	; 0x3e4a <__vector_8+0x4c>
    3e3e:	88 b1       	in	r24, 0x08	; 8
    3e40:	8f 77       	andi	r24, 0x7F	; 127
    3e42:	88 b9       	out	0x08, r24	; 8
    3e44:	81 e0       	ldi	r24, 0x01	; 1
    3e46:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <sg_bState>
    3e4a:	81 e0       	ldi	r24, 0x01	; 1
    3e4c:	80 93 82 09 	sts	0x0982, r24	; 0x800982 <sg_eCell_mc_rxState>
    3e50:	10 92 84 09 	sts	0x0984, r1	; 0x800984 <sg_u8Cell_mc_rxBitCount>
    3e54:	ff 91       	pop	r31
    3e56:	ef 91       	pop	r30
    3e58:	8f 91       	pop	r24
    3e5a:	0f 90       	pop	r0
    3e5c:	0f be       	out	0x3f, r0	; 63
    3e5e:	0f 90       	pop	r0
    3e60:	1f 90       	pop	r1
    3e62:	18 95       	reti

Disassembly of section .text.__vector_16:

00002a52 <__vector_16>:
    2a52:	1f 92       	push	r1
    2a54:	0f 92       	push	r0
    2a56:	0f b6       	in	r0, 0x3f	; 63
    2a58:	0f 92       	push	r0
    2a5a:	11 24       	eor	r1, r1
    2a5c:	2f 93       	push	r18
    2a5e:	3f 93       	push	r19
    2a60:	4f 93       	push	r20
    2a62:	5f 93       	push	r21
    2a64:	6f 93       	push	r22
    2a66:	7f 93       	push	r23
    2a68:	8f 93       	push	r24
    2a6a:	9f 93       	push	r25
    2a6c:	af 93       	push	r26
    2a6e:	bf 93       	push	r27
    2a70:	ef 93       	push	r30
    2a72:	ff 93       	push	r31
    2a74:	86 b5       	in	r24, 0x26	; 38
    2a76:	85 5d       	subi	r24, 0xD5	; 213
    2a78:	88 bd       	out	0x28, r24	; 40
    2a7a:	85 b3       	in	r24, 0x15	; 21
    2a7c:	84 60       	ori	r24, 0x04	; 4
    2a7e:	85 bb       	out	0x15, r24	; 21
    2a80:	ee e6       	ldi	r30, 0x6E	; 110
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	80 81       	ld	r24, Z
    2a86:	84 60       	ori	r24, 0x04	; 4
    2a88:	80 83       	st	Z, r24
    2a8a:	20 91 81 09 	lds	r18, 0x0981	; 0x800981 <sg_bCell_mc_rxPriorState>
    2a8e:	83 b1       	in	r24, 0x03	; 3
    2a90:	82 fb       	bst	r24, 2
    2a92:	88 27       	eor	r24, r24
    2a94:	80 f9       	bld	r24, 0
    2a96:	80 93 81 09 	sts	0x0981, r24	; 0x800981 <sg_bCell_mc_rxPriorState>
    2a9a:	90 91 78 09 	lds	r25, 0x0978	; 0x800978 <sg_bState>
    2a9e:	99 23       	and	r25, r25
    2aa0:	31 f0       	breq	.+12     	; 0x2aae <__vector_16+0x5c>
    2aa2:	98 b1       	in	r25, 0x08	; 8
    2aa4:	90 68       	ori	r25, 0x80	; 128
    2aa6:	98 b9       	out	0x08, r25	; 8
    2aa8:	10 92 78 09 	sts	0x0978, r1	; 0x800978 <sg_bState>
    2aac:	06 c0       	rjmp	.+12     	; 0x2aba <__vector_16+0x68>
    2aae:	98 b1       	in	r25, 0x08	; 8
    2ab0:	9f 77       	andi	r25, 0x7F	; 127
    2ab2:	98 b9       	out	0x08, r25	; 8
    2ab4:	81 e0       	ldi	r24, 0x01	; 1
    2ab6:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <sg_bState>
    2aba:	80 91 84 09 	lds	r24, 0x0984	; 0x800984 <sg_u8Cell_mc_rxBitCount>
    2abe:	8f 5f       	subi	r24, 0xFF	; 255
    2ac0:	80 93 84 09 	sts	0x0984, r24	; 0x800984 <sg_u8Cell_mc_rxBitCount>
    2ac4:	81 30       	cpi	r24, 0x01	; 1
    2ac6:	19 f4       	brne	.+6      	; 0x2ace <__vector_16+0x7c>
    2ac8:	10 92 83 09 	sts	0x0983, r1	; 0x800983 <sg_u8rxDataByte>
    2acc:	20 c0       	rjmp	.+64     	; 0x2b0e <__vector_16+0xbc>
    2ace:	8a 30       	cpi	r24, 0x0A	; 10
    2ad0:	38 f4       	brcc	.+14     	; 0x2ae0 <__vector_16+0x8e>
    2ad2:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8rxDataByte>
    2ad6:	88 0f       	add	r24, r24
    2ad8:	82 2b       	or	r24, r18
    2ada:	80 93 83 09 	sts	0x0983, r24	; 0x800983 <sg_u8rxDataByte>
    2ade:	17 c0       	rjmp	.+46     	; 0x2b0e <__vector_16+0xbc>
    2ae0:	20 93 80 09 	sts	0x0980, r18	; 0x800980 <sg_bCell_mc_rxMoreData>
    2ae4:	8c e0       	ldi	r24, 0x0C	; 12
    2ae6:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    2aea:	8c b3       	in	r24, 0x1c	; 28
    2aec:	82 60       	ori	r24, 0x02	; 2
    2aee:	8c bb       	out	0x1c, r24	; 28
    2af0:	8d b3       	in	r24, 0x1d	; 29
    2af2:	82 60       	ori	r24, 0x02	; 2
    2af4:	8d bb       	out	0x1d, r24	; 29
    2af6:	ee e6       	ldi	r30, 0x6E	; 110
    2af8:	f0 e0       	ldi	r31, 0x00	; 0
    2afa:	80 81       	ld	r24, Z
    2afc:	8b 7f       	andi	r24, 0xFB	; 251
    2afe:	80 83       	st	Z, r24
    2b00:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8rxDataByte>
    2b04:	0e 94 22 1e 	call	0x3c44	; 0x3c44 <vUARTRXData>
    2b08:	83 e0       	ldi	r24, 0x03	; 3
    2b0a:	80 93 82 09 	sts	0x0982, r24	; 0x800982 <sg_eCell_mc_rxState>
    2b0e:	ff 91       	pop	r31
    2b10:	ef 91       	pop	r30
    2b12:	bf 91       	pop	r27
    2b14:	af 91       	pop	r26
    2b16:	9f 91       	pop	r25
    2b18:	8f 91       	pop	r24
    2b1a:	7f 91       	pop	r23
    2b1c:	6f 91       	pop	r22
    2b1e:	5f 91       	pop	r21
    2b20:	4f 91       	pop	r20
    2b22:	3f 91       	pop	r19
    2b24:	2f 91       	pop	r18
    2b26:	0f 90       	pop	r0
    2b28:	0f be       	out	0x3f, r0	; 63
    2b2a:	0f 90       	pop	r0
    2b2c:	1f 90       	pop	r1
    2b2e:	18 95       	reti

Disassembly of section .text.__vector_15:

0000242a <__vector_15>:
    242a:	1f 92       	push	r1
    242c:	0f 92       	push	r0
    242e:	0f b6       	in	r0, 0x3f	; 63
    2430:	0f 92       	push	r0
    2432:	11 24       	eor	r1, r1
    2434:	2f 93       	push	r18
    2436:	3f 93       	push	r19
    2438:	4f 93       	push	r20
    243a:	5f 93       	push	r21
    243c:	6f 93       	push	r22
    243e:	7f 93       	push	r23
    2440:	8f 93       	push	r24
    2442:	9f 93       	push	r25
    2444:	af 93       	push	r26
    2446:	bf 93       	push	r27
    2448:	ef 93       	push	r30
    244a:	ff 93       	push	r31
    244c:	86 b5       	in	r24, 0x26	; 38
    244e:	83 5d       	subi	r24, 0xD3	; 211
    2450:	87 bd       	out	0x27, r24	; 39
    2452:	85 b3       	in	r24, 0x15	; 21
    2454:	82 60       	ori	r24, 0x02	; 2
    2456:	85 bb       	out	0x15, r24	; 21
    2458:	ee e6       	ldi	r30, 0x6E	; 110
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	80 81       	ld	r24, Z
    245e:	82 60       	ori	r24, 0x02	; 2
    2460:	80 83       	st	Z, r24
    2462:	80 91 7a 09 	lds	r24, 0x097A	; 0x80097a <sg_bMCTxNextBit>
    2466:	88 23       	and	r24, r24
    2468:	21 f0       	breq	.+8      	; 0x2472 <__vector_15+0x48>
    246a:	85 b1       	in	r24, 0x05	; 5
    246c:	88 60       	ori	r24, 0x08	; 8
    246e:	85 b9       	out	0x05, r24	; 5
    2470:	03 c0       	rjmp	.+6      	; 0x2478 <__vector_15+0x4e>
    2472:	85 b1       	in	r24, 0x05	; 5
    2474:	87 7f       	andi	r24, 0xF7	; 247
    2476:	85 b9       	out	0x05, r24	; 5
    2478:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    247c:	8f 5f       	subi	r24, 0xFF	; 255
    247e:	80 93 7f 09 	sts	0x097F, r24	; 0x80097f <sg_u8txBitCount>
    2482:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    2486:	83 30       	cpi	r24, 0x03	; 3
    2488:	61 f4       	brne	.+24     	; 0x24a2 <__vector_15+0x78>
    248a:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_bCellReportsReuested>
    248e:	88 23       	and	r24, r24
    2490:	41 f0       	breq	.+16     	; 0x24a2 <__vector_15+0x78>
    2492:	8b e0       	ldi	r24, 0x0B	; 11
    2494:	80 93 7f 09 	sts	0x097F, r24	; 0x80097f <sg_u8txBitCount>
    2498:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_bMCTxNextBit>
    249c:	10 92 7d 09 	sts	0x097D, r1	; 0x80097d <sg_btxMoreAvailable>
    24a0:	4d c0       	rjmp	.+154    	; 0x253c <__vector_15+0x112>
    24a2:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    24a6:	8a 30       	cpi	r24, 0x0A	; 10
    24a8:	80 f4       	brcc	.+32     	; 0x24ca <__vector_15+0xa0>
    24aa:	80 91 7e 09 	lds	r24, 0x097E	; 0x80097e <sg_u8txDataByte>
    24ae:	88 23       	and	r24, r24
    24b0:	24 f4       	brge	.+8      	; 0x24ba <__vector_15+0x90>
    24b2:	81 e0       	ldi	r24, 0x01	; 1
    24b4:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bMCTxNextBit>
    24b8:	02 c0       	rjmp	.+4      	; 0x24be <__vector_15+0x94>
    24ba:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_bMCTxNextBit>
    24be:	80 91 7e 09 	lds	r24, 0x097E	; 0x80097e <sg_u8txDataByte>
    24c2:	88 0f       	add	r24, r24
    24c4:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_u8txDataByte>
    24c8:	39 c0       	rjmp	.+114    	; 0x253c <__vector_15+0x112>
    24ca:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    24ce:	8a 30       	cpi	r24, 0x0A	; 10
    24d0:	29 f4       	brne	.+10     	; 0x24dc <__vector_15+0xb2>
    24d2:	80 91 7d 09 	lds	r24, 0x097D	; 0x80097d <sg_btxMoreAvailable>
    24d6:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bMCTxNextBit>
    24da:	30 c0       	rjmp	.+96     	; 0x253c <__vector_15+0x112>
    24dc:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    24e0:	8b 30       	cpi	r24, 0x0B	; 11
    24e2:	19 f4       	brne	.+6      	; 0x24ea <__vector_15+0xc0>
    24e4:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_bMCTxNextBit>
    24e8:	29 c0       	rjmp	.+82     	; 0x253c <__vector_15+0x112>
    24ea:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_u8txBitCount>
    24ee:	8c 30       	cpi	r24, 0x0C	; 12
    24f0:	29 f5       	brne	.+74     	; 0x253c <__vector_15+0x112>
    24f2:	80 91 7d 09 	lds	r24, 0x097D	; 0x80097d <sg_btxMoreAvailable>
    24f6:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bMCTxNextBit>
    24fa:	10 92 7f 09 	sts	0x097F, r1	; 0x80097f <sg_u8txBitCount>
    24fe:	80 91 7d 09 	lds	r24, 0x097D	; 0x80097d <sg_btxMoreAvailable>
    2502:	81 11       	cpse	r24, r1
    2504:	08 c0       	rjmp	.+16     	; 0x2516 <__vector_15+0xec>
    2506:	10 92 7c 09 	sts	0x097C, r1	; 0x80097c <sg_etxState>
    250a:	ee e6       	ldi	r30, 0x6E	; 110
    250c:	f0 e0       	ldi	r31, 0x00	; 0
    250e:	80 81       	ld	r24, Z
    2510:	8d 7f       	andi	r24, 0xFD	; 253
    2512:	80 83       	st	Z, r24
    2514:	13 c0       	rjmp	.+38     	; 0x253c <__vector_15+0x112>
    2516:	0e 94 ab 25 	call	0x4b56	; 0x4b56 <vUARTtxDataAvailable>
    251a:	80 93 7d 09 	sts	0x097D, r24	; 0x80097d <sg_btxMoreAvailable>
    251e:	0e 94 91 21 	call	0x4322	; 0x4322 <vUARTtxDataGet>
    2522:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_u8txDataByte>
    2526:	86 b5       	in	r24, 0x26	; 38
    2528:	88 53       	subi	r24, 0x38	; 56
    252a:	87 bd       	out	0x27, r24	; 39
    252c:	85 b3       	in	r24, 0x15	; 21
    252e:	82 60       	ori	r24, 0x02	; 2
    2530:	85 bb       	out	0x15, r24	; 21
    2532:	ee e6       	ldi	r30, 0x6E	; 110
    2534:	f0 e0       	ldi	r31, 0x00	; 0
    2536:	80 81       	ld	r24, Z
    2538:	82 60       	ori	r24, 0x02	; 2
    253a:	80 83       	st	Z, r24
    253c:	ff 91       	pop	r31
    253e:	ef 91       	pop	r30
    2540:	bf 91       	pop	r27
    2542:	af 91       	pop	r26
    2544:	9f 91       	pop	r25
    2546:	8f 91       	pop	r24
    2548:	7f 91       	pop	r23
    254a:	6f 91       	pop	r22
    254c:	5f 91       	pop	r21
    254e:	4f 91       	pop	r20
    2550:	3f 91       	pop	r19
    2552:	2f 91       	pop	r18
    2554:	0f 90       	pop	r0
    2556:	0f be       	out	0x3f, r0	; 63
    2558:	0f 90       	pop	r0
    255a:	1f 90       	pop	r1
    255c:	18 95       	reti

Disassembly of section .text.vUARTInit:

00004686 <vUARTInit>:
    4686:	85 b7       	in	r24, 0x35	; 53
    4688:	8f 7e       	andi	r24, 0xEF	; 239
    468a:	85 bf       	out	0x35, r24	; 53
    468c:	84 b1       	in	r24, 0x04	; 4
    468e:	88 60       	ori	r24, 0x08	; 8
    4690:	84 b9       	out	0x04, r24	; 4
    4692:	84 b1       	in	r24, 0x04	; 4
    4694:	8b 7f       	andi	r24, 0xFB	; 251
    4696:	84 b9       	out	0x04, r24	; 4
    4698:	85 b1       	in	r24, 0x05	; 5
    469a:	8b 7f       	andi	r24, 0xFB	; 251
    469c:	85 b9       	out	0x05, r24	; 5
    469e:	87 b1       	in	r24, 0x07	; 7
    46a0:	80 68       	ori	r24, 0x80	; 128
    46a2:	87 b9       	out	0x07, r24	; 7
    46a4:	8d b3       	in	r24, 0x1d	; 29
    46a6:	8d 7f       	andi	r24, 0xFD	; 253
    46a8:	8d bb       	out	0x1d, r24	; 29
    46aa:	10 92 7c 09 	sts	0x097C, r1	; 0x80097c <sg_etxState>
    46ae:	85 b1       	in	r24, 0x05	; 5
    46b0:	87 7f       	andi	r24, 0xF7	; 247
    46b2:	85 b9       	out	0x05, r24	; 5
    46b4:	08 95       	ret

Disassembly of section .text.vUARTInitReceive:

00004cf8 <vUARTInitReceive>:
    4cf8:	8c e0       	ldi	r24, 0x0C	; 12
    4cfa:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    4cfe:	8c b3       	in	r24, 0x1c	; 28
    4d00:	82 60       	ori	r24, 0x02	; 2
    4d02:	8c bb       	out	0x1c, r24	; 28
    4d04:	8d b3       	in	r24, 0x1d	; 29
    4d06:	82 60       	ori	r24, 0x02	; 2
    4d08:	8d bb       	out	0x1d, r24	; 29
    4d0a:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000480e <__udivmodhi4>:
    480e:	aa 1b       	sub	r26, r26
    4810:	bb 1b       	sub	r27, r27
    4812:	51 e1       	ldi	r21, 0x11	; 17
    4814:	07 c0       	rjmp	.+14     	; 0x4824 <__udivmodhi4_ep>

00004816 <__udivmodhi4_loop>:
    4816:	aa 1f       	adc	r26, r26
    4818:	bb 1f       	adc	r27, r27
    481a:	a6 17       	cp	r26, r22
    481c:	b7 07       	cpc	r27, r23
    481e:	10 f0       	brcs	.+4      	; 0x4824 <__udivmodhi4_ep>
    4820:	a6 1b       	sub	r26, r22
    4822:	b7 0b       	sbc	r27, r23

00004824 <__udivmodhi4_ep>:
    4824:	88 1f       	adc	r24, r24
    4826:	99 1f       	adc	r25, r25
    4828:	5a 95       	dec	r21
    482a:	a9 f7       	brne	.-22     	; 0x4816 <__udivmodhi4_loop>
    482c:	80 95       	com	r24
    482e:	90 95       	com	r25
    4830:	bc 01       	movw	r22, r24
    4832:	cd 01       	movw	r24, r26
    4834:	08 95       	ret

Disassembly of section .text.libgcc.div:

000043b2 <__udivmodsi4>:
    43b2:	a1 e2       	ldi	r26, 0x21	; 33
    43b4:	1a 2e       	mov	r1, r26
    43b6:	aa 1b       	sub	r26, r26
    43b8:	bb 1b       	sub	r27, r27
    43ba:	fd 01       	movw	r30, r26
    43bc:	0d c0       	rjmp	.+26     	; 0x43d8 <__udivmodsi4_ep>

000043be <__udivmodsi4_loop>:
    43be:	aa 1f       	adc	r26, r26
    43c0:	bb 1f       	adc	r27, r27
    43c2:	ee 1f       	adc	r30, r30
    43c4:	ff 1f       	adc	r31, r31
    43c6:	a2 17       	cp	r26, r18
    43c8:	b3 07       	cpc	r27, r19
    43ca:	e4 07       	cpc	r30, r20
    43cc:	f5 07       	cpc	r31, r21
    43ce:	20 f0       	brcs	.+8      	; 0x43d8 <__udivmodsi4_ep>
    43d0:	a2 1b       	sub	r26, r18
    43d2:	b3 0b       	sbc	r27, r19
    43d4:	e4 0b       	sbc	r30, r20
    43d6:	f5 0b       	sbc	r31, r21

000043d8 <__udivmodsi4_ep>:
    43d8:	66 1f       	adc	r22, r22
    43da:	77 1f       	adc	r23, r23
    43dc:	88 1f       	adc	r24, r24
    43de:	99 1f       	adc	r25, r25
    43e0:	1a 94       	dec	r1
    43e2:	69 f7       	brne	.-38     	; 0x43be <__udivmodsi4_loop>
    43e4:	60 95       	com	r22
    43e6:	70 95       	com	r23
    43e8:	80 95       	com	r24
    43ea:	90 95       	com	r25
    43ec:	9b 01       	movw	r18, r22
    43ee:	ac 01       	movw	r20, r24
    43f0:	bd 01       	movw	r22, r26
    43f2:	cf 01       	movw	r24, r30
    43f4:	08 95       	ret

Disassembly of section .text.libgcc.div:

000046b6 <__divmodsi4>:
    46b6:	05 2e       	mov	r0, r21
    46b8:	97 fb       	bst	r25, 7
    46ba:	1e f4       	brtc	.+6      	; 0x46c2 <__divmodsi4+0xc>
    46bc:	00 94       	com	r0
    46be:	0e 94 bb 26 	call	0x4d76	; 0x4d76 <__negsi2>
    46c2:	57 fd       	sbrc	r21, 7
    46c4:	07 d0       	rcall	.+14     	; 0x46d4 <__divmodsi4_neg2>
    46c6:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodsi4>
    46ca:	07 fc       	sbrc	r0, 7
    46cc:	03 d0       	rcall	.+6      	; 0x46d4 <__divmodsi4_neg2>
    46ce:	4e f4       	brtc	.+18     	; 0x46e2 <__divmodsi4_exit>
    46d0:	0c 94 bb 26 	jmp	0x4d76	; 0x4d76 <__negsi2>

000046d4 <__divmodsi4_neg2>:
    46d4:	50 95       	com	r21
    46d6:	40 95       	com	r20
    46d8:	30 95       	com	r19
    46da:	21 95       	neg	r18
    46dc:	3f 4f       	sbci	r19, 0xFF	; 255
    46de:	4f 4f       	sbci	r20, 0xFF	; 255
    46e0:	5f 4f       	sbci	r21, 0xFF	; 255

000046e2 <__divmodsi4_exit>:
    46e2:	08 95       	ret

Disassembly of section .text.libgcc.div:

00004d76 <__negsi2>:
    4d76:	90 95       	com	r25
    4d78:	80 95       	com	r24
    4d7a:	70 95       	com	r23
    4d7c:	61 95       	neg	r22
    4d7e:	7f 4f       	sbci	r23, 0xFF	; 255
    4d80:	8f 4f       	sbci	r24, 0xFF	; 255
    4d82:	9f 4f       	sbci	r25, 0xFF	; 255
    4d84:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004bbc <__umulhisi3>:
    4bbc:	a2 9f       	mul	r26, r18
    4bbe:	b0 01       	movw	r22, r0
    4bc0:	b3 9f       	mul	r27, r19
    4bc2:	c0 01       	movw	r24, r0
    4bc4:	a3 9f       	mul	r26, r19
    4bc6:	70 0d       	add	r23, r0
    4bc8:	81 1d       	adc	r24, r1
    4bca:	11 24       	eor	r1, r1
    4bcc:	91 1d       	adc	r25, r1
    4bce:	b2 9f       	mul	r27, r18
    4bd0:	70 0d       	add	r23, r0
    4bd2:	81 1d       	adc	r24, r1
    4bd4:	11 24       	eor	r1, r1
    4bd6:	91 1d       	adc	r25, r1
    4bd8:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004dd0 <__usmulhisi3>:
    4dd0:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>

00004dd4 <__usmulhisi3_tail>:
    4dd4:	b7 ff       	sbrs	r27, 7
    4dd6:	08 95       	ret
    4dd8:	82 1b       	sub	r24, r18
    4dda:	93 0b       	sbc	r25, r19
    4ddc:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004cb8 <__muluhisi3>:
    4cb8:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    4cbc:	a5 9f       	mul	r26, r21
    4cbe:	90 0d       	add	r25, r0
    4cc0:	b4 9f       	mul	r27, r20
    4cc2:	90 0d       	add	r25, r0
    4cc4:	a4 9f       	mul	r26, r20
    4cc6:	80 0d       	add	r24, r0
    4cc8:	91 1d       	adc	r25, r1
    4cca:	11 24       	eor	r1, r1
    4ccc:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004d86 <__mulshisi3>:
    4d86:	b7 ff       	sbrs	r27, 7
    4d88:	0c 94 5c 26 	jmp	0x4cb8	; 0x4cb8 <__muluhisi3>

00004d8c <__mulohisi3>:
    4d8c:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <__muluhisi3>
    4d90:	82 1b       	sub	r24, r18
    4d92:	93 0b       	sbc	r25, r19
    4d94:	08 95       	ret

Disassembly of section .text.libgcc:

00004d96 <__xload_2>:
    4d96:	57 fd       	sbrc	r21, 7
    4d98:	03 c0       	rjmp	.+6      	; 0x4da0 <__xload_2+0xa>
    4d9a:	65 91       	lpm	r22, Z+
    4d9c:	75 91       	lpm	r23, Z+
    4d9e:	08 95       	ret
    4da0:	61 91       	ld	r22, Z+
    4da2:	71 91       	ld	r23, Z+
    4da4:	08 95       	ret

Disassembly of section .text.libgcc:

00004c46 <__xload_4>:
    4c46:	57 fd       	sbrc	r21, 7
    4c48:	05 c0       	rjmp	.+10     	; 0x4c54 <__xload_4+0xe>
    4c4a:	65 91       	lpm	r22, Z+
    4c4c:	75 91       	lpm	r23, Z+
    4c4e:	85 91       	lpm	r24, Z+
    4c50:	95 91       	lpm	r25, Z+
    4c52:	08 95       	ret
    4c54:	61 91       	ld	r22, Z+
    4c56:	71 91       	ld	r23, Z+
    4c58:	81 91       	ld	r24, Z+
    4c5a:	91 91       	ld	r25, Z+
    4c5c:	08 95       	ret

Disassembly of section .text.libgcc:

00004c5e <__adddi3_s8>:
    4c5e:	00 24       	eor	r0, r0
    4c60:	a7 fd       	sbrc	r26, 7
    4c62:	00 94       	com	r0
    4c64:	2a 0f       	add	r18, r26
    4c66:	30 1d       	adc	r19, r0
    4c68:	40 1d       	adc	r20, r0
    4c6a:	50 1d       	adc	r21, r0
    4c6c:	60 1d       	adc	r22, r0
    4c6e:	70 1d       	adc	r23, r0
    4c70:	80 1d       	adc	r24, r0
    4c72:	90 1d       	adc	r25, r0
    4c74:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00004e2e <_fini>:
    4e2e:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00004e30 <__funcs_on_exit>:
    4e30:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00004e32 <__simulator_exit>:
    4e32:	08 95       	ret

Disassembly of section .text.exit:

00004cce <exit>:
    4cce:	ec 01       	movw	r28, r24
    4cd0:	0e 94 18 27 	call	0x4e30	; 0x4e30 <__funcs_on_exit>
    4cd4:	0e 94 17 27 	call	0x4e2e	; 0x4e2e <_fini>
    4cd8:	ce 01       	movw	r24, r28
    4cda:	0e 94 19 27 	call	0x4e32	; 0x4e32 <__simulator_exit>
    4cde:	ce 01       	movw	r24, r28
    4ce0:	0e 94 14 27 	call	0x4e28	; 0x4e28 <_Exit>

Disassembly of section .text.memcpy:

00004654 <memcpy>:
    4654:	cf 92       	push	r12
    4656:	df 92       	push	r13
    4658:	ef 92       	push	r14
    465a:	6a 01       	movw	r12, r20
    465c:	e6 2e       	mov	r14, r22
    465e:	dc 01       	movw	r26, r24
    4660:	28 0f       	add	r18, r24
    4662:	39 1f       	adc	r19, r25
    4664:	a2 17       	cp	r26, r18
    4666:	b3 07       	cpc	r27, r19
    4668:	51 f0       	breq	.+20     	; 0x467e <memcpy+0x2a>
    466a:	f6 01       	movw	r30, r12
    466c:	44 91       	lpm	r20, Z
    466e:	e7 fc       	sbrc	r14, 7
    4670:	40 81       	ld	r20, Z
    4672:	4d 93       	st	X+, r20
    4674:	4f ef       	ldi	r20, 0xFF	; 255
    4676:	c4 1a       	sub	r12, r20
    4678:	d4 0a       	sbc	r13, r20
    467a:	e4 0a       	sbc	r14, r20
    467c:	f3 cf       	rjmp	.-26     	; 0x4664 <memcpy+0x10>
    467e:	ef 90       	pop	r14
    4680:	df 90       	pop	r13
    4682:	cf 90       	pop	r12
    4684:	08 95       	ret

Disassembly of section .text.memset:

00004d1e <memset>:
    4d1e:	fc 01       	movw	r30, r24
    4d20:	48 0f       	add	r20, r24
    4d22:	59 1f       	adc	r21, r25
    4d24:	e4 17       	cp	r30, r20
    4d26:	f5 07       	cpc	r31, r21
    4d28:	11 f0       	breq	.+4      	; 0x4d2e <memset+0x10>
    4d2a:	61 93       	st	Z+, r22
    4d2c:	fb cf       	rjmp	.-10     	; 0x4d24 <memset+0x6>
    4d2e:	08 95       	ret

Disassembly of section .text.gmtime:

00004e14 <gmtime>:
    4e14:	44 e0       	ldi	r20, 0x04	; 4
    4e16:	59 e0       	ldi	r21, 0x09	; 9
    4e18:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__gmtime_r>
    4e1c:	08 95       	ret

Disassembly of section .text.__gmtime_r:

00003cbe <__gmtime_r>:
    3cbe:	a0 e0       	ldi	r26, 0x00	; 0
    3cc0:	b0 e0       	ldi	r27, 0x00	; 0
    3cc2:	e5 e6       	ldi	r30, 0x65	; 101
    3cc4:	fe e1       	ldi	r31, 0x1E	; 30
    3cc6:	0c 94 79 22 	jmp	0x44f2	; 0x44f2 <__prologue_saves__+0xc>
    3cca:	ea 01       	movw	r28, r20
    3ccc:	fb 01       	movw	r30, r22
    3cce:	58 2f       	mov	r21, r24
    3cd0:	0e 94 23 26 	call	0x4c46	; 0x4c46 <__xload_4>
    3cd4:	4b 01       	movw	r8, r22
    3cd6:	5c 01       	movw	r10, r24
    3cd8:	c1 2c       	mov	r12, r1
    3cda:	d1 2c       	mov	r13, r1
    3cdc:	76 01       	movw	r14, r12
    3cde:	8e 01       	movw	r16, r28
    3ce0:	9b 01       	movw	r18, r22
    3ce2:	a5 01       	movw	r20, r10
    3ce4:	60 e0       	ldi	r22, 0x00	; 0
    3ce6:	70 e0       	ldi	r23, 0x00	; 0
    3ce8:	80 e0       	ldi	r24, 0x00	; 0
    3cea:	90 e0       	ldi	r25, 0x00	; 0
    3cec:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    3cf0:	97 ff       	sbrs	r25, 7
    3cf2:	09 c0       	rjmp	.+18     	; 0x3d06 <__gmtime_r+0x48>
    3cf4:	8f e4       	ldi	r24, 0x4F	; 79
    3cf6:	90 e0       	ldi	r25, 0x00	; 0
    3cf8:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
    3cfc:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
    3d00:	80 e0       	ldi	r24, 0x00	; 0
    3d02:	90 e0       	ldi	r25, 0x00	; 0
    3d04:	0d c0       	rjmp	.+26     	; 0x3d20 <__gmtime_r+0x62>
    3d06:	19 8a       	std	Y+17, r1	; 0x11
    3d08:	18 8a       	std	Y+16, r1	; 0x10
    3d0a:	1a 8a       	std	Y+18, r1	; 0x12
    3d0c:	1b 8a       	std	Y+19, r1	; 0x13
    3d0e:	1c 8a       	std	Y+20, r1	; 0x14
    3d10:	1d 8a       	std	Y+21, r1	; 0x15
    3d12:	8f ea       	ldi	r24, 0xAF	; 175
    3d14:	93 e0       	ldi	r25, 0x03	; 3
    3d16:	a0 e0       	ldi	r26, 0x00	; 0
    3d18:	8e 8b       	std	Y+22, r24	; 0x16
    3d1a:	9f 8b       	std	Y+23, r25	; 0x17
    3d1c:	a8 8f       	std	Y+24, r26	; 0x18
    3d1e:	ce 01       	movw	r24, r28
    3d20:	cd b7       	in	r28, 0x3d	; 61
    3d22:	de b7       	in	r29, 0x3e	; 62
    3d24:	ec e0       	ldi	r30, 0x0C	; 12
    3d26:	0c 94 95 22 	jmp	0x452a	; 0x452a <__epilogue_restores__+0xc>

Disassembly of section .text.mktime:

00003854 <mktime>:
    3854:	a9 e1       	ldi	r26, 0x19	; 25
    3856:	b0 e0       	ldi	r27, 0x00	; 0
    3858:	e0 e3       	ldi	r30, 0x30	; 48
    385a:	fc e1       	ldi	r31, 0x1C	; 28
    385c:	0c 94 75 22 	jmp	0x44ea	; 0x44ea <__prologue_saves__+0x4>
    3860:	2c 01       	movw	r4, r24
    3862:	bc 01       	movw	r22, r24
    3864:	80 e8       	ldi	r24, 0x80	; 128
    3866:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <__tm_to_secs>
    386a:	39 01       	movw	r6, r18
    386c:	4a 01       	movw	r8, r20
    386e:	59 01       	movw	r10, r18
    3870:	6a 01       	movw	r12, r20
    3872:	e1 2c       	mov	r14, r1
    3874:	f1 2c       	mov	r15, r1
    3876:	00 e0       	ldi	r16, 0x00	; 0
    3878:	10 e0       	ldi	r17, 0x00	; 0
    387a:	0e 94 aa 26 	call	0x4d54	; 0x4d54 <__cmpdi2>
    387e:	f9 f4       	brne	.+62     	; 0x38be <mktime+0x6a>
    3880:	1a 8a       	std	Y+18, r1	; 0x12
    3882:	19 8a       	std	Y+17, r1	; 0x11
    3884:	1b 8a       	std	Y+19, r1	; 0x13
    3886:	1c 8a       	std	Y+20, r1	; 0x14
    3888:	1d 8a       	std	Y+21, r1	; 0x15
    388a:	1e 8a       	std	Y+22, r1	; 0x16
    388c:	23 eb       	ldi	r18, 0xB3	; 179
    388e:	33 e0       	ldi	r19, 0x03	; 3
    3890:	40 e0       	ldi	r20, 0x00	; 0
    3892:	2f 8b       	std	Y+23, r18	; 0x17
    3894:	38 8f       	std	Y+24, r19	; 0x18
    3896:	49 8f       	std	Y+25, r20	; 0x19
    3898:	8e 01       	movw	r16, r28
    389a:	0f 5f       	subi	r16, 0xFF	; 255
    389c:	1f 4f       	sbci	r17, 0xFF	; 255
    389e:	93 01       	movw	r18, r6
    38a0:	48 2d       	mov	r20, r8
    38a2:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    38a6:	97 fd       	sbrc	r25, 7
    38a8:	0a c0       	rjmp	.+20     	; 0x38be <mktime+0x6a>
    38aa:	89 e1       	ldi	r24, 0x19	; 25
    38ac:	f8 01       	movw	r30, r16
    38ae:	d2 01       	movw	r26, r4
    38b0:	01 90       	ld	r0, Z+
    38b2:	0d 92       	st	X+, r0
    38b4:	8a 95       	dec	r24
    38b6:	e1 f7       	brne	.-8      	; 0x38b0 <mktime+0x5c>
    38b8:	b3 01       	movw	r22, r6
    38ba:	c4 01       	movw	r24, r8
    38bc:	0a c0       	rjmp	.+20     	; 0x38d2 <mktime+0x7e>
    38be:	8f e4       	ldi	r24, 0x4F	; 79
    38c0:	90 e0       	ldi	r25, 0x00	; 0
    38c2:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
    38c6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
    38ca:	6f ef       	ldi	r22, 0xFF	; 255
    38cc:	7f ef       	ldi	r23, 0xFF	; 255
    38ce:	8f ef       	ldi	r24, 0xFF	; 255
    38d0:	9f ef       	ldi	r25, 0xFF	; 255
    38d2:	69 96       	adiw	r28, 0x19	; 25
    38d4:	e0 e1       	ldi	r30, 0x10	; 16
    38d6:	0c 94 91 22 	jmp	0x4522	; 0x4522 <__epilogue_restores__+0x4>

Disassembly of section .text._Exit:

00004e28 <_Exit>:
    4e28:	0e 94 6b 00 	call	0xd6	; 0xd6 <_exit>

Disassembly of section .text.__tm_to_secs:

00001cc0 <__tm_to_secs>:
    1cc0:	a5 e0       	ldi	r26, 0x05	; 5
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	e6 e6       	ldi	r30, 0x66	; 102
    1cc6:	fe e0       	ldi	r31, 0x0E	; 14
    1cc8:	0c 94 73 22 	jmp	0x44e6	; 0x44e6 <__prologue_saves__>
    1ccc:	3b 01       	movw	r6, r22
    1cce:	88 2e       	mov	r8, r24
    1cd0:	a8 2f       	mov	r26, r24
    1cd2:	cb 01       	movw	r24, r22
    1cd4:	0a 96       	adiw	r24, 0x0a	; 10
    1cd6:	a1 1d       	adc	r26, r1
    1cd8:	fc 01       	movw	r30, r24
    1cda:	5a 2f       	mov	r21, r26
    1cdc:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1ce0:	5b 01       	movw	r10, r22
    1ce2:	9b 01       	movw	r18, r22
    1ce4:	9b 2c       	mov	r9, r11
    1ce6:	99 0c       	add	r9, r9
    1ce8:	99 08       	sbc	r9, r9
    1cea:	f9 2c       	mov	r15, r9
    1cec:	b9 2d       	mov	r27, r9
    1cee:	a9 2d       	mov	r26, r9
    1cf0:	89 2d       	mov	r24, r9
    1cf2:	99 2d       	mov	r25, r9
    1cf4:	e8 2c       	mov	r14, r8
    1cf6:	63 01       	movw	r12, r6
    1cf8:	48 e0       	ldi	r20, 0x08	; 8
    1cfa:	c4 0e       	add	r12, r20
    1cfc:	d1 1c       	adc	r13, r1
    1cfe:	e1 1c       	adc	r14, r1
    1d00:	f6 01       	movw	r30, r12
    1d02:	5e 2d       	mov	r21, r14
    1d04:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1d08:	2b 01       	movw	r4, r22
    1d0a:	6c 30       	cpi	r22, 0x0C	; 12
    1d0c:	71 05       	cpc	r23, r1
    1d0e:	10 f1       	brcs	.+68     	; 0x1d54 <__tm_to_secs+0x94>
    1d10:	cb 01       	movw	r24, r22
    1d12:	6c e0       	ldi	r22, 0x0C	; 12
    1d14:	70 e0       	ldi	r23, 0x00	; 0
    1d16:	0e 94 1b 24 	call	0x4836	; 0x4836 <__divmodhi4>
    1d1a:	2c 01       	movw	r4, r24
    1d1c:	97 ff       	sbrs	r25, 7
    1d1e:	05 c0       	rjmp	.+10     	; 0x1d2a <__tm_to_secs+0x6a>
    1d20:	61 50       	subi	r22, 0x01	; 1
    1d22:	71 09       	sbc	r23, r1
    1d24:	8c e0       	ldi	r24, 0x0C	; 12
    1d26:	48 0e       	add	r4, r24
    1d28:	51 1c       	adc	r5, r1
    1d2a:	97 2f       	mov	r25, r23
    1d2c:	99 0f       	add	r25, r25
    1d2e:	99 0b       	sbc	r25, r25
    1d30:	9b 01       	movw	r18, r22
    1d32:	49 2f       	mov	r20, r25
    1d34:	59 2f       	mov	r21, r25
    1d36:	69 2f       	mov	r22, r25
    1d38:	79 2f       	mov	r23, r25
    1d3a:	89 2f       	mov	r24, r25
    1d3c:	c9 2c       	mov	r12, r9
    1d3e:	d9 2c       	mov	r13, r9
    1d40:	e9 2c       	mov	r14, r9
    1d42:	f9 2c       	mov	r15, r9
    1d44:	09 2d       	mov	r16, r9
    1d46:	19 2d       	mov	r17, r9
    1d48:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1d4c:	94 2e       	mov	r9, r20
    1d4e:	f5 2e       	mov	r15, r21
    1d50:	b6 2f       	mov	r27, r22
    1d52:	a7 2f       	mov	r26, r23
    1d54:	8e 01       	movw	r16, r28
    1d56:	0f 5f       	subi	r16, 0xFF	; 255
    1d58:	1f 4f       	sbci	r17, 0xFF	; 255
    1d5a:	49 2d       	mov	r20, r9
    1d5c:	5f 2d       	mov	r21, r15
    1d5e:	6b 2f       	mov	r22, r27
    1d60:	7a 2f       	mov	r23, r26
    1d62:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__year_to_secs>
    1d66:	59 01       	movw	r10, r18
    1d68:	6a 01       	movw	r12, r20
    1d6a:	7b 01       	movw	r14, r22
    1d6c:	8c 01       	movw	r16, r24
    1d6e:	69 81       	ldd	r22, Y+1	; 0x01
    1d70:	7a 81       	ldd	r23, Y+2	; 0x02
    1d72:	c2 01       	movw	r24, r4
    1d74:	0e 94 38 22 	call	0x4470	; 0x4470 <__month_to_secs>
    1d78:	1b 01       	movw	r2, r22
    1d7a:	2c 01       	movw	r4, r24
    1d7c:	55 0c       	add	r5, r5
    1d7e:	22 08       	sbc	r2, r2
    1d80:	32 2c       	mov	r3, r2
    1d82:	21 01       	movw	r4, r2
    1d84:	9b 01       	movw	r18, r22
    1d86:	ac 01       	movw	r20, r24
    1d88:	62 2d       	mov	r22, r2
    1d8a:	72 2d       	mov	r23, r2
    1d8c:	82 2d       	mov	r24, r2
    1d8e:	92 2d       	mov	r25, r2
    1d90:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1d94:	19 01       	movw	r2, r18
    1d96:	2a 01       	movw	r4, r20
    1d98:	96 2e       	mov	r9, r22
    1d9a:	7b 83       	std	Y+3, r23	; 0x03
    1d9c:	8c 83       	std	Y+4, r24	; 0x04
    1d9e:	9d 83       	std	Y+5, r25	; 0x05
    1da0:	a8 2d       	mov	r26, r8
    1da2:	c3 01       	movw	r24, r6
    1da4:	06 96       	adiw	r24, 0x06	; 6
    1da6:	a1 1d       	adc	r26, r1
    1da8:	fc 01       	movw	r30, r24
    1daa:	5a 2f       	mov	r21, r26
    1dac:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1db0:	61 50       	subi	r22, 0x01	; 1
    1db2:	71 09       	sbc	r23, r1
    1db4:	97 2f       	mov	r25, r23
    1db6:	99 0f       	add	r25, r25
    1db8:	99 0b       	sbc	r25, r25
    1dba:	30 e8       	ldi	r19, 0x80	; 128
    1dbc:	a3 2e       	mov	r10, r19
    1dbe:	41 e5       	ldi	r20, 0x51	; 81
    1dc0:	b4 2e       	mov	r11, r20
    1dc2:	cc 24       	eor	r12, r12
    1dc4:	c3 94       	inc	r12
    1dc6:	d1 2c       	mov	r13, r1
    1dc8:	e1 2c       	mov	r14, r1
    1dca:	f1 2c       	mov	r15, r1
    1dcc:	00 e0       	ldi	r16, 0x00	; 0
    1dce:	10 e0       	ldi	r17, 0x00	; 0
    1dd0:	9b 01       	movw	r18, r22
    1dd2:	49 2f       	mov	r20, r25
    1dd4:	59 2f       	mov	r21, r25
    1dd6:	69 2f       	mov	r22, r25
    1dd8:	79 2f       	mov	r23, r25
    1dda:	89 2f       	mov	r24, r25
    1ddc:	0e 94 31 1a 	call	0x3462	; 0x3462 <__muldi3>
    1de0:	51 01       	movw	r10, r2
    1de2:	62 01       	movw	r12, r4
    1de4:	e9 2c       	mov	r14, r9
    1de6:	fb 80       	ldd	r15, Y+3	; 0x03
    1de8:	0c 81       	ldd	r16, Y+4	; 0x04
    1dea:	1d 81       	ldd	r17, Y+5	; 0x05
    1dec:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1df0:	59 01       	movw	r10, r18
    1df2:	6a 01       	movw	r12, r20
    1df4:	7b 01       	movw	r14, r22
    1df6:	8c 01       	movw	r16, r24
    1df8:	a8 2d       	mov	r26, r8
    1dfa:	c3 01       	movw	r24, r6
    1dfc:	04 96       	adiw	r24, 0x04	; 4
    1dfe:	a1 1d       	adc	r26, r1
    1e00:	fc 01       	movw	r30, r24
    1e02:	5a 2f       	mov	r21, r26
    1e04:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1e08:	07 2e       	mov	r0, r23
    1e0a:	00 0c       	add	r0, r0
    1e0c:	88 0b       	sbc	r24, r24
    1e0e:	99 0b       	sbc	r25, r25
    1e10:	20 e1       	ldi	r18, 0x10	; 16
    1e12:	3e e0       	ldi	r19, 0x0E	; 14
    1e14:	40 e0       	ldi	r20, 0x00	; 0
    1e16:	50 e0       	ldi	r21, 0x00	; 0
    1e18:	0e 94 ed 25 	call	0x4bda	; 0x4bda <__mulsidi3>
    1e1c:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1e20:	59 01       	movw	r10, r18
    1e22:	6a 01       	movw	r12, r20
    1e24:	7b 01       	movw	r14, r22
    1e26:	8c 01       	movw	r16, r24
    1e28:	a8 2d       	mov	r26, r8
    1e2a:	c3 01       	movw	r24, r6
    1e2c:	02 96       	adiw	r24, 0x02	; 2
    1e2e:	a1 1d       	adc	r26, r1
    1e30:	fc 01       	movw	r30, r24
    1e32:	5a 2f       	mov	r21, r26
    1e34:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1e38:	07 2e       	mov	r0, r23
    1e3a:	00 0c       	add	r0, r0
    1e3c:	88 0b       	sbc	r24, r24
    1e3e:	99 0b       	sbc	r25, r25
    1e40:	2c e3       	ldi	r18, 0x3C	; 60
    1e42:	30 e0       	ldi	r19, 0x00	; 0
    1e44:	40 e0       	ldi	r20, 0x00	; 0
    1e46:	50 e0       	ldi	r21, 0x00	; 0
    1e48:	0e 94 ed 25 	call	0x4bda	; 0x4bda <__mulsidi3>
    1e4c:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1e50:	59 01       	movw	r10, r18
    1e52:	6a 01       	movw	r12, r20
    1e54:	7b 01       	movw	r14, r22
    1e56:	8c 01       	movw	r16, r24
    1e58:	f3 01       	movw	r30, r6
    1e5a:	58 2d       	mov	r21, r8
    1e5c:	0e 94 cb 26 	call	0x4d96	; 0x4d96 <__xload_2>
    1e60:	9b 01       	movw	r18, r22
    1e62:	93 2f       	mov	r25, r19
    1e64:	99 0f       	add	r25, r25
    1e66:	99 0b       	sbc	r25, r25
    1e68:	49 2f       	mov	r20, r25
    1e6a:	59 2f       	mov	r21, r25
    1e6c:	69 2f       	mov	r22, r25
    1e6e:	79 2f       	mov	r23, r25
    1e70:	89 2f       	mov	r24, r25
    1e72:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    1e76:	25 96       	adiw	r28, 0x05	; 5
    1e78:	e2 e1       	ldi	r30, 0x12	; 18
    1e7a:	0c 94 8f 22 	jmp	0x451e	; 0x451e <__epilogue_restores__>

Disassembly of section .text.__year_to_secs:

00001418 <__year_to_secs>:
    1418:	ac e0       	ldi	r26, 0x0C	; 12
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e2 e1       	ldi	r30, 0x12	; 18
    141e:	fa e0       	ldi	r31, 0x0A	; 10
    1420:	0c 94 73 22 	jmp	0x44e6	; 0x44e6 <__prologue_saves__>
    1424:	49 01       	movw	r8, r18
    1426:	5a 01       	movw	r10, r20
    1428:	6b 01       	movw	r12, r22
    142a:	7c 01       	movw	r14, r24
    142c:	1c 83       	std	Y+4, r17	; 0x04
    142e:	0b 83       	std	Y+3, r16	; 0x03
    1430:	2a 38       	cpi	r18, 0x8A	; 138
    1432:	31 05       	cpc	r19, r1
    1434:	41 05       	cpc	r20, r1
    1436:	51 05       	cpc	r21, r1
    1438:	61 05       	cpc	r22, r1
    143a:	71 05       	cpc	r23, r1
    143c:	81 05       	cpc	r24, r1
    143e:	91 05       	cpc	r25, r1
    1440:	11 f0       	breq	.+4      	; 0x1446 <__year_to_secs+0x2e>
    1442:	0c f0       	brlt	.+2      	; 0x1446 <__year_to_secs+0x2e>
    1444:	42 c0       	rjmp	.+132    	; 0x14ca <__year_to_secs+0xb2>
    1446:	f9 01       	movw	r30, r18
    1448:	e4 54       	subi	r30, 0x44	; 68
    144a:	f1 09       	sbc	r31, r1
    144c:	f5 95       	asr	r31
    144e:	e7 95       	ror	r30
    1450:	f5 95       	asr	r31
    1452:	e7 95       	ror	r30
    1454:	c9 01       	movw	r24, r18
    1456:	83 70       	andi	r24, 0x03	; 3
    1458:	99 27       	eor	r25, r25
    145a:	89 2b       	or	r24, r25
    145c:	51 f4       	brne	.+20     	; 0x1472 <__year_to_secs+0x5a>
    145e:	31 97       	sbiw	r30, 0x01	; 1
    1460:	01 15       	cp	r16, r1
    1462:	11 05       	cpc	r17, r1
    1464:	69 f0       	breq	.+26     	; 0x1480 <__year_to_secs+0x68>
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	d8 01       	movw	r26, r16
    146c:	8d 93       	st	X+, r24
    146e:	9c 93       	st	X, r25
    1470:	07 c0       	rjmp	.+14     	; 0x1480 <__year_to_secs+0x68>
    1472:	8b 81       	ldd	r24, Y+3	; 0x03
    1474:	9c 81       	ldd	r25, Y+4	; 0x04
    1476:	00 97       	sbiw	r24, 0x00	; 0
    1478:	19 f0       	breq	.+6      	; 0x1480 <__year_to_secs+0x68>
    147a:	dc 01       	movw	r26, r24
    147c:	1d 92       	st	X+, r1
    147e:	1c 92       	st	X, r1
    1480:	d9 01       	movw	r26, r18
    1482:	a6 54       	subi	r26, 0x46	; 70
    1484:	b1 09       	sbc	r27, r1
    1486:	20 e8       	ldi	r18, 0x80	; 128
    1488:	33 e3       	ldi	r19, 0x33	; 51
    148a:	41 ee       	ldi	r20, 0xE1	; 225
    148c:	51 e0       	ldi	r21, 0x01	; 1
    148e:	0e 94 c3 26 	call	0x4d86	; 0x4d86 <__mulshisi3>
    1492:	6b 01       	movw	r12, r22
    1494:	7c 01       	movw	r14, r24
    1496:	df 01       	movw	r26, r30
    1498:	20 e8       	ldi	r18, 0x80	; 128
    149a:	31 e5       	ldi	r19, 0x51	; 81
    149c:	41 e0       	ldi	r20, 0x01	; 1
    149e:	50 e0       	ldi	r21, 0x00	; 0
    14a0:	0e 94 c3 26 	call	0x4d86	; 0x4d86 <__mulshisi3>
    14a4:	dc 01       	movw	r26, r24
    14a6:	cb 01       	movw	r24, r22
    14a8:	8c 0d       	add	r24, r12
    14aa:	9d 1d       	adc	r25, r13
    14ac:	ae 1d       	adc	r26, r14
    14ae:	bf 1d       	adc	r27, r15
    14b0:	9c 01       	movw	r18, r24
    14b2:	ad 01       	movw	r20, r26
    14b4:	6c 01       	movw	r12, r24
    14b6:	7d 01       	movw	r14, r26
    14b8:	ff 0c       	add	r15, r15
    14ba:	cc 08       	sbc	r12, r12
    14bc:	dc 2c       	mov	r13, r12
    14be:	76 01       	movw	r14, r12
    14c0:	ac 2d       	mov	r26, r12
    14c2:	fc 2d       	mov	r31, r12
    14c4:	ec 2d       	mov	r30, r12
    14c6:	9c 2d       	mov	r25, r12
    14c8:	cb c0       	rjmp	.+406    	; 0x1660 <__year_to_secs+0x248>
    14ca:	eb 81       	ldd	r30, Y+3	; 0x03
    14cc:	fc 81       	ldd	r31, Y+4	; 0x04
    14ce:	ef 2b       	or	r30, r31
    14d0:	31 f4       	brne	.+12     	; 0x14de <__year_to_secs+0xc6>
    14d2:	1a 82       	std	Y+2, r1	; 0x02
    14d4:	19 82       	std	Y+1, r1	; 0x01
    14d6:	ce 01       	movw	r24, r28
    14d8:	01 96       	adiw	r24, 0x01	; 1
    14da:	9c 83       	std	Y+4, r25	; 0x04
    14dc:	8b 83       	std	Y+3, r24	; 0x03
    14de:	c4 01       	movw	r24, r8
    14e0:	84 56       	subi	r24, 0x64	; 100
    14e2:	91 09       	sbc	r25, r1
    14e4:	60 e9       	ldi	r22, 0x90	; 144
    14e6:	71 e0       	ldi	r23, 0x01	; 1
    14e8:	0e 94 1b 24 	call	0x4836	; 0x4836 <__divmodhi4>
    14ec:	7e 83       	std	Y+6, r23	; 0x06
    14ee:	6d 83       	std	Y+5, r22	; 0x05
    14f0:	94 01       	movw	r18, r8
    14f2:	a5 01       	movw	r20, r10
    14f4:	b6 01       	movw	r22, r12
    14f6:	c7 01       	movw	r24, r14
    14f8:	ac e9       	ldi	r26, 0x9C	; 156
    14fa:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <__adddi3_s8>
    14fe:	19 01       	movw	r2, r18
    1500:	2a 01       	movw	r4, r20
    1502:	3b 01       	movw	r6, r22
    1504:	8f 83       	std	Y+7, r24	; 0x07
    1506:	98 87       	std	Y+8, r25	; 0x08
    1508:	70 e9       	ldi	r23, 0x90	; 144
    150a:	a7 2e       	mov	r10, r23
    150c:	bb 24       	eor	r11, r11
    150e:	b3 94       	inc	r11
    1510:	c1 2c       	mov	r12, r1
    1512:	d1 2c       	mov	r13, r1
    1514:	e1 2c       	mov	r14, r1
    1516:	f1 2c       	mov	r15, r1
    1518:	00 e0       	ldi	r16, 0x00	; 0
    151a:	10 e0       	ldi	r17, 0x00	; 0
    151c:	91 01       	movw	r18, r2
    151e:	a2 01       	movw	r20, r4
    1520:	b3 01       	movw	r22, r6
    1522:	0e 94 63 1f 	call	0x3ec6	; 0x3ec6 <__moddi3>
    1526:	c9 01       	movw	r24, r18
    1528:	00 97       	sbiw	r24, 0x00	; 0
    152a:	59 f4       	brne	.+22     	; 0x1542 <__year_to_secs+0x12a>
    152c:	81 e0       	ldi	r24, 0x01	; 1
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	ab 81       	ldd	r26, Y+3	; 0x03
    1532:	bc 81       	ldd	r27, Y+4	; 0x04
    1534:	8d 93       	st	X+, r24
    1536:	9c 93       	st	X, r25
    1538:	20 e0       	ldi	r18, 0x00	; 0
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	40 e0       	ldi	r20, 0x00	; 0
    153e:	50 e0       	ldi	r21, 0x00	; 0
    1540:	33 c0       	rjmp	.+102    	; 0x15a8 <__year_to_secs+0x190>
    1542:	28 3c       	cpi	r18, 0xC8	; 200
    1544:	31 05       	cpc	r19, r1
    1546:	6c f0       	brlt	.+26     	; 0x1562 <__year_to_secs+0x14a>
    1548:	2c 32       	cpi	r18, 0x2C	; 44
    154a:	31 40       	sbci	r19, 0x01	; 1
    154c:	2c f0       	brlt	.+10     	; 0x1558 <__year_to_secs+0x140>
    154e:	8c 52       	subi	r24, 0x2C	; 44
    1550:	91 40       	sbci	r25, 0x01	; 1
    1552:	43 e0       	ldi	r20, 0x03	; 3
    1554:	50 e0       	ldi	r21, 0x00	; 0
    1556:	0c c0       	rjmp	.+24     	; 0x1570 <__year_to_secs+0x158>
    1558:	88 5c       	subi	r24, 0xC8	; 200
    155a:	91 09       	sbc	r25, r1
    155c:	42 e0       	ldi	r20, 0x02	; 2
    155e:	50 e0       	ldi	r21, 0x00	; 0
    1560:	07 c0       	rjmp	.+14     	; 0x1570 <__year_to_secs+0x158>
    1562:	24 36       	cpi	r18, 0x64	; 100
    1564:	31 05       	cpc	r19, r1
    1566:	6c f0       	brlt	.+26     	; 0x1582 <__year_to_secs+0x16a>
    1568:	84 56       	subi	r24, 0x64	; 100
    156a:	91 09       	sbc	r25, r1
    156c:	41 e0       	ldi	r20, 0x01	; 1
    156e:	50 e0       	ldi	r21, 0x00	; 0
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	49 f4       	brne	.+18     	; 0x1586 <__year_to_secs+0x16e>
    1574:	eb 81       	ldd	r30, Y+3	; 0x03
    1576:	fc 81       	ldd	r31, Y+4	; 0x04
    1578:	11 82       	std	Z+1, r1	; 0x01
    157a:	10 82       	st	Z, r1
    157c:	20 e0       	ldi	r18, 0x00	; 0
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	13 c0       	rjmp	.+38     	; 0x15a8 <__year_to_secs+0x190>
    1582:	40 e0       	ldi	r20, 0x00	; 0
    1584:	50 e0       	ldi	r21, 0x00	; 0
    1586:	9c 01       	movw	r18, r24
    1588:	36 95       	lsr	r19
    158a:	27 95       	ror	r18
    158c:	36 95       	lsr	r19
    158e:	27 95       	ror	r18
    1590:	83 70       	andi	r24, 0x03	; 3
    1592:	99 27       	eor	r25, r25
    1594:	61 e0       	ldi	r22, 0x01	; 1
    1596:	70 e0       	ldi	r23, 0x00	; 0
    1598:	89 2b       	or	r24, r25
    159a:	11 f0       	breq	.+4      	; 0x15a0 <__year_to_secs+0x188>
    159c:	60 e0       	ldi	r22, 0x00	; 0
    159e:	70 e0       	ldi	r23, 0x00	; 0
    15a0:	ab 81       	ldd	r26, Y+3	; 0x03
    15a2:	bc 81       	ldd	r27, Y+4	; 0x04
    15a4:	6d 93       	st	X+, r22
    15a6:	7c 93       	st	X, r23
    15a8:	81 e6       	ldi	r24, 0x61	; 97
    15aa:	ed 81       	ldd	r30, Y+5	; 0x05
    15ac:	fe 81       	ldd	r31, Y+6	; 0x06
    15ae:	8e 9f       	mul	r24, r30
    15b0:	b0 01       	movw	r22, r0
    15b2:	8f 9f       	mul	r24, r31
    15b4:	70 0d       	add	r23, r0
    15b6:	11 24       	eor	r1, r1
    15b8:	e8 e1       	ldi	r30, 0x18	; 24
    15ba:	e4 9f       	mul	r30, r20
    15bc:	c0 01       	movw	r24, r0
    15be:	e5 9f       	mul	r30, r21
    15c0:	90 0d       	add	r25, r0
    15c2:	11 24       	eor	r1, r1
    15c4:	86 0f       	add	r24, r22
    15c6:	97 1f       	adc	r25, r23
    15c8:	ab 81       	ldd	r26, Y+3	; 0x03
    15ca:	bc 81       	ldd	r27, Y+4	; 0x04
    15cc:	4d 91       	ld	r20, X+
    15ce:	5c 91       	ld	r21, X
    15d0:	84 1b       	sub	r24, r20
    15d2:	95 0b       	sbc	r25, r21
    15d4:	82 0f       	add	r24, r18
    15d6:	93 1f       	adc	r25, r19
    15d8:	e9 2f       	mov	r30, r25
    15da:	ee 0f       	add	r30, r30
    15dc:	ee 0b       	sbc	r30, r30
    15de:	20 e8       	ldi	r18, 0x80	; 128
    15e0:	a2 2e       	mov	r10, r18
    15e2:	31 e5       	ldi	r19, 0x51	; 81
    15e4:	b3 2e       	mov	r11, r19
    15e6:	cc 24       	eor	r12, r12
    15e8:	c3 94       	inc	r12
    15ea:	d1 2c       	mov	r13, r1
    15ec:	e1 2c       	mov	r14, r1
    15ee:	f1 2c       	mov	r15, r1
    15f0:	00 e0       	ldi	r16, 0x00	; 0
    15f2:	10 e0       	ldi	r17, 0x00	; 0
    15f4:	9c 01       	movw	r18, r24
    15f6:	4e 2f       	mov	r20, r30
    15f8:	5e 2f       	mov	r21, r30
    15fa:	6e 2f       	mov	r22, r30
    15fc:	7e 2f       	mov	r23, r30
    15fe:	8e 2f       	mov	r24, r30
    1600:	9e 2f       	mov	r25, r30
    1602:	0e 94 31 1a 	call	0x3462	; 0x3462 <__muldi3>
    1606:	92 2e       	mov	r9, r18
    1608:	83 2e       	mov	r8, r19
    160a:	4b 83       	std	Y+3, r20	; 0x03
    160c:	5d 83       	std	Y+5, r21	; 0x05
    160e:	69 87       	std	Y+9, r22	; 0x09
    1610:	7a 87       	std	Y+10, r23	; 0x0a
    1612:	8b 87       	std	Y+11, r24	; 0x0b
    1614:	9c 87       	std	Y+12, r25	; 0x0c
    1616:	43 e3       	ldi	r20, 0x33	; 51
    1618:	b4 2e       	mov	r11, r20
    161a:	51 ee       	ldi	r21, 0xE1	; 225
    161c:	c5 2e       	mov	r12, r21
    161e:	dd 24       	eor	r13, r13
    1620:	d3 94       	inc	r13
    1622:	91 01       	movw	r18, r2
    1624:	a2 01       	movw	r20, r4
    1626:	b3 01       	movw	r22, r6
    1628:	8f 81       	ldd	r24, Y+7	; 0x07
    162a:	98 85       	ldd	r25, Y+8	; 0x08
    162c:	0e 94 31 1a 	call	0x3462	; 0x3462 <__muldi3>
    1630:	59 01       	movw	r10, r18
    1632:	6a 01       	movw	r12, r20
    1634:	7b 01       	movw	r14, r22
    1636:	8c 01       	movw	r16, r24
    1638:	29 2d       	mov	r18, r9
    163a:	38 2d       	mov	r19, r8
    163c:	4b 81       	ldd	r20, Y+3	; 0x03
    163e:	5d 81       	ldd	r21, Y+5	; 0x05
    1640:	69 85       	ldd	r22, Y+9	; 0x09
    1642:	7a 85       	ldd	r23, Y+10	; 0x0a
    1644:	8b 85       	ldd	r24, Y+11	; 0x0b
    1646:	9c 85       	ldd	r25, Y+12	; 0x0c
    1648:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
    164c:	3b 56       	subi	r19, 0x6B	; 107
    164e:	41 49       	sbci	r20, 0x91	; 145
    1650:	57 4c       	sbci	r21, 0xC7	; 199
    1652:	6f 4f       	sbci	r22, 0xFF	; 255
    1654:	7f 4f       	sbci	r23, 0xFF	; 255
    1656:	8f 4f       	sbci	r24, 0xFF	; 255
    1658:	9f 4f       	sbci	r25, 0xFF	; 255
    165a:	a6 2f       	mov	r26, r22
    165c:	f7 2f       	mov	r31, r23
    165e:	e8 2f       	mov	r30, r24
    1660:	6a 2f       	mov	r22, r26
    1662:	7f 2f       	mov	r23, r31
    1664:	8e 2f       	mov	r24, r30
    1666:	2c 96       	adiw	r28, 0x0c	; 12
    1668:	e2 e1       	ldi	r30, 0x12	; 18
    166a:	0c 94 8f 22 	jmp	0x451e	; 0x451e <__epilogue_restores__>

Disassembly of section .text.__month_to_secs:

00004470 <__month_to_secs>:
    4470:	cf 93       	push	r28
    4472:	df 93       	push	r29
    4474:	9c 01       	movw	r18, r24
    4476:	eb 01       	movw	r28, r22
    4478:	88 0f       	add	r24, r24
    447a:	99 1f       	adc	r25, r25
    447c:	88 0f       	add	r24, r24
    447e:	99 1f       	adc	r25, r25
    4480:	09 2e       	mov	r0, r25
    4482:	00 0c       	add	r0, r0
    4484:	aa 0b       	sbc	r26, r26
    4486:	85 58       	subi	r24, 0x85	; 133
    4488:	9d 4f       	sbci	r25, 0xFD	; 253
    448a:	af 4f       	sbci	r26, 0xFF	; 255
    448c:	fc 01       	movw	r30, r24
    448e:	5a 2f       	mov	r21, r26
    4490:	0e 94 23 26 	call	0x4c46	; 0x4c46 <__xload_4>
    4494:	cd 2b       	or	r28, r29
    4496:	39 f0       	breq	.+14     	; 0x44a6 <__month_to_secs+0x36>
    4498:	22 30       	cpi	r18, 0x02	; 2
    449a:	31 05       	cpc	r19, r1
    449c:	24 f0       	brlt	.+8      	; 0x44a6 <__month_to_secs+0x36>
    449e:	60 58       	subi	r22, 0x80	; 128
    44a0:	7e 4a       	sbci	r23, 0xAE	; 174
    44a2:	8e 4f       	sbci	r24, 0xFE	; 254
    44a4:	9f 4f       	sbci	r25, 0xFF	; 255
    44a6:	df 91       	pop	r29
    44a8:	cf 91       	pop	r28
    44aa:	08 95       	ret

Disassembly of section .text.__secs_to_tm:

000003b8 <__secs_to_tm>:
 3b8:	a6 e1       	ldi	r26, 0x16	; 22
 3ba:	b0 e0       	ldi	r27, 0x00	; 0
 3bc:	e2 ee       	ldi	r30, 0xE2	; 226
 3be:	f1 e0       	ldi	r31, 0x01	; 1
 3c0:	0c 94 73 22 	jmp	0x44e6	; 0x44e6 <__prologue_saves__>
 3c4:	79 01       	movw	r14, r18
 3c6:	d4 2e       	mov	r13, r20
 3c8:	c5 2e       	mov	r12, r21
 3ca:	b6 2f       	mov	r27, r22
 3cc:	a7 2f       	mov	r26, r23
 3ce:	f8 2f       	mov	r31, r24
 3d0:	b9 2e       	mov	r11, r25
 3d2:	40 58       	subi	r20, 0x80	; 128
 3d4:	5d 4b       	sbci	r21, 0xBD	; 189
 3d6:	6e 40       	sbci	r22, 0x0E	; 14
 3d8:	7f 4f       	sbci	r23, 0xFF	; 255
 3da:	8f 4f       	sbci	r24, 0xFF	; 255
 3dc:	9f 4f       	sbci	r25, 0xFF	; 255
 3de:	21 15       	cp	r18, r1
 3e0:	3b 47       	sbci	r19, 0x7B	; 123
 3e2:	4d 41       	sbci	r20, 0x1D	; 29
 3e4:	53 48       	sbci	r21, 0x83	; 131
 3e6:	62 4e       	sbci	r22, 0xE2	; 226
 3e8:	71 40       	sbci	r23, 0x01	; 1
 3ea:	81 05       	cpc	r24, r1
 3ec:	91 05       	cpc	r25, r1
 3ee:	11 f0       	breq	.+4      	; 0x3f4 <__secs_to_tm+0x3c>
 3f0:	08 f0       	brcs	.+2      	; 0x3f4 <__secs_to_tm+0x3c>
 3f2:	08 c2       	rjmp	.+1040   	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 3f4:	18 8b       	std	Y+16, r17	; 0x10
 3f6:	0f 87       	std	Y+15, r16	; 0x0f
 3f8:	9b 2d       	mov	r25, r11
 3fa:	8f 2f       	mov	r24, r31
 3fc:	7a 2f       	mov	r23, r26
 3fe:	6b 2f       	mov	r22, r27
 400:	5c 2d       	mov	r21, r12
 402:	4d 2d       	mov	r20, r13
 404:	97 01       	movw	r18, r14
 406:	20 58       	subi	r18, 0x80	; 128
 408:	3d 45       	sbci	r19, 0x5D	; 93
 40a:	4c 4b       	sbci	r20, 0xBC	; 188
 40c:	58 43       	sbci	r21, 0x38	; 56
 40e:	61 09       	sbc	r22, r1
 410:	71 09       	sbc	r23, r1
 412:	81 09       	sbc	r24, r1
 414:	91 09       	sbc	r25, r1
 416:	19 01       	movw	r2, r18
 418:	4d 83       	std	Y+5, r20	; 0x05
 41a:	59 87       	std	Y+9, r21	; 0x09
 41c:	6d 87       	std	Y+13, r22	; 0x0d
 41e:	79 83       	std	Y+1, r23	; 0x01
 420:	89 8b       	std	Y+17, r24	; 0x11
 422:	9a 8b       	std	Y+18, r25	; 0x12
 424:	f0 e8       	ldi	r31, 0x80	; 128
 426:	af 2e       	mov	r10, r31
 428:	a1 e5       	ldi	r26, 0x51	; 81
 42a:	ba 2e       	mov	r11, r26
 42c:	cc 24       	eor	r12, r12
 42e:	c3 94       	inc	r12
 430:	d1 2c       	mov	r13, r1
 432:	e1 2c       	mov	r14, r1
 434:	f1 2c       	mov	r15, r1
 436:	00 e0       	ldi	r16, 0x00	; 0
 438:	10 e0       	ldi	r17, 0x00	; 0
 43a:	0e 94 65 1f 	call	0x3eca	; 0x3eca <__divdi3>
 43e:	29 01       	movw	r4, r18
 440:	3a 01       	movw	r6, r20
 442:	4b 01       	movw	r8, r22
 444:	8e 8b       	std	Y+22, r24	; 0x16
 446:	9b 8b       	std	Y+19, r25	; 0x13
 448:	91 01       	movw	r18, r2
 44a:	4d 81       	ldd	r20, Y+5	; 0x05
 44c:	59 85       	ldd	r21, Y+9	; 0x09
 44e:	6d 85       	ldd	r22, Y+13	; 0x0d
 450:	79 81       	ldd	r23, Y+1	; 0x01
 452:	89 89       	ldd	r24, Y+17	; 0x11
 454:	9a 89       	ldd	r25, Y+18	; 0x12
 456:	0e 94 63 1f 	call	0x3ec6	; 0x3ec6 <__moddi3>
 45a:	2d 83       	std	Y+5, r18	; 0x05
 45c:	3e 83       	std	Y+6, r19	; 0x06
 45e:	4f 83       	std	Y+7, r20	; 0x07
 460:	58 87       	std	Y+8, r21	; 0x08
 462:	8d 81       	ldd	r24, Y+5	; 0x05
 464:	9e 81       	ldd	r25, Y+6	; 0x06
 466:	af 81       	ldd	r26, Y+7	; 0x07
 468:	b8 85       	ldd	r27, Y+8	; 0x08
 46a:	b7 ff       	sbrs	r27, 7
 46c:	15 c0       	rjmp	.+42     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
 46e:	80 58       	subi	r24, 0x80	; 128
 470:	9e 4a       	sbci	r25, 0xAE	; 174
 472:	ae 4f       	sbci	r26, 0xFE	; 254
 474:	bf 4f       	sbci	r27, 0xFF	; 255
 476:	8d 83       	std	Y+5, r24	; 0x05
 478:	9e 83       	std	Y+6, r25	; 0x06
 47a:	af 83       	std	Y+7, r26	; 0x07
 47c:	b8 87       	std	Y+8, r27	; 0x08
 47e:	92 01       	movw	r18, r4
 480:	a3 01       	movw	r20, r6
 482:	b4 01       	movw	r22, r8
 484:	8e 89       	ldd	r24, Y+22	; 0x16
 486:	9b 89       	ldd	r25, Y+19	; 0x13
 488:	af ef       	ldi	r26, 0xFF	; 255
 48a:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <__adddi3_s8>
 48e:	29 01       	movw	r4, r18
 490:	3a 01       	movw	r6, r20
 492:	4b 01       	movw	r8, r22
 494:	8e 8b       	std	Y+22, r24	; 0x16
 496:	9b 8b       	std	Y+19, r25	; 0x13
 498:	92 01       	movw	r18, r4
 49a:	a3 01       	movw	r20, r6
 49c:	b4 01       	movw	r22, r8
 49e:	8e 89       	ldd	r24, Y+22	; 0x16
 4a0:	9b 89       	ldd	r25, Y+19	; 0x13
 4a2:	a3 e0       	ldi	r26, 0x03	; 3
 4a4:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <__adddi3_s8>
 4a8:	e7 e0       	ldi	r30, 0x07	; 7
 4aa:	ae 2e       	mov	r10, r30
 4ac:	b1 2c       	mov	r11, r1
 4ae:	c1 2c       	mov	r12, r1
 4b0:	d1 2c       	mov	r13, r1
 4b2:	e1 2c       	mov	r14, r1
 4b4:	f1 2c       	mov	r15, r1
 4b6:	00 e0       	ldi	r16, 0x00	; 0
 4b8:	10 e0       	ldi	r17, 0x00	; 0
 4ba:	0e 94 63 1f 	call	0x3ec6	; 0x3ec6 <__moddi3>
 4be:	2d 87       	std	Y+13, r18	; 0x0d
 4c0:	3e 87       	std	Y+14, r19	; 0x0e
 4c2:	ad 85       	ldd	r26, Y+13	; 0x0d
 4c4:	be 85       	ldd	r27, Y+14	; 0x0e
 4c6:	b7 ff       	sbrs	r27, 7
 4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
 4ca:	17 96       	adiw	r26, 0x07	; 7
 4cc:	be 87       	std	Y+14, r27	; 0x0e
 4ce:	ad 87       	std	Y+13, r26	; 0x0d
 4d0:	51 eb       	ldi	r21, 0xB1	; 177
 4d2:	a5 2e       	mov	r10, r21
 4d4:	6a e3       	ldi	r22, 0x3A	; 58
 4d6:	b6 2e       	mov	r11, r22
 4d8:	72 e0       	ldi	r23, 0x02	; 2
 4da:	c7 2e       	mov	r12, r23
 4dc:	d1 2c       	mov	r13, r1
 4de:	e1 2c       	mov	r14, r1
 4e0:	f1 2c       	mov	r15, r1
 4e2:	00 e0       	ldi	r16, 0x00	; 0
 4e4:	10 e0       	ldi	r17, 0x00	; 0
 4e6:	92 01       	movw	r18, r4
 4e8:	a3 01       	movw	r20, r6
 4ea:	b4 01       	movw	r22, r8
 4ec:	8e 89       	ldd	r24, Y+22	; 0x16
 4ee:	9b 89       	ldd	r25, Y+19	; 0x13
 4f0:	0e 94 65 1f 	call	0x3eca	; 0x3eca <__divdi3>
 4f4:	29 87       	std	Y+9, r18	; 0x09
 4f6:	3a 87       	std	Y+10, r19	; 0x0a
 4f8:	4b 87       	std	Y+11, r20	; 0x0b
 4fa:	5c 87       	std	Y+12, r21	; 0x0c
 4fc:	92 01       	movw	r18, r4
 4fe:	a3 01       	movw	r20, r6
 500:	b4 01       	movw	r22, r8
 502:	8e 89       	ldd	r24, Y+22	; 0x16
 504:	9b 89       	ldd	r25, Y+19	; 0x13
 506:	0e 94 63 1f 	call	0x3ec6	; 0x3ec6 <__moddi3>
 50a:	82 2e       	mov	r8, r18
 50c:	93 2e       	mov	r9, r19
 50e:	a4 2e       	mov	r10, r20
 510:	b5 2e       	mov	r11, r21
 512:	b7 fe       	sbrs	r11, 7
 514:	12 c0       	rjmp	.+36     	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
 516:	b1 eb       	ldi	r27, 0xB1	; 177
 518:	8b 0e       	add	r8, r27
 51a:	ba e3       	ldi	r27, 0x3A	; 58
 51c:	9b 1e       	adc	r9, r27
 51e:	b2 e0       	ldi	r27, 0x02	; 2
 520:	ab 1e       	adc	r10, r27
 522:	b1 1c       	adc	r11, r1
 524:	89 85       	ldd	r24, Y+9	; 0x09
 526:	9a 85       	ldd	r25, Y+10	; 0x0a
 528:	ab 85       	ldd	r26, Y+11	; 0x0b
 52a:	bc 85       	ldd	r27, Y+12	; 0x0c
 52c:	01 97       	sbiw	r24, 0x01	; 1
 52e:	a1 09       	sbc	r26, r1
 530:	b1 09       	sbc	r27, r1
 532:	89 87       	std	Y+9, r24	; 0x09
 534:	9a 87       	std	Y+10, r25	; 0x0a
 536:	ab 87       	std	Y+11, r26	; 0x0b
 538:	bc 87       	std	Y+12, r27	; 0x0c
 53a:	c5 01       	movw	r24, r10
 53c:	b4 01       	movw	r22, r8
 53e:	2c ea       	ldi	r18, 0xAC	; 172
 540:	3e e8       	ldi	r19, 0x8E	; 142
 542:	40 e0       	ldi	r20, 0x00	; 0
 544:	50 e0       	ldi	r21, 0x00	; 0
 546:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 54a:	69 01       	movw	r12, r18
 54c:	7a 01       	movw	r14, r20
 54e:	24 30       	cpi	r18, 0x04	; 4
 550:	31 05       	cpc	r19, r1
 552:	41 05       	cpc	r20, r1
 554:	51 05       	cpc	r21, r1
 556:	29 f4       	brne	.+10     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
 558:	43 e0       	ldi	r20, 0x03	; 3
 55a:	c4 2e       	mov	r12, r20
 55c:	d1 2c       	mov	r13, r1
 55e:	e1 2c       	mov	r14, r1
 560:	f1 2c       	mov	r15, r1
 562:	a4 e5       	ldi	r26, 0x54	; 84
 564:	b1 e7       	ldi	r27, 0x71	; 113
 566:	a7 01       	movw	r20, r14
 568:	96 01       	movw	r18, r12
 56a:	0e 94 c6 26 	call	0x4d8c	; 0x4d8c <__mulohisi3>
 56e:	2b 01       	movw	r4, r22
 570:	3c 01       	movw	r6, r24
 572:	48 0c       	add	r4, r8
 574:	59 1c       	adc	r5, r9
 576:	6a 1c       	adc	r6, r10
 578:	7b 1c       	adc	r7, r11
 57a:	c3 01       	movw	r24, r6
 57c:	b2 01       	movw	r22, r4
 57e:	25 eb       	ldi	r18, 0xB5	; 181
 580:	35 e0       	ldi	r19, 0x05	; 5
 582:	40 e0       	ldi	r20, 0x00	; 0
 584:	50 e0       	ldi	r21, 0x00	; 0
 586:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 58a:	49 01       	movw	r8, r18
 58c:	5a 01       	movw	r10, r20
 58e:	29 31       	cpi	r18, 0x19	; 25
 590:	31 05       	cpc	r19, r1
 592:	41 05       	cpc	r20, r1
 594:	51 05       	cpc	r21, r1
 596:	29 f4       	brne	.+10     	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
 598:	38 e1       	ldi	r19, 0x18	; 24
 59a:	83 2e       	mov	r8, r19
 59c:	91 2c       	mov	r9, r1
 59e:	a1 2c       	mov	r10, r1
 5a0:	b1 2c       	mov	r11, r1
 5a2:	ab e4       	ldi	r26, 0x4B	; 75
 5a4:	ba ef       	ldi	r27, 0xFA	; 250
 5a6:	a5 01       	movw	r20, r10
 5a8:	94 01       	movw	r18, r8
 5aa:	0e 94 c6 26 	call	0x4d8c	; 0x4d8c <__mulohisi3>
 5ae:	46 0e       	add	r4, r22
 5b0:	57 1e       	adc	r5, r23
 5b2:	68 1e       	adc	r6, r24
 5b4:	79 1e       	adc	r7, r25
 5b6:	c3 01       	movw	r24, r6
 5b8:	b2 01       	movw	r22, r4
 5ba:	2d e6       	ldi	r18, 0x6D	; 109
 5bc:	31 e0       	ldi	r19, 0x01	; 1
 5be:	40 e0       	ldi	r20, 0x00	; 0
 5c0:	50 e0       	ldi	r21, 0x00	; 0
 5c2:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 5c6:	29 83       	std	Y+1, r18	; 0x01
 5c8:	3a 83       	std	Y+2, r19	; 0x02
 5ca:	4b 83       	std	Y+3, r20	; 0x03
 5cc:	5c 83       	std	Y+4, r21	; 0x04
 5ce:	24 30       	cpi	r18, 0x04	; 4
 5d0:	31 05       	cpc	r19, r1
 5d2:	41 05       	cpc	r20, r1
 5d4:	51 05       	cpc	r21, r1
 5d6:	41 f4       	brne	.+16     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 5d8:	83 e0       	ldi	r24, 0x03	; 3
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	a0 e0       	ldi	r26, 0x00	; 0
 5de:	b0 e0       	ldi	r27, 0x00	; 0
 5e0:	89 83       	std	Y+1, r24	; 0x01
 5e2:	9a 83       	std	Y+2, r25	; 0x02
 5e4:	ab 83       	std	Y+3, r26	; 0x03
 5e6:	bc 83       	std	Y+4, r27	; 0x04
 5e8:	a3 e9       	ldi	r26, 0x93	; 147
 5ea:	be ef       	ldi	r27, 0xFE	; 254
 5ec:	29 81       	ldd	r18, Y+1	; 0x01
 5ee:	3a 81       	ldd	r19, Y+2	; 0x02
 5f0:	4b 81       	ldd	r20, Y+3	; 0x03
 5f2:	5c 81       	ldd	r21, Y+4	; 0x04
 5f4:	0e 94 c6 26 	call	0x4d8c	; 0x4d8c <__mulohisi3>
 5f8:	46 0e       	add	r4, r22
 5fa:	57 1e       	adc	r5, r23
 5fc:	68 1e       	adc	r6, r24
 5fe:	79 1e       	adc	r7, r25
 600:	23 2b       	or	r18, r19
 602:	24 2b       	or	r18, r20
 604:	25 2b       	or	r18, r21
 606:	81 f4       	brne	.+32     	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
 608:	81 14       	cp	r8, r1
 60a:	91 04       	cpc	r9, r1
 60c:	a1 04       	cpc	r10, r1
 60e:	b1 04       	cpc	r11, r1
 610:	71 f4       	brne	.+28     	; 0x62e <__LOCK_REGION_LENGTH__+0x22e>
 612:	31 e0       	ldi	r19, 0x01	; 1
 614:	20 e0       	ldi	r18, 0x00	; 0
 616:	c1 14       	cp	r12, r1
 618:	d1 04       	cpc	r13, r1
 61a:	e1 04       	cpc	r14, r1
 61c:	f1 04       	cpc	r15, r1
 61e:	09 f0       	breq	.+2      	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 620:	30 e0       	ldi	r19, 0x00	; 0
 622:	83 2f       	mov	r24, r19
 624:	92 2f       	mov	r25, r18
 626:	05 c0       	rjmp	.+10     	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 628:	80 e0       	ldi	r24, 0x00	; 0
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	02 c0       	rjmp	.+4      	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 62e:	81 e0       	ldi	r24, 0x01	; 1
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	12 01       	movw	r2, r4
 634:	ab e3       	ldi	r26, 0x3B	; 59
 636:	2a 0e       	add	r2, r26
 638:	31 1c       	adc	r3, r1
 63a:	28 0e       	add	r2, r24
 63c:	39 1e       	adc	r3, r25
 63e:	9c 01       	movw	r18, r24
 640:	24 59       	subi	r18, 0x94	; 148
 642:	3e 4f       	sbci	r19, 0xFE	; 254
 644:	22 15       	cp	r18, r2
 646:	33 05       	cpc	r19, r3
 648:	24 f4       	brge	.+8      	; 0x652 <__LOCK_REGION_LENGTH__+0x252>
 64a:	83 59       	subi	r24, 0x93	; 147
 64c:	9e 4f       	sbci	r25, 0xFE	; 254
 64e:	28 1a       	sub	r2, r24
 650:	39 0a       	sbc	r3, r25
 652:	92 e0       	ldi	r25, 0x02	; 2
 654:	88 0c       	add	r8, r8
 656:	99 1c       	adc	r9, r9
 658:	aa 1c       	adc	r10, r10
 65a:	bb 1c       	adc	r11, r11
 65c:	9a 95       	dec	r25
 65e:	d1 f7       	brne	.-12     	; 0x654 <__LOCK_REGION_LENGTH__+0x254>
 660:	89 81       	ldd	r24, Y+1	; 0x01
 662:	9a 81       	ldd	r25, Y+2	; 0x02
 664:	ab 81       	ldd	r26, Y+3	; 0x03
 666:	bc 81       	ldd	r27, Y+4	; 0x04
 668:	88 0e       	add	r8, r24
 66a:	99 1e       	adc	r9, r25
 66c:	aa 1e       	adc	r10, r26
 66e:	bb 1e       	adc	r11, r27
 670:	a4 e6       	ldi	r26, 0x64	; 100
 672:	b0 e0       	ldi	r27, 0x00	; 0
 674:	a7 01       	movw	r20, r14
 676:	96 01       	movw	r18, r12
 678:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <__muluhisi3>
 67c:	86 0e       	add	r8, r22
 67e:	97 1e       	adc	r9, r23
 680:	a8 1e       	adc	r10, r24
 682:	b9 1e       	adc	r11, r25
 684:	d5 01       	movw	r26, r10
 686:	c4 01       	movw	r24, r8
 688:	bb 0f       	add	r27, r27
 68a:	88 0b       	sbc	r24, r24
 68c:	98 2f       	mov	r25, r24
 68e:	dc 01       	movw	r26, r24
 690:	89 83       	std	Y+1, r24	; 0x01
 692:	9a 83       	std	Y+2, r25	; 0x02
 694:	ab 83       	std	Y+3, r26	; 0x03
 696:	bc 83       	std	Y+4, r27	; 0x04
 698:	69 85       	ldd	r22, Y+9	; 0x09
 69a:	7a 85       	ldd	r23, Y+10	; 0x0a
 69c:	8b 85       	ldd	r24, Y+11	; 0x0b
 69e:	9c 85       	ldd	r25, Y+12	; 0x0c
 6a0:	20 e9       	ldi	r18, 0x90	; 144
 6a2:	31 e0       	ldi	r19, 0x01	; 1
 6a4:	40 e0       	ldi	r20, 0x00	; 0
 6a6:	50 e0       	ldi	r21, 0x00	; 0
 6a8:	0e 94 ed 25 	call	0x4bda	; 0x4bda <__mulsidi3>
 6ac:	f2 2f       	mov	r31, r18
 6ae:	e3 2f       	mov	r30, r19
 6b0:	6a 01       	movw	r12, r20
 6b2:	7b 01       	movw	r14, r22
 6b4:	8c 01       	movw	r16, r24
 6b6:	94 01       	movw	r18, r8
 6b8:	a5 01       	movw	r20, r10
 6ba:	69 81       	ldd	r22, Y+1	; 0x01
 6bc:	76 2f       	mov	r23, r22
 6be:	86 2f       	mov	r24, r22
 6c0:	96 2f       	mov	r25, r22
 6c2:	af 2e       	mov	r10, r31
 6c4:	be 2e       	mov	r11, r30
 6c6:	0e 94 a1 26 	call	0x4d42	; 0x4d42 <__adddi3>
 6ca:	49 01       	movw	r8, r18
 6cc:	5a 01       	movw	r10, r20
 6ce:	6b 01       	movw	r12, r22
 6d0:	7c 01       	movw	r14, r24
 6d2:	25 e3       	ldi	r18, 0x35	; 53
 6d4:	33 e0       	ldi	r19, 0x03	; 3
 6d6:	40 e0       	ldi	r20, 0x00	; 0
 6d8:	1a 82       	std	Y+2, r1	; 0x02
 6da:	19 82       	std	Y+1, r1	; 0x01
 6dc:	f9 01       	movw	r30, r18
 6de:	84 91       	lpm	r24, Z
 6e0:	47 fd       	sbrc	r20, 7
 6e2:	80 81       	ld	r24, Z
 6e4:	08 2e       	mov	r0, r24
 6e6:	00 0c       	add	r0, r0
 6e8:	99 0b       	sbc	r25, r25
 6ea:	aa 0b       	sbc	r26, r26
 6ec:	bb 0b       	sbc	r27, r27
 6ee:	2f 5f       	subi	r18, 0xFF	; 255
 6f0:	3f 4f       	sbci	r19, 0xFF	; 255
 6f2:	4f 4f       	sbci	r20, 0xFF	; 255
 6f4:	48 16       	cp	r4, r24
 6f6:	59 06       	cpc	r5, r25
 6f8:	6a 06       	cpc	r6, r26
 6fa:	7b 06       	cpc	r7, r27
 6fc:	54 f0       	brlt	.+20     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6fe:	48 1a       	sub	r4, r24
 700:	59 0a       	sbc	r5, r25
 702:	6a 0a       	sbc	r6, r26
 704:	7b 0a       	sbc	r7, r27
 706:	a9 81       	ldd	r26, Y+1	; 0x01
 708:	ba 81       	ldd	r27, Y+2	; 0x02
 70a:	11 96       	adiw	r26, 0x01	; 1
 70c:	ba 83       	std	Y+2, r27	; 0x02
 70e:	a9 83       	std	Y+1, r26	; 0x01
 710:	e5 cf       	rjmp	.-54     	; 0x6dc <__LOCK_REGION_LENGTH__+0x2dc>
 712:	e9 81       	ldd	r30, Y+1	; 0x01
 714:	fa 81       	ldd	r31, Y+2	; 0x02
 716:	ea 30       	cpi	r30, 0x0A	; 10
 718:	f1 05       	cpc	r31, r1
 71a:	74 f0       	brlt	.+28     	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
 71c:	3c 97       	sbiw	r30, 0x0c	; 12
 71e:	fa 83       	std	Y+2, r31	; 0x02
 720:	e9 83       	std	Y+1, r30	; 0x01
 722:	94 01       	movw	r18, r8
 724:	a5 01       	movw	r20, r10
 726:	b6 01       	movw	r22, r12
 728:	c7 01       	movw	r24, r14
 72a:	a1 e0       	ldi	r26, 0x01	; 1
 72c:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <__adddi3_s8>
 730:	49 01       	movw	r8, r18
 732:	5a 01       	movw	r10, r20
 734:	6b 01       	movw	r12, r22
 736:	7c 01       	movw	r14, r24
 738:	94 01       	movw	r18, r8
 73a:	a5 01       	movw	r20, r10
 73c:	b6 01       	movw	r22, r12
 73e:	c7 01       	movw	r24, r14
 740:	2c 59       	subi	r18, 0x9C	; 156
 742:	3f 47       	sbci	r19, 0x7F	; 127
 744:	4f 4f       	sbci	r20, 0xFF	; 255
 746:	5f 4f       	sbci	r21, 0xFF	; 255
 748:	6f 4f       	sbci	r22, 0xFF	; 255
 74a:	7f 4f       	sbci	r23, 0xFF	; 255
 74c:	8f 4f       	sbci	r24, 0xFF	; 255
 74e:	9f 4f       	sbci	r25, 0xFF	; 255
 750:	2f 3f       	cpi	r18, 0xFF	; 255
 752:	3f 4f       	sbci	r19, 0xFF	; 255
 754:	41 05       	cpc	r20, r1
 756:	51 05       	cpc	r21, r1
 758:	61 05       	cpc	r22, r1
 75a:	71 05       	cpc	r23, r1
 75c:	81 05       	cpc	r24, r1
 75e:	91 05       	cpc	r25, r1
 760:	11 f0       	breq	.+4      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 762:	08 f0       	brcs	.+2      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 764:	4f c0       	rjmp	.+158    	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 766:	24 e6       	ldi	r18, 0x64	; 100
 768:	82 0e       	add	r8, r18
 76a:	91 1c       	adc	r9, r1
 76c:	af 85       	ldd	r26, Y+15	; 0x0f
 76e:	b8 89       	ldd	r27, Y+16	; 0x10
 770:	1b 96       	adiw	r26, 0x0b	; 11
 772:	9c 92       	st	X, r9
 774:	8e 92       	st	-X, r8
 776:	1a 97       	sbiw	r26, 0x0a	; 10
 778:	e9 81       	ldd	r30, Y+1	; 0x01
 77a:	fa 81       	ldd	r31, Y+2	; 0x02
 77c:	32 96       	adiw	r30, 0x02	; 2
 77e:	19 96       	adiw	r26, 0x09	; 9
 780:	fc 93       	st	X, r31
 782:	ee 93       	st	-X, r30
 784:	18 97       	sbiw	r26, 0x08	; 8
 786:	ff ef       	ldi	r31, 0xFF	; 255
 788:	4f 1a       	sub	r4, r31
 78a:	5f 0a       	sbc	r5, r31
 78c:	17 96       	adiw	r26, 0x07	; 7
 78e:	5c 92       	st	X, r5
 790:	4e 92       	st	-X, r4
 792:	16 97       	sbiw	r26, 0x06	; 6
 794:	8d 85       	ldd	r24, Y+13	; 0x0d
 796:	9e 85       	ldd	r25, Y+14	; 0x0e
 798:	1d 96       	adiw	r26, 0x0d	; 13
 79a:	9c 93       	st	X, r25
 79c:	8e 93       	st	-X, r24
 79e:	1c 97       	sbiw	r26, 0x0c	; 12
 7a0:	1f 96       	adiw	r26, 0x0f	; 15
 7a2:	3c 92       	st	X, r3
 7a4:	2e 92       	st	-X, r2
 7a6:	1e 97       	sbiw	r26, 0x0e	; 14
 7a8:	6d 81       	ldd	r22, Y+5	; 0x05
 7aa:	7e 81       	ldd	r23, Y+6	; 0x06
 7ac:	8f 81       	ldd	r24, Y+7	; 0x07
 7ae:	98 85       	ldd	r25, Y+8	; 0x08
 7b0:	20 e1       	ldi	r18, 0x10	; 16
 7b2:	3e e0       	ldi	r19, 0x0E	; 14
 7b4:	40 e0       	ldi	r20, 0x00	; 0
 7b6:	50 e0       	ldi	r21, 0x00	; 0
 7b8:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 7bc:	af 85       	ldd	r26, Y+15	; 0x0f
 7be:	b8 89       	ldd	r27, Y+16	; 0x10
 7c0:	15 96       	adiw	r26, 0x05	; 5
 7c2:	3c 93       	st	X, r19
 7c4:	2e 93       	st	-X, r18
 7c6:	14 97       	sbiw	r26, 0x04	; 4
 7c8:	8c e3       	ldi	r24, 0x3C	; 60
 7ca:	c8 2e       	mov	r12, r24
 7cc:	d1 2c       	mov	r13, r1
 7ce:	e1 2c       	mov	r14, r1
 7d0:	f1 2c       	mov	r15, r1
 7d2:	6d 81       	ldd	r22, Y+5	; 0x05
 7d4:	7e 81       	ldd	r23, Y+6	; 0x06
 7d6:	8f 81       	ldd	r24, Y+7	; 0x07
 7d8:	98 85       	ldd	r25, Y+8	; 0x08
 7da:	a7 01       	movw	r20, r14
 7dc:	96 01       	movw	r18, r12
 7de:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 7e2:	4b 01       	movw	r8, r22
 7e4:	5c 01       	movw	r10, r24
 7e6:	ca 01       	movw	r24, r20
 7e8:	b9 01       	movw	r22, r18
 7ea:	a7 01       	movw	r20, r14
 7ec:	96 01       	movw	r18, r12
 7ee:	0e 94 5b 23 	call	0x46b6	; 0x46b6 <__divmodsi4>
 7f2:	ef 85       	ldd	r30, Y+15	; 0x0f
 7f4:	f8 89       	ldd	r31, Y+16	; 0x10
 7f6:	73 83       	std	Z+3, r23	; 0x03
 7f8:	62 83       	std	Z+2, r22	; 0x02
 7fa:	91 82       	std	Z+1, r9	; 0x01
 7fc:	80 82       	st	Z, r8
 7fe:	80 e0       	ldi	r24, 0x00	; 0
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	02 c0       	rjmp	.+4      	; 0x808 <__EEPROM_REGION_LENGTH__+0x8>
 804:	8f ef       	ldi	r24, 0xFF	; 255
 806:	9f ef       	ldi	r25, 0xFF	; 255
 808:	66 96       	adiw	r28, 0x16	; 22
 80a:	e2 e1       	ldi	r30, 0x12	; 18
 80c:	0c 94 8f 22 	jmp	0x451e	; 0x451e <__epilogue_restores__>

Disassembly of section .text.libgcc.div:

00004836 <__divmodhi4>:
    4836:	97 fb       	bst	r25, 7
    4838:	07 2e       	mov	r0, r23
    483a:	16 f4       	brtc	.+4      	; 0x4840 <__divmodhi4+0xa>
    483c:	00 94       	com	r0
    483e:	07 d0       	rcall	.+14     	; 0x484e <__divmodhi4_neg1>
    4840:	77 fd       	sbrc	r23, 7
    4842:	09 d0       	rcall	.+18     	; 0x4856 <__divmodhi4_neg2>
    4844:	0e 94 07 24 	call	0x480e	; 0x480e <__udivmodhi4>
    4848:	07 fc       	sbrc	r0, 7
    484a:	05 d0       	rcall	.+10     	; 0x4856 <__divmodhi4_neg2>
    484c:	3e f4       	brtc	.+14     	; 0x485c <__divmodhi4_exit>

0000484e <__divmodhi4_neg1>:
    484e:	90 95       	com	r25
    4850:	81 95       	neg	r24
    4852:	9f 4f       	sbci	r25, 0xFF	; 255
    4854:	08 95       	ret

00004856 <__divmodhi4_neg2>:
    4856:	70 95       	com	r23
    4858:	61 95       	neg	r22
    485a:	7f 4f       	sbci	r23, 0xFF	; 255

0000485c <__divmodhi4_exit>:
    485c:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00003462 <__muldi3>:
    3462:	df 93       	push	r29
    3464:	cf 93       	push	r28
    3466:	1f 93       	push	r17
    3468:	0f 93       	push	r16
    346a:	9a 9d       	mul	r25, r10
    346c:	f0 2d       	mov	r31, r0
    346e:	21 9f       	mul	r18, r17
    3470:	f0 0d       	add	r31, r0
    3472:	8b 9d       	mul	r24, r11
    3474:	f0 0d       	add	r31, r0
    3476:	8a 9d       	mul	r24, r10
    3478:	e0 2d       	mov	r30, r0
    347a:	f1 0d       	add	r31, r1
    347c:	03 9f       	mul	r16, r19
    347e:	f0 0d       	add	r31, r0
    3480:	02 9f       	mul	r16, r18
    3482:	e0 0d       	add	r30, r0
    3484:	f1 1d       	adc	r31, r1
    3486:	4e 9d       	mul	r20, r14
    3488:	e0 0d       	add	r30, r0
    348a:	f1 1d       	adc	r31, r1
    348c:	5e 9d       	mul	r21, r14
    348e:	f0 0d       	add	r31, r0
    3490:	4f 9d       	mul	r20, r15
    3492:	f0 0d       	add	r31, r0
    3494:	7f 93       	push	r23
    3496:	6f 93       	push	r22
    3498:	bf 92       	push	r11
    349a:	af 92       	push	r10
    349c:	5f 93       	push	r21
    349e:	4f 93       	push	r20
    34a0:	d5 01       	movw	r26, r10
    34a2:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    34a6:	8b 01       	movw	r16, r22
    34a8:	ac 01       	movw	r20, r24
    34aa:	d7 01       	movw	r26, r14
    34ac:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    34b0:	eb 01       	movw	r28, r22
    34b2:	e8 0f       	add	r30, r24
    34b4:	f9 1f       	adc	r31, r25
    34b6:	d6 01       	movw	r26, r12
    34b8:	0e 94 98 26 	call	0x4d30	; 0x4d30 <__muldi3_6>
    34bc:	2f 91       	pop	r18
    34be:	3f 91       	pop	r19
    34c0:	d6 01       	movw	r26, r12
    34c2:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    34c6:	c6 0f       	add	r28, r22
    34c8:	d7 1f       	adc	r29, r23
    34ca:	e8 1f       	adc	r30, r24
    34cc:	f9 1f       	adc	r31, r25
    34ce:	af 91       	pop	r26
    34d0:	bf 91       	pop	r27
    34d2:	0e 94 98 26 	call	0x4d30	; 0x4d30 <__muldi3_6>
    34d6:	2f 91       	pop	r18
    34d8:	3f 91       	pop	r19
    34da:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    34de:	c6 0f       	add	r28, r22
    34e0:	d7 1f       	adc	r29, r23
    34e2:	e8 1f       	adc	r30, r24
    34e4:	f9 1f       	adc	r31, r25
    34e6:	d6 01       	movw	r26, r12
    34e8:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    34ec:	e6 0f       	add	r30, r22
    34ee:	f7 1f       	adc	r31, r23
    34f0:	98 01       	movw	r18, r16
    34f2:	be 01       	movw	r22, r28
    34f4:	cf 01       	movw	r24, r30
    34f6:	11 24       	eor	r1, r1
    34f8:	0f 91       	pop	r16
    34fa:	1f 91       	pop	r17
    34fc:	cf 91       	pop	r28
    34fe:	df 91       	pop	r29
    3500:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004d30 <__muldi3_6>:
    4d30:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    4d34:	46 0f       	add	r20, r22
    4d36:	57 1f       	adc	r21, r23
    4d38:	c8 1f       	adc	r28, r24
    4d3a:	d9 1f       	adc	r29, r25
    4d3c:	08 f4       	brcc	.+2      	; 0x4d40 <__muldi3_6+0x10>
    4d3e:	31 96       	adiw	r30, 0x01	; 1
    4d40:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004bda <__mulsidi3>:
    4bda:	97 fb       	bst	r25, 7
    4bdc:	57 ff       	sbrs	r21, 7
    4bde:	0c 94 72 20 	jmp	0x40e4	; 0x40e4 <__umulsidi3_helper>
    4be2:	9f 93       	push	r25
    4be4:	8f 93       	push	r24
    4be6:	0e 94 72 20 	call	0x40e4	; 0x40e4 <__umulsidi3_helper>
    4bea:	6e 1b       	sub	r22, r30
    4bec:	7f 0b       	sbc	r23, r31
    4bee:	af 91       	pop	r26
    4bf0:	bf 91       	pop	r27
    4bf2:	8a 0b       	sbc	r24, r26
    4bf4:	9b 0b       	sbc	r25, r27
    4bf6:	08 95       	ret

Disassembly of section .text.libgcc.mul:

000040e2 <__umulsidi3>:
    40e2:	e8 94       	clt

000040e4 <__umulsidi3_helper>:
    40e4:	df 93       	push	r29
    40e6:	cf 93       	push	r28
    40e8:	fc 01       	movw	r30, r24
    40ea:	db 01       	movw	r26, r22
    40ec:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    40f0:	7f 93       	push	r23
    40f2:	6f 93       	push	r22
    40f4:	e9 01       	movw	r28, r18
    40f6:	9a 01       	movw	r18, r20
    40f8:	ac 01       	movw	r20, r24
    40fa:	bf 93       	push	r27
    40fc:	af 93       	push	r26
    40fe:	3f 93       	push	r19
    4100:	2f 93       	push	r18
    4102:	df 01       	movw	r26, r30
    4104:	0e 94 de 25 	call	0x4bbc	; 0x4bbc <__umulhisi3>
    4108:	26 f4       	brtc	.+8      	; 0x4112 <__umulsidi3_helper+0x2e>
    410a:	6c 1b       	sub	r22, r28
    410c:	7d 0b       	sbc	r23, r29
    410e:	82 0b       	sbc	r24, r18
    4110:	93 0b       	sbc	r25, r19
    4112:	9e 01       	movw	r18, r28
    4114:	eb 01       	movw	r28, r22
    4116:	fc 01       	movw	r30, r24
    4118:	0e 94 98 26 	call	0x4d30	; 0x4d30 <__muldi3_6>
    411c:	af 91       	pop	r26
    411e:	bf 91       	pop	r27
    4120:	2f 91       	pop	r18
    4122:	3f 91       	pop	r19
    4124:	0e 94 98 26 	call	0x4d30	; 0x4d30 <__muldi3_6>
    4128:	be 01       	movw	r22, r28
    412a:	cf 01       	movw	r24, r30
    412c:	f9 01       	movw	r30, r18
    412e:	2f 91       	pop	r18
    4130:	3f 91       	pop	r19
    4132:	cf 91       	pop	r28
    4134:	df 91       	pop	r29
    4136:	08 95       	ret

Disassembly of section .text.libgcc.div:

00003ec6 <__moddi3>:
    3ec6:	68 94       	set
    3ec8:	01 c0       	rjmp	.+2      	; 0x3ecc <__divdi3_moddi3>

00003eca <__divdi3>:
    3eca:	e8 94       	clt

00003ecc <__divdi3_moddi3>:
    3ecc:	f9 2f       	mov	r31, r25
    3ece:	f1 2b       	or	r31, r17
    3ed0:	12 f0       	brmi	.+4      	; 0x3ed6 <__divdi3_moddi3+0xa>
    3ed2:	0c 94 ff 25 	jmp	0x4bfe	; 0x4bfe <__udivdi3_umoddi3>
    3ed6:	a0 e0       	ldi	r26, 0x00	; 0
    3ed8:	b0 e0       	ldi	r27, 0x00	; 0
    3eda:	e1 e7       	ldi	r30, 0x71	; 113
    3edc:	ff e1       	ldi	r31, 0x1F	; 31
    3ede:	0c 94 79 22 	jmp	0x44f2	; 0x44f2 <__prologue_saves__+0xc>
    3ee2:	09 2e       	mov	r0, r25
    3ee4:	05 94       	asr	r0
    3ee6:	22 f4       	brpl	.+8      	; 0x3ef0 <__divdi3_moddi3+0x24>
    3ee8:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <__negdi2>
    3eec:	11 23       	and	r17, r17
    3eee:	92 f4       	brpl	.+36     	; 0x3f14 <__divdi3_moddi3+0x48>
    3ef0:	f0 e8       	ldi	r31, 0x80	; 128
    3ef2:	0f 26       	eor	r0, r31
    3ef4:	ff ef       	ldi	r31, 0xFF	; 255
    3ef6:	e0 94       	com	r14
    3ef8:	f0 94       	com	r15
    3efa:	00 95       	com	r16
    3efc:	10 95       	com	r17
    3efe:	b0 94       	com	r11
    3f00:	c0 94       	com	r12
    3f02:	d0 94       	com	r13
    3f04:	a1 94       	neg	r10
    3f06:	bf 0a       	sbc	r11, r31
    3f08:	cf 0a       	sbc	r12, r31
    3f0a:	df 0a       	sbc	r13, r31
    3f0c:	ef 0a       	sbc	r14, r31
    3f0e:	ff 0a       	sbc	r15, r31
    3f10:	0f 0b       	sbc	r16, r31
    3f12:	1f 0b       	sbc	r17, r31
    3f14:	0e 94 e0 19 	call	0x33c0	; 0x33c0 <__udivmod64>
    3f18:	07 fc       	sbrc	r0, 7
    3f1a:	0e 94 ce 25 	call	0x4b9c	; 0x4b9c <__negdi2>
    3f1e:	cd b7       	in	r28, 0x3d	; 61
    3f20:	de b7       	in	r29, 0x3e	; 62
    3f22:	ec e0       	ldi	r30, 0x0C	; 12
    3f24:	0c 94 95 22 	jmp	0x452a	; 0x452a <__epilogue_restores__+0xc>

Disassembly of section .text.libgcc.div:

00004bf8 <__umoddi3>:
    4bf8:	68 94       	set
    4bfa:	01 c0       	rjmp	.+2      	; 0x4bfe <__udivdi3_umoddi3>

00004bfc <__udivdi3>:
    4bfc:	e8 94       	clt

00004bfe <__udivdi3_umoddi3>:
    4bfe:	8f 92       	push	r8
    4c00:	9f 92       	push	r9
    4c02:	cf 93       	push	r28
    4c04:	df 93       	push	r29
    4c06:	0e 94 e0 19 	call	0x33c0	; 0x33c0 <__udivmod64>
    4c0a:	df 91       	pop	r29
    4c0c:	cf 91       	pop	r28
    4c0e:	9f 90       	pop	r9
    4c10:	8f 90       	pop	r8
    4c12:	08 95       	ret

Disassembly of section .text.libgcc.div:

000033c0 <__udivmod64>:
    33c0:	88 24       	eor	r8, r8
    33c2:	99 24       	eor	r9, r9
    33c4:	f4 01       	movw	r30, r8
    33c6:	e4 01       	movw	r28, r8
    33c8:	b0 e4       	ldi	r27, 0x40	; 64
    33ca:	9f 93       	push	r25
    33cc:	aa 27       	eor	r26, r26
    33ce:	9a 15       	cp	r25, r10
    33d0:	8b 04       	cpc	r8, r11
    33d2:	9c 04       	cpc	r9, r12
    33d4:	ed 05       	cpc	r30, r13
    33d6:	fe 05       	cpc	r31, r14
    33d8:	cf 05       	cpc	r28, r15
    33da:	d0 07       	cpc	r29, r16
    33dc:	a1 07       	cpc	r26, r17
    33de:	98 f4       	brcc	.+38     	; 0x3406 <__udivmod64+0x46>
    33e0:	ad 2f       	mov	r26, r29
    33e2:	dc 2f       	mov	r29, r28
    33e4:	cf 2f       	mov	r28, r31
    33e6:	fe 2f       	mov	r31, r30
    33e8:	e9 2d       	mov	r30, r9
    33ea:	98 2c       	mov	r9, r8
    33ec:	89 2e       	mov	r8, r25
    33ee:	98 2f       	mov	r25, r24
    33f0:	87 2f       	mov	r24, r23
    33f2:	76 2f       	mov	r23, r22
    33f4:	65 2f       	mov	r22, r21
    33f6:	54 2f       	mov	r21, r20
    33f8:	43 2f       	mov	r20, r19
    33fa:	32 2f       	mov	r19, r18
    33fc:	22 27       	eor	r18, r18
    33fe:	b8 50       	subi	r27, 0x08	; 8
    3400:	31 f7       	brne	.-52     	; 0x33ce <__udivmod64+0xe>
    3402:	bf 91       	pop	r27
    3404:	27 c0       	rjmp	.+78     	; 0x3454 <__udivmod64+0x94>
    3406:	1b 2e       	mov	r1, r27
    3408:	bf 91       	pop	r27
    340a:	bb 27       	eor	r27, r27
    340c:	22 0f       	add	r18, r18
    340e:	33 1f       	adc	r19, r19
    3410:	44 1f       	adc	r20, r20
    3412:	55 1f       	adc	r21, r21
    3414:	66 1f       	adc	r22, r22
    3416:	77 1f       	adc	r23, r23
    3418:	88 1f       	adc	r24, r24
    341a:	99 1f       	adc	r25, r25
    341c:	88 1c       	adc	r8, r8
    341e:	99 1c       	adc	r9, r9
    3420:	ee 1f       	adc	r30, r30
    3422:	ff 1f       	adc	r31, r31
    3424:	cc 1f       	adc	r28, r28
    3426:	dd 1f       	adc	r29, r29
    3428:	aa 1f       	adc	r26, r26
    342a:	bb 1f       	adc	r27, r27
    342c:	8a 14       	cp	r8, r10
    342e:	9b 04       	cpc	r9, r11
    3430:	ec 05       	cpc	r30, r12
    3432:	fd 05       	cpc	r31, r13
    3434:	ce 05       	cpc	r28, r14
    3436:	df 05       	cpc	r29, r15
    3438:	a0 07       	cpc	r26, r16
    343a:	b1 07       	cpc	r27, r17
    343c:	48 f0       	brcs	.+18     	; 0x3450 <__udivmod64+0x90>
    343e:	8a 18       	sub	r8, r10
    3440:	9b 08       	sbc	r9, r11
    3442:	ec 09       	sbc	r30, r12
    3444:	fd 09       	sbc	r31, r13
    3446:	ce 09       	sbc	r28, r14
    3448:	df 09       	sbc	r29, r15
    344a:	a0 0b       	sbc	r26, r16
    344c:	b1 0b       	sbc	r27, r17
    344e:	21 60       	ori	r18, 0x01	; 1
    3450:	1a 94       	dec	r1
    3452:	e1 f6       	brne	.-72     	; 0x340c <__udivmod64+0x4c>
    3454:	2e f4       	brtc	.+10     	; 0x3460 <__udivmod64+0xa0>
    3456:	94 01       	movw	r18, r8
    3458:	af 01       	movw	r20, r30
    345a:	be 01       	movw	r22, r28
    345c:	cd 01       	movw	r24, r26
    345e:	00 0c       	add	r0, r0
    3460:	08 95       	ret

Disassembly of section .text.libgcc:

00004b9c <__negdi2>:
    4b9c:	60 95       	com	r22
    4b9e:	70 95       	com	r23
    4ba0:	80 95       	com	r24
    4ba2:	90 95       	com	r25
    4ba4:	30 95       	com	r19
    4ba6:	40 95       	com	r20
    4ba8:	50 95       	com	r21
    4baa:	21 95       	neg	r18
    4bac:	3f 4f       	sbci	r19, 0xFF	; 255
    4bae:	4f 4f       	sbci	r20, 0xFF	; 255
    4bb0:	5f 4f       	sbci	r21, 0xFF	; 255
    4bb2:	6f 4f       	sbci	r22, 0xFF	; 255
    4bb4:	7f 4f       	sbci	r23, 0xFF	; 255
    4bb6:	8f 4f       	sbci	r24, 0xFF	; 255
    4bb8:	9f 4f       	sbci	r25, 0xFF	; 255
    4bba:	08 95       	ret

Disassembly of section .text.libgcc.prologue:

000044e6 <__prologue_saves__>:
    44e6:	2f 92       	push	r2
    44e8:	3f 92       	push	r3
    44ea:	4f 92       	push	r4
    44ec:	5f 92       	push	r5
    44ee:	6f 92       	push	r6
    44f0:	7f 92       	push	r7
    44f2:	8f 92       	push	r8
    44f4:	9f 92       	push	r9
    44f6:	af 92       	push	r10
    44f8:	bf 92       	push	r11
    44fa:	cf 92       	push	r12
    44fc:	df 92       	push	r13
    44fe:	ef 92       	push	r14
    4500:	ff 92       	push	r15
    4502:	0f 93       	push	r16
    4504:	1f 93       	push	r17
    4506:	cf 93       	push	r28
    4508:	df 93       	push	r29
    450a:	cd b7       	in	r28, 0x3d	; 61
    450c:	de b7       	in	r29, 0x3e	; 62
    450e:	ca 1b       	sub	r28, r26
    4510:	db 0b       	sbc	r29, r27
    4512:	0f b6       	in	r0, 0x3f	; 63
    4514:	f8 94       	cli
    4516:	de bf       	out	0x3e, r29	; 62
    4518:	0f be       	out	0x3f, r0	; 63
    451a:	cd bf       	out	0x3d, r28	; 61
    451c:	09 94       	ijmp

Disassembly of section .text.libgcc.prologue:

0000451e <__epilogue_restores__>:
    451e:	2a 88       	ldd	r2, Y+18	; 0x12
    4520:	39 88       	ldd	r3, Y+17	; 0x11
    4522:	48 88       	ldd	r4, Y+16	; 0x10
    4524:	5f 84       	ldd	r5, Y+15	; 0x0f
    4526:	6e 84       	ldd	r6, Y+14	; 0x0e
    4528:	7d 84       	ldd	r7, Y+13	; 0x0d
    452a:	8c 84       	ldd	r8, Y+12	; 0x0c
    452c:	9b 84       	ldd	r9, Y+11	; 0x0b
    452e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4530:	b9 84       	ldd	r11, Y+9	; 0x09
    4532:	c8 84       	ldd	r12, Y+8	; 0x08
    4534:	df 80       	ldd	r13, Y+7	; 0x07
    4536:	ee 80       	ldd	r14, Y+6	; 0x06
    4538:	fd 80       	ldd	r15, Y+5	; 0x05
    453a:	0c 81       	ldd	r16, Y+4	; 0x04
    453c:	1b 81       	ldd	r17, Y+3	; 0x03
    453e:	aa 81       	ldd	r26, Y+2	; 0x02
    4540:	b9 81       	ldd	r27, Y+1	; 0x01
    4542:	ce 0f       	add	r28, r30
    4544:	d1 1d       	adc	r29, r1
    4546:	0f b6       	in	r0, 0x3f	; 63
    4548:	f8 94       	cli
    454a:	de bf       	out	0x3e, r29	; 62
    454c:	0f be       	out	0x3f, r0	; 63
    454e:	cd bf       	out	0x3d, r28	; 61
    4550:	ed 01       	movw	r28, r26
    4552:	08 95       	ret

Disassembly of section .text.libgcc:

00004d42 <__adddi3>:
    4d42:	2a 0d       	add	r18, r10
    4d44:	3b 1d       	adc	r19, r11
    4d46:	4c 1d       	adc	r20, r12
    4d48:	5d 1d       	adc	r21, r13
    4d4a:	6e 1d       	adc	r22, r14
    4d4c:	7f 1d       	adc	r23, r15
    4d4e:	80 1f       	adc	r24, r16
    4d50:	91 1f       	adc	r25, r17
    4d52:	08 95       	ret

Disassembly of section .text.libgcc:

00004d54 <__cmpdi2>:
    4d54:	2a 15       	cp	r18, r10
    4d56:	3b 05       	cpc	r19, r11
    4d58:	4c 05       	cpc	r20, r12
    4d5a:	5d 05       	cpc	r21, r13
    4d5c:	6e 05       	cpc	r22, r14
    4d5e:	7f 05       	cpc	r23, r15
    4d60:	80 07       	cpc	r24, r16
    4d62:	91 07       	cpc	r25, r17
    4d64:	08 95       	ret
