{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 14:36:00 2019 " "Info: Processing started: Sat Oct 12 14:36:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter4:inst\|74161:inst\|f74161:sub\|9 counter4:inst\|74161:inst\|f74161:sub\|87 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter4:inst\|74161:inst\|f74161:sub\|9\" and destination register \"counter4:inst\|74161:inst\|f74161:sub\|87\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.059 ns + Longest register register " "Info: + Longest register to register delay is 1.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X18_Y1_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.206 ns) 0.951 ns counter4:inst\|74161:inst\|f74161:sub\|87~0 2 COMB LCCOMB_X18_Y1_N10 1 " "Info: 2: + IC(0.745 ns) + CELL(0.206 ns) = 0.951 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 1; COMB Node = 'counter4:inst\|74161:inst\|f74161:sub\|87~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { counter4:inst|74161:inst|f74161:sub|9 counter4:inst|74161:inst|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.059 ns counter4:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X18_Y1_N11 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.059 ns; Loc. = LCFF_X18_Y1_N11; Fanout = 13; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter4:inst|74161:inst|f74161:sub|87~0 counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 29.65 % ) " "Info: Total cell delay = 0.314 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 70.35 % ) " "Info: Total interconnect delay = 0.745 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { counter4:inst|74161:inst|f74161:sub|9 counter4:inst|74161:inst|f74161:sub|87~0 counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.059 ns" { counter4:inst|74161:inst|f74161:sub|9 {} counter4:inst|74161:inst|f74161:sub|87~0 {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns counter4:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X18_Y1_N11 13 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X18_Y1_N11; Fanout = 13; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.752 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X18_Y1_N25 9 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { counter4:inst|74161:inst|f74161:sub|9 counter4:inst|74161:inst|f74161:sub|87~0 counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.059 ns" { counter4:inst|74161:inst|f74161:sub|9 {} counter4:inst|74161:inst|f74161:sub|87~0 {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.745ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { counter4:inst|74161:inst|f74161:sub|87 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qa counter4:inst\|74161:inst\|f74161:sub\|9 17.976 ns register " "Info: tco from clock \"clk\" to destination pin \"qa\" through register \"counter4:inst\|74161:inst\|f74161:sub\|9\" is 17.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.752 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 96 104 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X18_Y1_N25 9 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.920 ns + Longest register pin " "Info: + Longest register to pin delay is 14.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X18_Y1_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.623 ns) 2.098 ns mux4_3_1:inst2\|dout\[2\]~14 2 COMB LCCOMB_X18_Y1_N8 1 " "Info: 2: + IC(1.475 ns) + CELL(0.623 ns) = 2.098 ns; Loc. = LCCOMB_X18_Y1_N8; Fanout = 1; COMB Node = 'mux4_3_1:inst2\|dout\[2\]~14'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[2]~14 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.206 ns) 2.972 ns mux4_3_1:inst2\|dout\[2\]~15 3 COMB LCCOMB_X18_Y1_N2 14 " "Info: 3: + IC(0.668 ns) + CELL(0.206 ns) = 2.972 ns; Loc. = LCCOMB_X18_Y1_N2; Fanout = 14; COMB Node = 'mux4_3_1:inst2\|dout\[2\]~15'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { mux4_3_1:inst2|dout[2]~14 mux4_3_1:inst2|dout[2]~15 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.462 ns) + CELL(0.616 ns) 6.050 ns mux7:inst4\|Mux0~1 4 COMB LCCOMB_X8_Y2_N18 1 " "Info: 4: + IC(2.462 ns) + CELL(0.616 ns) = 6.050 ns; Loc. = LCCOMB_X8_Y2_N18; Fanout = 1; COMB Node = 'mux7:inst4\|Mux0~1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { mux4_3_1:inst2|dout[2]~15 mux7:inst4|Mux0~1 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 7.042 ns mux7:inst4\|Mux0~2 5 COMB LCCOMB_X8_Y2_N12 2 " "Info: 5: + IC(0.368 ns) + CELL(0.624 ns) = 7.042 ns; Loc. = LCCOMB_X8_Y2_N12; Fanout = 2; COMB Node = 'mux7:inst4\|Mux0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { mux7:inst4|Mux0~1 mux7:inst4|Mux0~2 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.624 ns) 10.401 ns mux7:inst4\|Mux0~3 6 COMB LCCOMB_X13_Y12_N8 1 " "Info: 6: + IC(2.735 ns) + CELL(0.624 ns) = 10.401 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'mux7:inst4\|Mux0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { mux7:inst4|Mux0~2 mux7:inst4|Mux0~3 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(3.236 ns) 14.920 ns qa 7 PIN PIN_133 0 " "Info: 7: + IC(1.283 ns) + CELL(3.236 ns) = 14.920 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'qa'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { mux7:inst4|Mux0~3 qa } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 248 712 888 264 "qa" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.929 ns ( 39.74 % ) " "Info: Total cell delay = 5.929 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.991 ns ( 60.26 % ) " "Info: Total interconnect delay = 8.991 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.920 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[2]~14 mux4_3_1:inst2|dout[2]~15 mux7:inst4|Mux0~1 mux7:inst4|Mux0~2 mux7:inst4|Mux0~3 qa } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.920 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst2|dout[2]~14 {} mux4_3_1:inst2|dout[2]~15 {} mux7:inst4|Mux0~1 {} mux7:inst4|Mux0~2 {} mux7:inst4|Mux0~3 {} qa {} } { 0.000ns 1.475ns 0.668ns 2.462ns 0.368ns 2.735ns 1.283ns } { 0.000ns 0.623ns 0.206ns 0.616ns 0.624ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.920 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst2|dout[2]~14 mux4_3_1:inst2|dout[2]~15 mux7:inst4|Mux0~1 mux7:inst4|Mux0~2 mux7:inst4|Mux0~3 qa } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.920 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst2|dout[2]~14 {} mux4_3_1:inst2|dout[2]~15 {} mux7:inst4|Mux0~1 {} mux7:inst4|Mux0~2 {} mux7:inst4|Mux0~3 {} qa {} } { 0.000ns 1.475ns 0.668ns 2.462ns 0.368ns 2.735ns 1.283ns } { 0.000ns 0.623ns 0.206ns 0.616ns 0.624ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "din1\[3\] qa 20.456 ns Longest " "Info: Longest tpd from source pin \"din1\[3\]\" to destination pin \"qa\" is 20.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns din1\[3\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'din1\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { din1[3] } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 248 16 184 264 "din1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.105 ns) + CELL(0.646 ns) 7.695 ns mux4_3_1:inst2\|dout\[3\]~8 2 COMB LCCOMB_X18_Y1_N4 1 " "Info: 2: + IC(6.105 ns) + CELL(0.646 ns) = 7.695 ns; Loc. = LCCOMB_X18_Y1_N4; Fanout = 1; COMB Node = 'mux4_3_1:inst2\|dout\[3\]~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { din1[3] mux4_3_1:inst2|dout[3]~8 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.624 ns) 8.675 ns mux4_3_1:inst2\|dout\[3\]~9 3 COMB LCCOMB_X18_Y1_N6 14 " "Info: 3: + IC(0.356 ns) + CELL(0.624 ns) = 8.675 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 14; COMB Node = 'mux4_3_1:inst2\|dout\[3\]~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { mux4_3_1:inst2|dout[3]~8 mux4_3_1:inst2|dout[3]~9 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.651 ns) 9.741 ns mux7:inst4\|Mux0~0 4 COMB LCCOMB_X18_Y1_N12 1 " "Info: 4: + IC(0.415 ns) + CELL(0.651 ns) = 9.741 ns; Loc. = LCCOMB_X18_Y1_N12; Fanout = 1; COMB Node = 'mux7:inst4\|Mux0~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { mux4_3_1:inst2|dout[3]~9 mux7:inst4|Mux0~0 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.651 ns) 12.578 ns mux7:inst4\|Mux0~2 5 COMB LCCOMB_X8_Y2_N12 2 " "Info: 5: + IC(2.186 ns) + CELL(0.651 ns) = 12.578 ns; Loc. = LCCOMB_X8_Y2_N12; Fanout = 2; COMB Node = 'mux7:inst4\|Mux0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { mux7:inst4|Mux0~0 mux7:inst4|Mux0~2 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(0.624 ns) 15.937 ns mux7:inst4\|Mux0~3 6 COMB LCCOMB_X13_Y12_N8 1 " "Info: 6: + IC(2.735 ns) + CELL(0.624 ns) = 15.937 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'mux7:inst4\|Mux0~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { mux7:inst4|Mux0~2 mux7:inst4|Mux0~3 } "NODE_NAME" } } { "mux7.vhd" "" { Text "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(3.236 ns) 20.456 ns qa 7 PIN PIN_133 0 " "Info: 7: + IC(1.283 ns) + CELL(3.236 ns) = 20.456 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'qa'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { mux7:inst4|Mux0~3 qa } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "D:/Program Files/C++_C_workspace/School/Sophomore/shudian/scan_led3/scan_led3.bdf" { { 248 712 888 264 "qa" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.376 ns ( 36.06 % ) " "Info: Total cell delay = 7.376 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.080 ns ( 63.94 % ) " "Info: Total interconnect delay = 13.080 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "20.456 ns" { din1[3] mux4_3_1:inst2|dout[3]~8 mux4_3_1:inst2|dout[3]~9 mux7:inst4|Mux0~0 mux7:inst4|Mux0~2 mux7:inst4|Mux0~3 qa } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "20.456 ns" { din1[3] {} din1[3]~combout {} mux4_3_1:inst2|dout[3]~8 {} mux4_3_1:inst2|dout[3]~9 {} mux7:inst4|Mux0~0 {} mux7:inst4|Mux0~2 {} mux7:inst4|Mux0~3 {} qa {} } { 0.000ns 0.000ns 6.105ns 0.356ns 0.415ns 2.186ns 2.735ns 1.283ns } { 0.000ns 0.944ns 0.646ns 0.624ns 0.651ns 0.651ns 0.624ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 14:36:00 2019 " "Info: Processing ended: Sat Oct 12 14:36:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
