// Seed: 2086602024
module module_0 #(
    parameter id_0 = 32'd69
) (
    input tri1 _id_0
);
  logic [id_0 : id_0] id_2;
  parameter id_3 = -1;
endmodule
program module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2  = (id_6) + 1;
  assign id_10 = id_10;
  logic id_11;
  wire  id_12;
  logic id_13;
  ;
  assign id_5 = id_7[-1 : id_5];
  module_0 modCall_1 (id_5);
endprogram
