WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 5913965 heartbeat IPC: 1.691 cumulative IPC: 1.072 (Simulation time: 00 hr 01 min 14 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4662263 cumulative IPC: 1.072 (Simulation time: 00 hr 01 min 14 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4662263 cumulative IPC: 1.072 (Simulation time: 00 hr 01 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.072 instructions: 5000003 cycles: 4662263
CPU 0 Branch Prediction Accuracy: 81.78% MPKI: 0.264 Average ROB Occupancy at Mispredict: 178.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.263
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      39972 HIT:       5669 MISS:      34303
LLC LOAD         ACCESS:      25879 HIT:          4 MISS:      25875
LLC RFO          ACCESS:       6988 HIT:          0 MISS:       6988
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5678 HIT:       5653 MISS:         25
LLC TRANSLATION  ACCESS:       1427 HIT:         12 MISS:       1415
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 557.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1196371 HIT:    1098785 MISS:      97586
cpu0_DTLB LOAD         ACCESS:    1196371 HIT:    1098785 MISS:      97586
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.27 cycles
cpu0_ITLB TOTAL        ACCESS:     745406 HIT:     745398 MISS:          8
cpu0_ITLB LOAD         ACCESS:     745406 HIT:     745398 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.2 cycles
cpu0_L1D TOTAL        ACCESS:    1825296 HIT:    1711715 MISS:     113581
cpu0_L1D LOAD         ACCESS:    1234196 HIT:    1166911 MISS:      67285
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546178 HIT:     523134 MISS:      23044
cpu0_L1D TRANSLATION  ACCESS:      44922 HIT:      21670 MISS:      23252
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 164.7 cycles
cpu0_L1I TOTAL        ACCESS:     971018 HIT:     970950 MISS:         68
cpu0_L1I LOAD         ACCESS:     971018 HIT:     970950 MISS:         68
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 335.9 cycles
cpu0_L2C TOTAL        ACCESS:      91442 HIT:      57100 MISS:      34342
cpu0_L2C LOAD         ACCESS:      53247 HIT:      27368 MISS:      25879
cpu0_L2C RFO          ACCESS:       7439 HIT:        449 MISS:       6990
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7527 HIT:       7481 MISS:         46
cpu0_L2C TRANSLATION  ACCESS:      23229 HIT:      21802 MISS:       1427
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 577.6 cycles
cpu0_STLB TOTAL        ACCESS:      72017 HIT:      47940 MISS:      24077
cpu0_STLB LOAD         ACCESS:      72017 HIT:      47940 MISS:      24077
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 71.72 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5124
  ROW_BUFFER_MISS:      29149
 AVG DBUS CONGESTED CYCLE: 3.879
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1110
  FULL:       3249
