Loading plugins phase: Elapsed time ==> 0s.205ms
Initializing data phase: Elapsed time ==> 2s.508ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 -s C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * invert ()

ADD: pft.M0028: warning: Clock Warning: (UART_1_IntClock's accuracy range '76.677 kHz ? 5.000%, (72.843 kHz - 80.511 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cydwr (UART_1_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.471ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 05 21:23:45 2014


======================================================================
Compiling:  invert.v
Program  :   vpp
Options  :    -yv2 -q10 invert.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 05 21:23:45 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'invert.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  invert.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 05 21:23:46 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  invert.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 05 21:23:48 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_50\B_SPI_Slave_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_BUCK:Net_101\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BUCK:PWMUDB:capt_rising\
	\PWM_BUCK:PWMUDB:capt_falling\
	\PWM_BUCK:PWMUDB:trig_rise\
	\PWM_BUCK:PWMUDB:trig_fall\
	\PWM_BUCK:PWMUDB:sc_kill\
	\PWM_BUCK:PWMUDB:km_run\
	\PWM_BUCK:PWMUDB:min_kill\
	\PWM_BUCK:PWMUDB:km_tc\
	\PWM_BUCK:PWMUDB:db_csaddr_2\
	\PWM_BUCK:PWMUDB:db_csaddr_1\
	\PWM_BUCK:PWMUDB:db_csaddr_0\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_23\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_22\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_21\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_20\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_19\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_18\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_17\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_16\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_15\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_14\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_13\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_12\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_11\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_10\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_9\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_8\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_7\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_6\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_5\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_4\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_3\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_1\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_0\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_23\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_22\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_21\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_20\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_19\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_18\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_17\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_16\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_15\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_14\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_13\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_12\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_11\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_10\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_9\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_8\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_7\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_6\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_5\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_4\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_3\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_1\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_0\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_25\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_24\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_23\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_22\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_21\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_20\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_19\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_18\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_17\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_16\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_15\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_14\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_13\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_12\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_11\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_10\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_9\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_8\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_7\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_6\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_5\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_4\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_3\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_2\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_BUCK:PWMUDB:dith_sel\
	\PWM_BUCK:PWMUDB:compare2\
	\PWM_BUCK:Net_96\
	Net_37
	Net_38
	\PWM_BUCK:PWMUDB:MODULE_2:b_31\
	\PWM_BUCK:PWMUDB:MODULE_2:b_30\
	\PWM_BUCK:PWMUDB:MODULE_2:b_29\
	\PWM_BUCK:PWMUDB:MODULE_2:b_28\
	\PWM_BUCK:PWMUDB:MODULE_2:b_27\
	\PWM_BUCK:PWMUDB:MODULE_2:b_26\
	\PWM_BUCK:PWMUDB:MODULE_2:b_25\
	\PWM_BUCK:PWMUDB:MODULE_2:b_24\
	\PWM_BUCK:PWMUDB:MODULE_2:b_23\
	\PWM_BUCK:PWMUDB:MODULE_2:b_22\
	\PWM_BUCK:PWMUDB:MODULE_2:b_21\
	\PWM_BUCK:PWMUDB:MODULE_2:b_20\
	\PWM_BUCK:PWMUDB:MODULE_2:b_19\
	\PWM_BUCK:PWMUDB:MODULE_2:b_18\
	\PWM_BUCK:PWMUDB:MODULE_2:b_17\
	\PWM_BUCK:PWMUDB:MODULE_2:b_16\
	\PWM_BUCK:PWMUDB:MODULE_2:b_15\
	\PWM_BUCK:PWMUDB:MODULE_2:b_14\
	\PWM_BUCK:PWMUDB:MODULE_2:b_13\
	\PWM_BUCK:PWMUDB:MODULE_2:b_12\
	\PWM_BUCK:PWMUDB:MODULE_2:b_11\
	\PWM_BUCK:PWMUDB:MODULE_2:b_10\
	\PWM_BUCK:PWMUDB:MODULE_2:b_9\
	\PWM_BUCK:PWMUDB:MODULE_2:b_8\
	\PWM_BUCK:PWMUDB:MODULE_2:b_7\
	\PWM_BUCK:PWMUDB:MODULE_2:b_6\
	\PWM_BUCK:PWMUDB:MODULE_2:b_5\
	\PWM_BUCK:PWMUDB:MODULE_2:b_4\
	\PWM_BUCK:PWMUDB:MODULE_2:b_3\
	\PWM_BUCK:PWMUDB:MODULE_2:b_2\
	\PWM_BUCK:PWMUDB:MODULE_2:b_1\
	\PWM_BUCK:PWMUDB:MODULE_2:b_0\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_295
	Net_39
	Net_36
	\PWM_BUCK:Net_113\
	\PWM_BUCK:Net_107\
	\PWM_BUCK:Net_114\
	Net_379
	\ADC_DelSig_V:Net_7\
	\ADC_DelSig_V:Net_8\
	\Control_Reg_1:clk\
	\Control_Reg_1:rst\
	Net_692
	Net_693
	Net_694
	Net_695
	Net_696
	Net_697
	Net_698
	\UART_1:BUART:reset_sr\
	Net_408
	Net_409
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_405
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\SPIS_1:BSPIS:es2:SPISlave:cnt_enable\
	\SPIS_1:BSPIS:es2:SPISlave:miso_tx_full\
	\SPIS_1:BSPIS:es2:SPISlave:control_7\
	\SPIS_1:BSPIS:es2:SPISlave:control_6\
	\SPIS_1:BSPIS:es2:SPISlave:control_5\
	\SPIS_1:BSPIS:es2:SPISlave:control_4\
	\SPIS_1:BSPIS:es2:SPISlave:control_3\
	\SPIS_1:BSPIS:es2:SPISlave:control_2\
	\SPIS_1:BSPIS:es2:SPISlave:control_1\
	\SPIS_1:BSPIS:es2:SPISlave:control_0\
	\SPIS_1:Net_146\
	Net_378
	Net_642
	\Counter_1:Net_89\
	\Counter_1:Net_95\
	\Counter_1:Net_102\

    Synthesized names
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_31\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_30\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_29\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_28\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_27\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_26\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_25\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_24\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_23\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_22\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_21\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_20\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_19\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_18\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_17\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_16\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_15\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_14\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_13\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_12\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_11\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_10\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_9\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_8\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_7\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_6\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_5\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_4\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_3\
	\PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_2\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 302 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_out\ to one
Aliasing Net_429 to zero
Aliasing \PWM_BUCK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill\ to one
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_cnt_1\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_cnt_0\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cs_addr_2\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:cs_addr_0\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__BUCK_LS_net_0 to one
Aliasing tmpOE__A_HS_net_0 to one
Aliasing tmpOE__A_LS_net_0 to one
Aliasing tmpOE__B_HS_net_0 to one
Aliasing Net_515 to Net_459
Aliasing tmpOE__B_LS_net_0 to one
Aliasing Net_150 to Net_148
Aliasing \ADC_DelSig_V:soc\ to one
Aliasing \ADC_DelSig_V:Net_481\ to zero
Aliasing \ADC_DelSig_V:Net_482\ to zero
Aliasing tmpOE__V_SENSE_net_0 to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to one
Aliasing Net_392 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:reset_reg_dp\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cs_addr_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_0\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:rx_status_0\ to zero
Aliasing tmpOE__BUCK_HS_net_0 to one
Aliasing \Counter_1:Net_82\ to zero
Aliasing \Counter_1:Net_91\ to zero
Aliasing Net_548 to zero
Aliasing Net_683 to one
Aliasing \PWM_BUCK:PWMUDB:tc_reg_i\\D\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:pwm_db_reg\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:pwm_reg_i\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:prevCompare1\\D\ to \PWM_BUCK:PWMUDB:pwm_temp\
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\\D\ to \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load_sync\
Aliasing \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\\D\ to \SPIS_1:BSPIS:es2:SPISlave:rx_status_6\
Removing Rhs of wire \PWM_BUCK:PWMUDB:ctrl_enable\[13] = \PWM_BUCK:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwCapture\[27] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwEnable\[28] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_out\[32] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\R\[34] = zero[16]
Removing Lhs of wire Net_429[35] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\S\[36] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_enable\[37] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\[41] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\[42] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\R\[44] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\S\[45] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill\[48] = one[2]
Removing Rhs of wire \PWM_BUCK:PWMUDB:pwm_db\[50] = \PWM_BUCK:PWMUDB:pwm_i\[51]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_tc\[56] = \PWM_BUCK:PWMUDB:db_cnt_zero\[86]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\[57] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\[58] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\[60] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\[61] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph1_reg_i\[66] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph2_reg_i\[67] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Rhs of wire Net_518[68] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Rhs of wire Net_517[69] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_cnt_load_1\[73] = \PWM_BUCK:PWMUDB:dbcontrol_1\[74]
Removing Rhs of wire \PWM_BUCK:PWMUDB:db_cnt_load_0\[75] = \PWM_BUCK:PWMUDB:dbcontrol_0\[76]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_1\[87] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\[252]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_0\[89] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\[253]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_1\\R\[90] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_1\\S\[91] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_0\\R\[92] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_cnt_0\\S\[93] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\[134] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\[135] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\[136] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\[137] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\[138] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\[139] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\[140] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\[141] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\[142] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\[143] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\[144] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\[145] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\[146] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\[147] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\[148] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\[149] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\[150] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\[151] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\[152] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\[153] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\[154] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\[155] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_1\[156] = \PWM_BUCK:PWMUDB:sDB3:MODIN1_1\[157]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODIN1_1\[157] = \PWM_BUCK:PWMUDB:db_cnt_1\[85]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_0\[158] = \PWM_BUCK:PWMUDB:sDB3:MODIN1_0\[159]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODIN1_0\[159] = \PWM_BUCK:PWMUDB:db_cnt_0\[88]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[291] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[292] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_1\[294] = \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\[578]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_0\[296] = \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\[579]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\R\[297] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\S\[298] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\R\[299] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\S\[300] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:compare1\[302] = \PWM_BUCK:PWMUDB:cmp1_less\[303]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2\[308] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_temp\[309] = \PWM_BUCK:PWMUDB:cmp1\[307]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_i\[312] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_i\[313] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_6\[318] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_0\[319] = \PWM_BUCK:PWMUDB:cmp1_status_reg\[320]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_1\[321] = \PWM_BUCK:PWMUDB:cmp2_status_reg\[322]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_2\[323] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_3\[324] = \PWM_BUCK:PWMUDB:fifo_full\[325]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_4\[326] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status\[330] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\[331] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\[332] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\[333] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\[334] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\R\[335] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\S\[336] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_2\[340] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_1\[341] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_0\[342] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\[460] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\[461] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\[462] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\[463] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\[464] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\[465] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\[466] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\[467] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\[468] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\[469] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\[470] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\[471] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\[472] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\[473] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\[474] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\[475] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\[476] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\[477] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\[478] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\[479] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\[480] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\[481] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_1\[482] = \PWM_BUCK:PWMUDB:MODIN2_1\[483]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN2_1\[483] = \PWM_BUCK:PWMUDB:dith_count_1\[293]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_0\[484] = \PWM_BUCK:PWMUDB:MODIN2_0\[485]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN2_0\[485] = \PWM_BUCK:PWMUDB:dith_count_0\[295]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[617] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[618] = one[2]
Removing Rhs of wire Net_475[628] = cydff_1[630]
Removing Lhs of wire Net_463[629] = cydff_2[627]
Removing Rhs of wire Net_507[631] = cy_tff_1[1276]
Removing Lhs of wire tmpOE__BUCK_LS_net_0[633] = one[2]
Removing Lhs of wire tmpOE__A_HS_net_0[640] = one[2]
Removing Lhs of wire tmpOE__A_LS_net_0[647] = one[2]
Removing Lhs of wire tmpOE__B_HS_net_0[654] = one[2]
Removing Lhs of wire Net_515[655] = Net_459[648]
Removing Lhs of wire tmpOE__B_LS_net_0[661] = one[2]
Removing Lhs of wire Net_150[662] = Net_148[641]
Removing Rhs of wire \ADC_DelSig_V:aclock\[668] = \ADC_DelSig_V:Net_438\[701]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_3\[669] = \ADC_DelSig_V:Net_470_3\[702]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_2\[670] = \ADC_DelSig_V:Net_470_2\[703]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_1\[671] = \ADC_DelSig_V:Net_470_1\[704]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_0\[672] = \ADC_DelSig_V:Net_470_0\[705]
Removing Lhs of wire \ADC_DelSig_V:soc\[673] = one[2]
Removing Lhs of wire \ADC_DelSig_V:Net_481\[676] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_482\[677] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_488\[680] = \ADC_DelSig_V:Net_40\[679]
Removing Lhs of wire tmpOE__V_SENSE_net_0[727] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[733] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[734] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[735] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[736] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[737] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[738] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[739] = one[2]
Removing Rhs of wire Net_687[758] = \Control_Reg_1:control_out_0\[759]
Removing Rhs of wire Net_687[758] = \Control_Reg_1:control_0\[782]
Removing Lhs of wire \UART_1:Net_61\[785] = \UART_1:Net_9\[784]
Removing Lhs of wire Net_392[789] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[790] = zero[16]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[791] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[792] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[793] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[794] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[795] = zero[16]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[796] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[797] = zero[16]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[798] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[858] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[859] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[860] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[862] = \UART_1:BUART:tx_fifo_empty\[823]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[864] = \UART_1:BUART:tx_fifo_notfull\[822]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[923] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[931] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[942]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[933] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[943]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[934] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[959]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[935] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[973]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[936] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[937]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[937] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[938] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[939]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[939] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[945] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[946] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[947] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[948] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[949] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[950] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[951] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[952] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[953] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[954] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[955] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[956] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[961] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[962] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[963] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[964] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[965] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[966] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[967] = \UART_1:BUART:pollcount_1\[929]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[968] = \UART_1:BUART:pollcount_0\[932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[969] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[970] = zero[16]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[977] = zero[16]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[978] = \UART_1:BUART:rx_parity_error_status\[979]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[980] = \UART_1:BUART:rx_stop_bit_error\[981]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[991] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[1040]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[995] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[1062]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[996] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[997] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[998] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[999] = \UART_1:BUART:sRX:MODIN6_6\[1000]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[1000] = \UART_1:BUART:rx_count_6\[918]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[1001] = \UART_1:BUART:sRX:MODIN6_5\[1002]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[1002] = \UART_1:BUART:rx_count_5\[919]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[1003] = \UART_1:BUART:sRX:MODIN6_4\[1004]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[1004] = \UART_1:BUART:rx_count_4\[920]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[1005] = \UART_1:BUART:sRX:MODIN6_3\[1006]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[1006] = \UART_1:BUART:rx_count_3\[921]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[1007] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[1008] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[1009] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[1010] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[1011] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[1012] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[1013] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1014] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1015] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1016] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1017] = \UART_1:BUART:rx_count_6\[918]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1018] = \UART_1:BUART:rx_count_5\[919]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1019] = \UART_1:BUART:rx_count_4\[920]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1020] = \UART_1:BUART:rx_count_3\[921]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[1021] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[1022] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[1023] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[1024] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[1025] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[1026] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[1027] = zero[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[1042] = \UART_1:BUART:rx_postpoll\[877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[1043] = \UART_1:BUART:rx_parity_bit\[994]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1044] = \UART_1:BUART:rx_postpoll\[877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[1045] = \UART_1:BUART:rx_parity_bit\[994]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1046] = \UART_1:BUART:rx_postpoll\[877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1047] = \UART_1:BUART:rx_parity_bit\[994]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1049] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1050] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1048]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1051] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1048]
Removing Lhs of wire tmpOE__Rx_1_net_0[1073] = one[2]
Removing Lhs of wire tmpOE__Tx_1_net_0[1078] = one[2]
Removing Lhs of wire tmpOE__SS_net_0[1084] = one[2]
Removing Lhs of wire tmpOE__SCLK_net_0[1090] = one[2]
Removing Lhs of wire tmpOE__MOSI_net_0[1096] = one[2]
Removing Lhs of wire tmpOE__MISO_net_0[1102] = one[2]
Removing Rhs of wire Net_380[1103] = \SPIS_1:miso_wire\[1139]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp\[1109] = \SPIS_1:Net_75\[1110]
Removing Lhs of wire \SPIS_1:Net_75\[1110] = Net_370[1097]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:counter_clk_src\[1112] = Net_371[1091]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosiclk_src\[1113] = Net_371[1091]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load\[1121] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\[1120]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:ff0_load\[1125] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\[1115]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:ff0_load_fin\[1126] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\[1115]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load_sync\[1127] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\[1123]
Removing Lhs of wire \SPIS_1:Net_81\[1129] = Net_374[1252]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\[1137] = \SPIS_1:BSPIS:es2:SPISlave:miso8\[1138]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\[1142] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_empty\[1143]
Removing Rhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\[1144] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_full\[1145]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:miso_tx_not_full\[1148] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\[1141]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_not_empty\[1149] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\[1147]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp_fin\[1159] = Net_370[1097]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cs_addr_1\[1161] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_1\[1192] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_0\[1193] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_6\[1235] = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\[1122]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_5\[1236] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_4\[1237] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_3\[1238] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_2\[1239] = \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\[1230]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:tx_status_1\[1240] = \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\[1141]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_6\[1244] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\[1232]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_4\[1246] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\[1146]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_3\[1247] = \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\[1147]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_2\[1248] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_1\[1249] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:rx_status_0\[1250] = zero[16]
Removing Lhs of wire tmpOE__BUCK_HS_net_0[1256] = one[2]
Removing Lhs of wire \Counter_1:Net_82\[1262] = zero[16]
Removing Lhs of wire \Counter_1:Net_91\[1263] = zero[16]
Removing Lhs of wire Net_548[1264] = zero[16]
Removing Rhs of wire Net_552[1269] = \Counter_1:Net_48\[1265]
Removing Lhs of wire Net_683[1277] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:tc_reg_i\\D\[1278] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCapture\\D\[1279] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_last\\D\[1280] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\[1283] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\D\[1284] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_db_reg\\D\[1285] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_reg_i\\D\[1292] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_reg_i\\D\[1293] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_reg_i\\D\[1294] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\D\[1295] = \PWM_BUCK:PWMUDB:cmp1_status\[329]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\D\[1296] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\D\[1297] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCompare1\\D\[1298] = \PWM_BUCK:PWMUDB:cmp1\[307]
Removing Lhs of wire cydff_2D[1299] = Net_475[628]
Removing Lhs of wire cydff_1D[1300] = Net_507[631]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1301] = zero[16]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[1306] = \UART_1:BUART:tx_bitclk_enable_pre\[809]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1316] = \UART_1:BUART:rx_bitclk_pre\[912]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1325] = \UART_1:BUART:rx_parity_error_pre\[989]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1326] = zero[16]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\\D\[1330] = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\[1123]
Removing Lhs of wire \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\\D\[1331] = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\[1232]

------------------------------------------------------
Aliased 0 equations, 301 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:cmp1\' (cost = 0):
\PWM_BUCK:PWMUDB:cmp1\ <= (\PWM_BUCK:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_tc\' (cost = 56):
\PWM_BUCK:PWMUDB:db_tc\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \PWM_BUCK:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\ <= (not \PWM_BUCK:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es2:SPISlave:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:pwm_db\' (cost = 6):
\PWM_BUCK:PWMUDB:pwm_db\ <= ((\PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_BUCK:PWMUDB:db_edge_rise\ <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_BUCK:PWMUDB:db_edge_fall\ <= ((not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_BUCK:PWMUDB:db_ph1_run\ <= (\PWM_BUCK:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_BUCK:PWMUDB:db_ph2_run\ <= (\PWM_BUCK:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_run\' (cost = 32):
\PWM_BUCK:PWMUDB:db_run\ <= (\PWM_BUCK:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR \PWM_BUCK:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\' (cost = 12):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\ <= ((\PWM_BUCK:PWMUDB:db_cnt_1\ and \PWM_BUCK:PWMUDB:db_cnt_0\)
	OR (not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_314 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_314 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_314 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_314 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_314 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 90 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:final_capture\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[262] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[271]
Removing Rhs of wire \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[272] = \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[281]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_capture\[343] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[588] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[598] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[608] = zero[16]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[876] = \UART_1:BUART:rx_bitclk\[924]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[975] = zero[16]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[984] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\D\[1281] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1308] = \UART_1:BUART:tx_ctrl_mark_last\[867]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1320] = zero[16]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1321] = zero[16]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1323] = zero[16]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1324] = \UART_1:BUART:rx_markspace_pre\[988]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1329] = \UART_1:BUART:rx_parity_bit\[994]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_314 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_314 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.881ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Friday, 05 December 2014 21:23:49
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 invert.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_685
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_V_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_V:Net_487\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_V_theACLK'. Fanout=1, Signal=\ADC_DelSig_V:Net_40\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_374
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=0, Signal=Net_608
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_406:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es2:SPISlave:misoclk_src\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_406D:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Control_Reg_1:Async:ctrl_reg\:controlcell.control_0
        Effective Clock: BUS_CLK
        Enable Signal: \Control_Reg_1:Async:ctrl_reg\:controlcell.control_0
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BUCK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:CntClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:MISOClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es2:SPISlave:MOSIClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: MISO(0), MOSI(0), SCLK(0), SS(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
    Removed unused cell/equation 'cy_tff_1D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_HS(0)__PA ,
            input => Net_148 ,
            pad => A_HS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_LS(0)__PA ,
            input => Net_459 ,
            pad => A_LS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUCK_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUCK_HS(0)__PA ,
            input => Net_518 ,
            pad => BUCK_HS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUCK_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUCK_LS(0)__PA ,
            input => Net_517 ,
            pad => BUCK_LS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_HS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_HS(0)__PA ,
            input => Net_459 ,
            pad => B_HS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_LS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_LS(0)__PA ,
            input => Net_148 ,
            pad => B_LS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            input => Net_380 ,
            pad => MISO(0)_PAD );

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_370 ,
            pad => MOSI(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_314 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_371 ,
            pad => SCLK(0)_PAD );

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            fb => Net_372 ,
            pad => SS(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_309 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V_SENSE(0)__PA ,
            analog_term => Net_152 ,
            pad => V_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_148, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !Net_475
        );
        Output = Net_148 (fanout=2)

    MacroCell: Name=Net_309, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_309 (fanout=1)

    MacroCell: Name=Net_380, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372 * \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\
        );
        Output = Net_380 (fanout=1)

    MacroCell: Name=Net_459, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_2 * Net_475
        );
        Output = Net_459 (fanout=2)

    MacroCell: Name=Net_475, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_685) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_475 (fanout=3)

    MacroCell: Name=Net_507, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_687)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_507 (fanout=1)

    MacroCell: Name=Net_517, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_517 (fanout=1)

    MacroCell: Name=Net_518, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_518 (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_cnt_load_0\ * !\PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_cnt_load_1\ * !\PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:db_cnt_0\
            + \PWM_BUCK:PWMUDB:db_cnt_1\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_cnt_1\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_314 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_314 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_314 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_314
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_314 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_685) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_475
        );
        Output = cydff_2 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
            z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
            chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\
        PORT MAP (
            clock => Net_371 ,
            cs_addr_2 => Net_372 ,
            cs_addr_0 => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ ,
            so_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000101000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001100000100111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\
        PORT MAP (
            clock => Net_371 ,
            cs_addr_2 => Net_372 ,
            route_si => Net_370 ,
            f0_load => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000010001000001111111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
            status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
            status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            status_0 => \PWM_BUCK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\
        PORT MAP (
            clock => Net_374 ,
            status_6 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ ,
            status_5 => \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ ,
            status_4 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ ,
            status_3 => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\
        PORT MAP (
            clock => Net_374 ,
            status_6 => \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
            status_0 => \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_1\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_2\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_3\
        PORT MAP (
            clock => Net_374 ,
            in => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ ,
            out => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Async:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_687 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
            control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
            control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
            control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
            control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
            control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
            control_0 => \PWM_BUCK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_BUCK:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_BUCK:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_BUCK:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_BUCK:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_BUCK:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_BUCK:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_BUCK:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_BUCK:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:es2:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_371 ,
            reset => Net_372 ,
            enable => \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ ,
            count_6 => \SPIS_1:BSPIS:es2:SPISlave:count_6\ ,
            count_5 => \SPIS_1:BSPIS:es2:SPISlave:count_5\ ,
            count_4 => \SPIS_1:BSPIS:es2:SPISlave:count_4\ ,
            count_3 => \SPIS_1:BSPIS:es2:SPISlave:count_3\ ,
            count_2 => \SPIS_1:BSPIS:es2:SPISlave:count_2\ ,
            count_1 => \SPIS_1:BSPIS:es2:SPISlave:count_1\ ,
            count_0 => \SPIS_1:BSPIS:es2:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_529 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_LUT
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    5 :    3 :    8 :  62.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   23 :   47 :   70 :  32.86%
UDB Macrocells                :   52 :  140 :  192 :  27.08%
UDB Unique Pterms             :   79 :  305 :  384 :  20.57%
UDB Total Pterms              :   92 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
            StatusI Registers :    5 
                   Sync Cells :    3 (in 1 status cell)
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    3 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.163ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(5)][IoId=(1)] : A_HS(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : A_LS(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : BUCK_HS(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : BUCK_LS(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : B_HS(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : B_LS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : V_SENSE(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\
Analog Placement Results:
IO_1@[IOP=(5)][IoId=(1)] : A_HS(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : A_LS(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : BUCK_HS(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : BUCK_LS(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : B_HS(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : B_LS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Tx_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : V_SENSE(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\

Analog Placement phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_V:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_V:Net_690\ {
    common_vssa
  }
  Net: Net_152 {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_2
    p1_2
  }
  Net: \ADC_DelSig_V:Net_580\ {
  }
  Net: \ADC_DelSig_V:Net_573\ {
  }
  Net: AmuxNet::\ADC_DelSig_V:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_152
  agl2_x_dsm_0_vplus                               -> Net_152
  agl2                                             -> Net_152
  agl2_x_agr2                                      -> Net_152
  agr2                                             -> Net_152
  agr2_x_p1_2                                      -> Net_152
  p1_2                                             -> Net_152
  dsm_0_vminus                                     -> \ADC_DelSig_V:Net_520\
  common_vssa                                      -> \ADC_DelSig_V:Net_690\
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC_DelSig_V:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC_DelSig_V:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_V:AMux\ {
     Mouth: \ADC_DelSig_V:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_V:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.554ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.67
                   Pterms :            3.83
               Macrocells :            2.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.128ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 424, final cost is 424 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.17 :       4.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_314 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_314 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_309, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_309 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_1\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_314 * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_314 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_314
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_314 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_314
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:inv_ss\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\
    PORT MAP (
        clock => Net_371 ,
        cs_addr_2 => Net_372 ,
        cs_addr_0 => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ ,
        so_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000101000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001100000100111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_2\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\
    PORT MAP (
        clock => Net_374 ,
        status_6 => \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ ,
        status_0 => \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\
    PORT MAP (
        clock => Net_374 ,
        status_6 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ ,
        status_5 => \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ ,
        status_4 => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ ,
        status_3 => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_380, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_372 * \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\
        );
        Output = Net_380 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_cnt_load_0\ * !\PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_507, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_687)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_507 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
        z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
        chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Control_Reg_1:Async:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_687 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es2:SPISlave:sync_3\
    PORT MAP (
        clock => Net_374 ,
        in => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ ,
        out => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es2:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es2:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es2:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\
    PORT MAP (
        clock => Net_371 ,
        cs_addr_2 => Net_372 ,
        route_si => Net_370 ,
        f0_load => \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000010001000001111111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:es2:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_371 ,
        reset => Net_372 ,
        enable => \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ ,
        count_6 => \SPIS_1:BSPIS:es2:SPISlave:count_6\ ,
        count_5 => \SPIS_1:BSPIS:es2:SPISlave:count_5\ ,
        count_4 => \SPIS_1:BSPIS:es2:SPISlave:count_4\ ,
        count_3 => \SPIS_1:BSPIS:es2:SPISlave:count_3\ ,
        count_2 => \SPIS_1:BSPIS:es2:SPISlave:count_2\ ,
        count_1 => \SPIS_1:BSPIS:es2:SPISlave:count_1\ ,
        count_0 => \SPIS_1:BSPIS:es2:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_517, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_517 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_685) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_475
        );
        Output = cydff_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_475, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_685) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_475 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_148, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !Net_475
        );
        Output = Net_148 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_459, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_2 * Net_475
        );
        Output = Net_459 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
        status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
        status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        status_0 => \PWM_BUCK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_BUCK:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_BUCK:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_BUCK:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_BUCK:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_BUCK:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_BUCK:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_BUCK:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_BUCK:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_518, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_518 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_cnt_load_1\ * !\PWM_BUCK:PWMUDB:db_cnt_1\ * 
              !\PWM_BUCK:PWMUDB:db_cnt_0\
            + \PWM_BUCK:PWMUDB:db_cnt_1\ * \PWM_BUCK:PWMUDB:db_cnt_0\
        );
        Output = \PWM_BUCK:PWMUDB:db_cnt_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
        control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
        control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
        control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
        control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
        control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
        control_0 => \PWM_BUCK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_LUT
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_529 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_314 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_309 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        input => Net_380 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = V_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V_SENSE(0)__PA ,
        analog_term => Net_152 ,
        pad => V_SENSE(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_371 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = A_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_HS(0)__PA ,
        input => Net_148 ,
        pad => A_HS(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_LS(0)__PA ,
        input => Net_459 ,
        pad => A_LS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_HS(0)__PA ,
        input => Net_459 ,
        pad => B_HS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = B_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_LS(0)__PA ,
        input => Net_148 ,
        pad => B_LS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUCK_HS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUCK_HS(0)__PA ,
        input => Net_518 ,
        pad => BUCK_HS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BUCK_LS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUCK_LS(0)__PA ,
        input => Net_517 ,
        pad => BUCK_LS(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_370 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        fb => Net_372 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_685 ,
            dclk_0 => Net_685_local ,
            dclk_glb_1 => \ADC_DelSig_V:Net_487\ ,
            dclk_1 => \ADC_DelSig_V:Net_487_local\ ,
            aclk_glb_0 => \ADC_DelSig_V:Net_40\ ,
            aclk_0 => \ADC_DelSig_V:Net_40_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_V:Net_40_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_V:Net_40_adig_local\ ,
            dclk_glb_2 => Net_374 ,
            dclk_2 => Net_374_local ,
            dclk_glb_3 => Net_608 ,
            dclk_3 => Net_608_local ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_V:DSM2\
        PORT MAP (
            aclock => \ADC_DelSig_V:Net_40\ ,
            vplus => Net_152 ,
            vminus => \ADC_DelSig_V:Net_520\ ,
            reset_dec => \ADC_DelSig_V:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_V:Net_487_local\ ,
            ext_pin_1 => \ADC_DelSig_V:Net_580\ ,
            ext_pin_2 => \ADC_DelSig_V:Net_573\ ,
            dec_clock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_V:Net_5_7\ ,
            dout_udb_6 => \ADC_DelSig_V:Net_5_6\ ,
            dout_udb_5 => \ADC_DelSig_V:Net_5_5\ ,
            dout_udb_4 => \ADC_DelSig_V:Net_5_4\ ,
            dout_udb_3 => \ADC_DelSig_V:Net_5_3\ ,
            dout_udb_2 => \ADC_DelSig_V:Net_5_2\ ,
            dout_udb_1 => \ADC_DelSig_V:Net_5_1\ ,
            dout_udb_0 => \ADC_DelSig_V:Net_5_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 9
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_V:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_V:mod_reset\ ,
            interrupt => Net_529 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_1:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            tc => Net_552 ,
            cmp => \Counter_1:Net_47\ ,
            irq => \Counter_1:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_V:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig_V:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_V:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_V:Net_690\ ,
            muxin_0 => \ADC_DelSig_V:Net_690\ ,
            vout => \ADC_DelSig_V:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_314)
     |   1 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_309)
     |   5 |       |      NONE |         CMOS_OUT |                 MISO(0) | In(Net_380)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |              V_SENSE(0) | Analog(Net_152)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   4 |   2 |       |      NONE |     HI_Z_DIGITAL |                 SCLK(0) | FB(Net_371)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   5 |   1 |     * |      NONE |         CMOS_OUT |                 A_HS(0) | In(Net_148)
     |   2 |     * |      NONE |         CMOS_OUT |                 A_LS(0) | In(Net_459)
     |   3 |     * |      NONE |         CMOS_OUT |                 B_HS(0) | In(Net_459)
     |   4 |     * |      NONE |         CMOS_OUT |                 B_LS(0) | In(Net_148)
     |   5 |     * |      NONE |         CMOS_OUT |              BUCK_HS(0) | In(Net_518)
     |   6 |     * |      NONE |         CMOS_OUT |              BUCK_LS(0) | In(Net_517)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   6 |   3 |       |      NONE |     HI_Z_DIGITAL |                 MOSI(0) | FB(Net_370)
-----+-----+-------+-----------+------------------+-------------------------+----------------
  15 |   5 |       |      NONE |     HI_Z_DIGITAL |                   SS(0) | FB(Net_372)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 2s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: invert_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( SCLK(0)/fb ). (File=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert_timing.html)
Timing report is in invert_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.735ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.594ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.633ms
API generation phase: Elapsed time ==> 1s.516ms
Dependency generation phase: Elapsed time ==> 0s.039ms
Cleanup phase: Elapsed time ==> 0s.002ms
