#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Sep  5 05:12:35 2025
# Process ID: 3129
# Log file: /home/ise/Xilinx_project/adder_4bit/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Xilinx_project/adder_4bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3050 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Xilinx_project/adder_4bit/pa.fromNetlist.tcl
# create_project -name adder_4bit -dir "/home/ise/Xilinx_project/adder_4bit/planAhead_run_1" -part xc6slx9ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/Xilinx_project/adder_4bit/adder_4bit.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/Xilinx_project/adder_4bit} }
# set_property target_constrs_file "adder_4bit.ucf" [current_fileset -constrset]
Adding file '/home/ise/Xilinx_project/adder_4bit/adder_4bit.ucf' to fileset 'constrs_1'
# add_files [list {adder_4bit.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design adder_4bit.ngc ...
WARNING:NetListWriters:298 - No output is written to adder_4bit.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd_temp_sum_Madd_lut<3 : 0> on block
   adder_4bit is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file adder_4bit.edif ...
ngc2edif: Total memory usage is 103948 kilobytes

Parsing EDIF File [./planAhead_run_1/adder_4bit.data/cache/adder_4bit_ngc_f50b7397.edif]
Finished Parsing EDIF File [./planAhead_run_1/adder_4bit.data/cache/adder_4bit_ngc_f50b7397.edif]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/Xilinx_project/adder_4bit/adder_4bit.ucf]
Finished Parsing UCF File [/home/ise/Xilinx_project/adder_4bit/adder_4bit.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e1743994
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.574 ; gain = 139.609
startgroup
set_property package_pin C7 [get_ports {led_sum[0]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {led_sum[1]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {led_sum[2]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {led_sum[3]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {led_sum[4]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {led_sum[5]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {led_sum[6]}]
endgroup
startgroup
set_property package_pin C6 [get_ports led_cout]
endgroup
set_property package_pin "" [get_ports [list  Cin]]
startgroup
set_property package_pin A4 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin A5 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin C8 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin B10 [get_ports Cin]
endgroup
save_constraints
report_drc -name drc_1
reset_drc -name drc_1
startgroup
set_property package_pin P4 [get_ports led_cout]
endgroup
save_constraints
