$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module test $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % d $end
  $var wire 1 & q $end
  $var wire 1 ' qb $end
  $scope module DFF $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % d $end
   $var wire 1 & q $end
   $var wire 1 ' qb $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 ( i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
1'
b00000000000000000000000000000000 (
#1
0$
1%
#2
1#
1&
0'
#3
0#
#4
1#
b00000000000000000000000000000001 (
#5
0#
b00000000000000000000000000000010 (
#6
1#
b00000000000000000000000000000011 (
#7
0#
b00000000000000000000000000000100 (
#8
1#
b00000000000000000000000000000101 (
#9
0#
b00000000000000000000000000000110 (
#10
1#
b00000000000000000000000000000111 (
#11
0#
b00000000000000000000000000001000 (
#12
1#
b00000000000000000000000000001001 (
#13
b00000000000000000000000000001010 (
