   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_rtc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	RTC_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	RTC_DeInit:
  24              	.LFB110:
  25              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @file    stm32f4xx_rtc.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          functionalities of the Real-Time Clock (RTC) peripheral:
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Initialization
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Calendar (Time and Date) configuration
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Alarms (Alarm A and Alarm B) configuration
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - WakeUp Timer configuration
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Daylight Saving configuration
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Output pin Configuration
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Coarse digital Calibration configuration
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Smooth digital Calibration configuration
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - TimeStamp configuration
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Tampers configuration
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Backup Data Registers configuration
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Shift control synchronisation    
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - RTC Tamper and TimeStamp Pins Selection and Output Type Config configuration
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           - Interrupts and flags management
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *  @verbatim
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                               Backup Domain Operating Condition
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          The real-time clock (RTC), the RTC backup registers, and the backup 
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          SRAM (BKP SRAM) can be powered from the VBAT voltage when the main 
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          VDD supply is powered off.
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          To retain the content of the RTC backup registers, backup SRAM, 
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          and supply the RTC when VDD is turned off, VBAT pin can be connected 
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          to an optional standby voltage supplied by a battery or by another 
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          source.
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          To allow the RTC to operate even when the main digital supply (VDD) 
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          is turned off, the VBAT pin powers the following blocks:
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            1 - The RTC
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            2 - The LSE oscillator
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            3 - The backup SRAM when the low power backup regulator is enabled
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            4 - PC13 to PC15 I/Os, plus PI8 I/O (when available)
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          When the backup domain is supplied by VDD (analog switch connected 
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          to VDD), the following functions are available:
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            1 - PC14 and PC15 can be used as either GPIO or LSE pins
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            2 - PC13 can be used as a GPIO or as the RTC_AF1 pin
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            3 - PI8 can be used as a GPIO or as the RTC_AF2 pin
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          When the backup domain is supplied by VBAT (analog switch connected 
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          to VBAT because VDD is not present), the following functions are available:
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            1 - PC14 and PC15 can be used as LSE pins only
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            2 - PC13 can be used as the RTC_AF1 pin 
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            3 - PI8 can be used as the RTC_AF2 pin
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    Backup Domain Reset
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          The backup domain reset sets all RTC registers and the RCC_BDCR 
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          register to their reset values. The BKPSRAM is not affected by this
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          reset. The only way of resetting the BKPSRAM is through the Flash 
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          interface by requesting a protection level change from 1 to 0.
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          A backup domain reset is generated when one of the following events
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          occurs:
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            1 - Software reset, triggered by setting the BDRST bit in the 
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                RCC Backup domain control register (RCC_BDCR). You can use the
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                RCC_BackupResetCmd().
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            2 - VDD or VBAT power on, if both supplies have previously been
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                powered off.
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                   Backup Domain Access
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          After reset, the backup domain (RTC registers, RTC backup data 
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          registers and backup SRAM) is protected against possible unwanted 
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          write accesses. 
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          To enable access to the RTC Domain and RTC registers, proceed as follows:
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the Power Controller (PWR) APB1 interface clock using the
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RCC_APB1PeriphClockCmd() function.
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable access to RTC domain using the PWR_BackupAccessCmd() function.
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Select the RTC clock source using the RCC_RTCCLKConfig() function.
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable RTC Clock using the RCC_RTCCLKCmd() function.
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                   RTC Driver: how to use it
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the RTC domain access (see description in the section above)
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC Prescaler (Asynchronous and Synchronous) and
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC hour format using the RTC_Init() function.
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Time and Date configuration
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===========================
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To configure the RTC Calendar (Time and Date) use the RTC_SetTime()
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              and RTC_SetDate() functions.
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC Calendar, use the RTC_GetTime() and RTC_GetDate()
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              functions.
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Use the RTC_DayLightSavingConfig() function to add or sub one
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              hour to the RTC Calendar.    
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Alarm configuration
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To configure the RTC Alarm use the RTC_SetAlarm() function.
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the selected RTC Alarm using the RTC_AlarmCmd() function
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC Alarm, use the RTC_GetAlarm() function.
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC alarm SubSecond, use the RTC_GetAlarmSubSecond() function.
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          RTC Wakeup configuration
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ========================
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC Wakeup Clock source use the RTC_WakeUpClockConfig()
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC WakeUp Counter using the RTC_SetWakeUpCounter() 
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function  
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the RTC WakeUp using the RTC_WakeUpCmd() function  
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC WakeUp Counter register, use the RTC_GetWakeUpCounter() 
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Outputs configuration
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          =====================
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          The RTC has 2 different outputs:
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFO_ALARM: this output is used to manage the RTC Alarm A, Alarm B
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              and WaKeUp signals.          
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              To output the selected RTC signal on RTC_AF1 pin, use the 
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_OutputConfig() function.                
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFO_CALIB: this output is 512Hz signal or 1Hz .  
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              To output the RTC Clock on RTC_AF1 pin, use the RTC_CalibOutputCmd()
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Smooth digital Calibration configuration
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          =================================    
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC Original Digital Calibration Value and the corresponding
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              calibration cycle period (32s,16s and 8s) using the RTC_SmoothCalibConfig() 
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Coarse digital Calibration configuration
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          =================================
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC Coarse Calibration Value and the corresponding
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              sign using the RTC_CoarseCalibConfig() function.
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the RTC Coarse Calibration using the RTC_CoarseCalibCmd() 
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function  
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          TimeStamp configuration
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          =======================
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC_AF1 trigger and enables the RTC TimeStamp 
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              using the RTC_TimeStampCmd() function.
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC TimeStamp Time and Date register, use the 
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_GetTimeStamp() function.
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC TimeStamp SubSecond register, use the 
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_GetTimeStampSubSecond() function.
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - The TAMPER1 alternate function can be mapped either to RTC_AF1(PC13)
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              or RTC_AF2 (PI8) depending on the value of TAMP1INSEL bit in 
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_TAFCR register. You can use the  RTC_TamperPinSelection()
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function to select the corresponding pin.     
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Tamper configuration
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ====================
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the RTC Tamper using the RTC_TamperCmd() function.
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *             - Configure the Tamper filter count using RTC_TamperFilterConfig()
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function. 
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the RTC Tamper trigger Edge or Level according to the Tamper 
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              filter (if equal to 0 Edge else Level) value using the RTC_TamperConfig() function
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the Tamper sampling frequency using RTC_TamperSamplingFreqConfig()
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Configure the Tamper precharge or discharge duration using 
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_TamperPinsPrechargeDuration() function.
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the Tamper Pull-UP using RTC_TamperPullUpDisableCmd() function.
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - Enable the Time stamp on Tamper detection event using  
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_TSOnTamperDetecCmd() function.
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - The TIMESTAMP alternate function can be mapped to either RTC_AF1 
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              or RTC_AF2 depending on the value of the TSINSEL bit in the 
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              RTC_TAFCR register. You can use the  RTC_TimeStampPinSelection()
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function to select the corresponding pin. 
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          Backup Data Registers configuration
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To write to the RTC Backup Data registers, use the RTC_WriteBackupRegister()
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.  
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - To read the RTC Backup Data registers, use the RTC_ReadBackupRegister()
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *              function.
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * 
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                  RTC and low power modes
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           The MCU can be woken up from a low power mode by an RTC alternate 
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           function.
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           The RTC alternate functions are the RTC alarms (Alarm A and Alarm B), 
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           RTC wakeup, RTC tamper event detection and RTC time stamp event detection.
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           These RTC alternate functions can wake up the system from the Stop 
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           and Standby lowpower modes.
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           The system can also wake up from low power modes without depending 
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           on an external interrupt (Auto-wakeup mode), by using the RTC alarm 
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           or the RTC wakeup events.
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           The RTC provides a programmable time base for waking up from the 
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           Stop or Standby mode at regular intervals.
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           Wakeup from STOP and Standby modes is possible only when the RTC 
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           clock source is LSE or LSI.
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                            Selection of RTC_AF1 alternate functions
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          The RTC_AF1 pin (PC13) can be used for the following purposes:
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFO_ALARM output
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFO_CALIB output
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFI_TAMPER
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFI_TIMESTAMP
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * +----------------------------------------------------------------------------------------------
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |     Pin         |AFO_ALARM |AFO_CALIB |AFI_TAMPER |AFI_TIMESTAMP | TAMP1INSEL |   TSINSEL    
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  configuration  | ENABLED  | ENABLED  |  ENABLED  |   ENABLED    |TAMPER1 pin |TIMESTAMP pin 
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  and function   |          |          |           |              | selection  |  selection   
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   Alarm out     |          |          |           |              |    Don't   |     Don't    
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   output OD     |     1    |Don't care|Don't care | Don't care   |    care    |     care     
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   Alarm out     |          |          |           |              |    Don't   |     Don't    
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   output PP     |     1    |Don't care|Don't care | Don't care   |    care    |     care     
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * | Calibration out |          |          |           |              |    Don't   |     Don't    
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   output PP     |     0    |    1     |Don't care | Don't care   |    care    |     care     
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TAMPER input   |          |          |           |              |            |     Don't    
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   floating      |     0    |    0     |     1     |      0       |      0     |     care     
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TIMESTAMP and  |          |          |           |              |            |              
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TAMPER input   |     0    |    0     |     1     |      1       |      0     |      0       
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   floating      |          |          |           |              |            |              
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * | TIMESTAMP input |          |          |           |              |    Don't   |              
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |    floating     |     0    |    0     |     0     |      1       |    care    |      0       
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|----------|----------|-----------|--------------|------------|--------------
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  Standard GPIO  |     0    |    0     |     0     |      0       | Don't care |  Don't care  
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * +----------------------------------------------------------------------------------------------
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                            Selection of RTC_AF2 alternate functions
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          ===================================================================
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          The RTC_AF2 pin (PI8) can be used for the following purposes:
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFI_TAMPER
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            - AFI_TIMESTAMP
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * +---------------------------------------------------------------------------------------+
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |     Pin         |AFI_TAMPER |AFI_TIMESTAMP | TAMP1INSEL |   TSINSEL    |ALARMOUTTYPE  |
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  configuration  |  ENABLED  |   ENABLED    |TAMPER1 pin |TIMESTAMP pin |  AFO_ALARM   |
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  and function   |           |              | selection  |  selection   |Configuration |
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|-----------|--------------|------------|--------------|--------------|
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TAMPER input   |           |              |            |     Don't    |              |
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   floating      |     1     |      0       |      1     |     care     |  Don't care  |
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|-----------|--------------|------------|--------------|--------------|
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TIMESTAMP and  |           |              |            |              |              |
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  TAMPER input   |     1     |      1       |      1     |      1       |  Don't care  |
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |   floating      |           |              |            |              |              |
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|-----------|--------------|------------|--------------|--------------|
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * | TIMESTAMP input |           |              |    Don't   |              |              |
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |    floating     |     0     |      1       |    care    |      1       |  Don't care  |
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |-----------------|-----------|--------------|------------|--------------|--------------|
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * |  Standard GPIO  |     0     |      0       | Don't care |  Don't care  |  Don't care  |
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * +---------------------------------------------------------------------------------------+
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * 
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *  @endverbatim
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ******************************************************************************
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @attention
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ******************************************************************************
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */ 
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Includes ------------------------------------------------------------------*/
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #include "stm32f4xx_rtc.h"
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #include "stm32f4xx_rcc.h"
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC 
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief RTC driver modules
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private typedef -----------------------------------------------------------*/
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private define ------------------------------------------------------------*/
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Masks Definition */
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RTC_TR_RESERVED_MASK    ((uint32_t)0x007F7F7F)
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RTC_DR_RESERVED_MASK    ((uint32_t)0x00FFFF3F) 
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RTC_INIT_MASK           ((uint32_t)0xFFFFFFFF)  
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RTC_RSF_MASK            ((uint32_t)0xFFFFFF5F)
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RTC_FLAGS_MASK          ((uint32_t)(RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_WUTF | \
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | RTC_FLAG_INITF | \
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_RSF | RTC_FLAG_INITS | RTC_FLAG_WUTWF | \
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_ALRBWF | RTC_FLAG_ALRAWF | RTC_FLAG_TAMP1F ))
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define INITMODE_TIMEOUT         ((uint32_t) 0x00010000)
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define SYNCHRO_TIMEOUT          ((uint32_t) 0x00020000)
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define RECALPF_TIMEOUT          ((uint32_t) 0x00020000)
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** #define SHPF_TIMEOUT             ((uint32_t) 0x00001000)
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private macro -------------------------------------------------------------*/
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private variables ---------------------------------------------------------*/
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private function prototypes -----------------------------------------------*/
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** static uint8_t RTC_ByteToBcd2(uint8_t Value);
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** static uint8_t RTC_Bcd2ToByte(uint8_t Value);
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /* Private functions ---------------------------------------------------------*/
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Private_Functions
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */ 
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group1 Initialization and Configuration functions
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Initialization and Configuration functions 
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                  Initialization and Configuration functions
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to initialize and configure the RTC
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   Prescaler (Synchronous and Asynchronous), RTC Hour format, disable RTC registers
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   Write protection, enter and exit the RTC initialization mode, RTC registers
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   synchronization check and reference clock detection enable.
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   1. The RTC Prescaler is programmed to generate the RTC 1Hz time base. It is
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      split into 2 programmable prescalers to minimize power consumption.
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      - A 7-bit asynchronous prescaler and A 13-bit synchronous prescaler.
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      - When both prescalers are used, it is recommended to configure the asynchronous
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****        prescaler to a high value to minimize consumption.
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   2. All RTC registers are Write protected. Writing to the RTC registers
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      is enabled by writing a key into the Write Protection register, RTC_WPR.
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   3. To Configure the RTC Calendar, user application should enter initialization
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      mode. In this mode, the calendar counter is stopped and its value can be 
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      updated. When the initialization sequence is complete, the calendar restarts 
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      counting after 4 RTCCLK cycles.
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   4. To read the calendar through the shadow registers after Calendar initialization,
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      calendar update or after wakeup from low power modes the software must first 
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      clear the RSF flag. The software must then wait until it is set again before 
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      reading the calendar, which means that the calendar registers have been 
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      correctly copied into the RTC_TR and RTC_DR shadow registers.
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      The RTC_WaitForSynchro() function implements the above software sequence 
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      (RSF clear and RSF check).
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Deinitializes the RTC registers to their default reset values.
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   This function doesn't reset the RTC Clock source and RTC Backup Data
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         registers.       
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are deinitialized
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not deinitialized
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_DeInit(void)
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
  26              		.loc 1 368 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 14, -4
  34              		.cfi_offset 7, -8
  35 0002 84B0     		sub	sp, sp, #16
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
  41              		.loc 1 369 0
  42 0006 4FF00003 		mov	r3, #0
  43 000a 7B60     		str	r3, [r7, #4]
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
  44              		.loc 1 370 0
  45 000c 4FF00003 		mov	r3, #0
  46 0010 BB60     		str	r3, [r7, #8]
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
  47              		.loc 1 371 0
  48 0012 4FF00003 		mov	r3, #0
  49 0016 FB73     		strb	r3, [r7, #15]
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
  50              		.loc 1 374 0
  51 0018 4FF42053 		mov	r3, #10240
  52 001c C4F20003 		movt	r3, 16384
  53 0020 4FF0CA02 		mov	r2, #202
  54 0024 5A62     		str	r2, [r3, #36]
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
  55              		.loc 1 375 0
  56 0026 4FF42053 		mov	r3, #10240
  57 002a C4F20003 		movt	r3, 16384
  58 002e 4FF05302 		mov	r2, #83
  59 0032 5A62     		str	r2, [r3, #36]
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
  60              		.loc 1 378 0
  61 0034 FFF7FEFF 		bl	RTC_EnterInitMode
  62 0038 0346     		mov	r3, r0
  63 003a 002B     		cmp	r3, #0
  64 003c 03D1     		bne	.L2
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
  65              		.loc 1 380 0
  66 003e 4FF00003 		mov	r3, #0
  67 0042 FB73     		strb	r3, [r7, #15]
  68 0044 84E0     		b	.L3
  69              	.L2:
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Reset TR, DR and CR registers */
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TR = (uint32_t)0x00000000;
  70              		.loc 1 385 0
  71 0046 4FF42053 		mov	r3, #10240
  72 004a C4F20003 		movt	r3, 16384
  73 004e 4FF00002 		mov	r2, #0
  74 0052 1A60     		str	r2, [r3, #0]
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)0x00002101;
  75              		.loc 1 386 0
  76 0054 4FF42053 		mov	r3, #10240
  77 0058 C4F20003 		movt	r3, 16384
  78 005c 42F20112 		movw	r2, #8449
  79 0060 5A60     		str	r2, [r3, #4]
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Reset All CR bits except CR[2:0] */
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)0x00000007;
  80              		.loc 1 388 0
  81 0062 4FF42053 		mov	r3, #10240
  82 0066 C4F20003 		movt	r3, 16384
  83 006a 4FF42052 		mov	r2, #10240
  84 006e C4F20002 		movt	r2, 16384
  85 0072 9268     		ldr	r2, [r2, #8]
  86 0074 02F00702 		and	r2, r2, #7
  87 0078 9A60     		str	r2, [r3, #8]
  88              	.L5:
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     do
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
  89              		.loc 1 393 0 discriminator 1
  90 007a 4FF42053 		mov	r3, #10240
  91 007e C4F20003 		movt	r3, 16384
  92 0082 DB68     		ldr	r3, [r3, #12]
  93 0084 03F00403 		and	r3, r3, #4
  94 0088 BB60     		str	r3, [r7, #8]
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       wutcounter++;  
  95              		.loc 1 394 0 discriminator 1
  96 008a 7B68     		ldr	r3, [r7, #4]
  97 008c 03F10103 		add	r3, r3, #1
  98 0090 7B60     		str	r3, [r7, #4]
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
  99              		.loc 1 395 0 discriminator 1
 100 0092 7B68     		ldr	r3, [r7, #4]
 101 0094 B3F5803F 		cmp	r3, #65536
 102 0098 02D0     		beq	.L4
 103 009a BB68     		ldr	r3, [r7, #8]
 104 009c 002B     		cmp	r3, #0
 105 009e ECD0     		beq	.L5
 106              	.L4:
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 107              		.loc 1 397 0
 108 00a0 4FF42053 		mov	r3, #10240
 109 00a4 C4F20003 		movt	r3, 16384
 110 00a8 DB68     		ldr	r3, [r3, #12]
 111 00aa 03F00403 		and	r3, r3, #4
 112 00ae 002B     		cmp	r3, #0
 113 00b0 03D1     		bne	.L6
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 114              		.loc 1 399 0
 115 00b2 4FF00003 		mov	r3, #0
 116 00b6 FB73     		strb	r3, [r7, #15]
 117 00b8 4AE0     		b	.L3
 118              	.L6:
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Reset all RTC CR register bits */
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CR &= (uint32_t)0x00000000;
 119              		.loc 1 404 0
 120 00ba 4FF42053 		mov	r3, #10240
 121 00be C4F20003 		movt	r3, 16384
 122 00c2 9B68     		ldr	r3, [r3, #8]
 123 00c4 4FF42053 		mov	r3, #10240
 124 00c8 C4F20003 		movt	r3, 16384
 125 00cc 4FF00002 		mov	r2, #0
 126 00d0 9A60     		str	r2, [r3, #8]
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->WUTR = (uint32_t)0x0000FFFF;
 127              		.loc 1 405 0
 128 00d2 4FF42053 		mov	r3, #10240
 129 00d6 C4F20003 		movt	r3, 16384
 130 00da 4FF6FF72 		movw	r2, #65535
 131 00de 5A61     		str	r2, [r3, #20]
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->PRER = (uint32_t)0x007F00FF;
 132              		.loc 1 406 0
 133 00e0 4FF42053 		mov	r3, #10240
 134 00e4 C4F20003 		movt	r3, 16384
 135 00e8 4FF0FF02 		mov	r2, #255
 136 00ec C0F27F02 		movt	r2, 127
 137 00f0 1A61     		str	r2, [r3, #16]
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CALIBR = (uint32_t)0x00000000;
 138              		.loc 1 407 0
 139 00f2 4FF42053 		mov	r3, #10240
 140 00f6 C4F20003 		movt	r3, 16384
 141 00fa 4FF00002 		mov	r2, #0
 142 00fe 9A61     		str	r2, [r3, #24]
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->ALRMAR = (uint32_t)0x00000000;        
 143              		.loc 1 408 0
 144 0100 4FF42053 		mov	r3, #10240
 145 0104 C4F20003 		movt	r3, 16384
 146 0108 4FF00002 		mov	r2, #0
 147 010c DA61     		str	r2, [r3, #28]
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->ALRMBR = (uint32_t)0x00000000;
 148              		.loc 1 409 0
 149 010e 4FF42053 		mov	r3, #10240
 150 0112 C4F20003 		movt	r3, 16384
 151 0116 4FF00002 		mov	r2, #0
 152 011a 1A62     		str	r2, [r3, #32]
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Reset ISR register and exit initialization mode */
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->ISR = (uint32_t)0x00000000;
 153              		.loc 1 412 0
 154 011c 4FF42053 		mov	r3, #10240
 155 0120 C4F20003 		movt	r3, 16384
 156 0124 4FF00002 		mov	r2, #0
 157 0128 DA60     		str	r2, [r3, #12]
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Reset Tamper and alternate functions configuration register */
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->TAFCR = 0x00000000;
 158              		.loc 1 415 0
 159 012a 4FF42053 		mov	r3, #10240
 160 012e C4F20003 		movt	r3, 16384
 161 0132 4FF00002 		mov	r2, #0
 162 0136 1A64     		str	r2, [r3, #64]
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       if(RTC_WaitForSynchro() == ERROR)
 163              		.loc 1 417 0
 164 0138 FFF7FEFF 		bl	RTC_WaitForSynchro
 165 013c 0346     		mov	r3, r0
 166 013e 002B     		cmp	r3, #0
 167 0140 03D1     		bne	.L7
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       {
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****         status = ERROR;
 168              		.loc 1 419 0
 169 0142 4FF00003 		mov	r3, #0
 170 0146 FB73     		strb	r3, [r7, #15]
 171 0148 02E0     		b	.L3
 172              	.L7:
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       }
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       else
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       {
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****         status = SUCCESS;      
 173              		.loc 1 423 0
 174 014a 4FF00103 		mov	r3, #1
 175 014e FB73     		strb	r3, [r7, #15]
 176              	.L3:
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       }
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;  
 177              		.loc 1 429 0
 178 0150 4FF42053 		mov	r3, #10240
 179 0154 C4F20003 		movt	r3, 16384
 180 0158 4FF0FF02 		mov	r2, #255
 181 015c 5A62     		str	r2, [r3, #36]
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 182              		.loc 1 431 0
 183 015e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 184              		.loc 1 432 0
 185 0160 1846     		mov	r0, r3
 186 0162 07F11007 		add	r7, r7, #16
 187 0166 BD46     		mov	sp, r7
 188 0168 80BD     		pop	{r7, pc}
 189              		.cfi_endproc
 190              	.LFE110:
 192 016a 00BF     		.align	2
 193              		.global	RTC_Init
 194              		.thumb
 195              		.thumb_func
 197              	RTC_Init:
 198              	.LFB111:
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Initializes the RTC registers according to the specified parameters 
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         in RTC_InitStruct.
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_InitStruct: pointer to a RTC_InitTypeDef structure that contains 
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         the configuration information for the RTC peripheral.
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The RTC Prescaler register is write protected and can be written in 
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         initialization mode only.  
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are initialized
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not initialized  
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 199              		.loc 1 446 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 16
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203 016c 80B5     		push	{r7, lr}
 204              	.LCFI3:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 14, -4
 207              		.cfi_offset 7, -8
 208 016e 84B0     		sub	sp, sp, #16
 209              	.LCFI4:
 210              		.cfi_def_cfa_offset 24
 211 0170 00AF     		add	r7, sp, #0
 212              	.LCFI5:
 213              		.cfi_def_cfa_register 7
 214 0172 7860     		str	r0, [r7, #4]
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 215              		.loc 1 447 0
 216 0174 4FF00003 		mov	r3, #0
 217 0178 FB73     		strb	r3, [r7, #15]
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 218              		.loc 1 455 0
 219 017a 4FF42053 		mov	r3, #10240
 220 017e C4F20003 		movt	r3, 16384
 221 0182 4FF0CA02 		mov	r2, #202
 222 0186 5A62     		str	r2, [r3, #36]
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 223              		.loc 1 456 0
 224 0188 4FF42053 		mov	r3, #10240
 225 018c C4F20003 		movt	r3, 16384
 226 0190 4FF05302 		mov	r2, #83
 227 0194 5A62     		str	r2, [r3, #36]
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 228              		.loc 1 459 0
 229 0196 FFF7FEFF 		bl	RTC_EnterInitMode
 230 019a 0346     		mov	r3, r0
 231 019c 002B     		cmp	r3, #0
 232 019e 03D1     		bne	.L9
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 233              		.loc 1 461 0
 234 01a0 4FF00003 		mov	r3, #0
 235 01a4 FB73     		strb	r3, [r7, #15]
 236 01a6 35E0     		b	.L10
 237              	.L9:
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Clear RTC CR FMT Bit */
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 238              		.loc 1 466 0
 239 01a8 4FF42053 		mov	r3, #10240
 240 01ac C4F20003 		movt	r3, 16384
 241 01b0 4FF42052 		mov	r2, #10240
 242 01b4 C4F20002 		movt	r2, 16384
 243 01b8 9268     		ldr	r2, [r2, #8]
 244 01ba 22F04002 		bic	r2, r2, #64
 245 01be 9A60     		str	r2, [r3, #8]
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set RTC_CR register */
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 246              		.loc 1 468 0
 247 01c0 4FF42053 		mov	r3, #10240
 248 01c4 C4F20003 		movt	r3, 16384
 249 01c8 4FF42052 		mov	r2, #10240
 250 01cc C4F20002 		movt	r2, 16384
 251 01d0 9268     		ldr	r2, [r2, #8]
 252 01d2 1146     		mov	r1, r2
 253 01d4 7A68     		ldr	r2, [r7, #4]
 254 01d6 1268     		ldr	r2, [r2, #0]
 255 01d8 0A43     		orrs	r2, r2, r1
 256 01da 9A60     		str	r2, [r3, #8]
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the RTC PRER */
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 257              		.loc 1 471 0
 258 01dc 4FF42053 		mov	r3, #10240
 259 01e0 C4F20003 		movt	r3, 16384
 260 01e4 7A68     		ldr	r2, [r7, #4]
 261 01e6 9268     		ldr	r2, [r2, #8]
 262 01e8 1A61     		str	r2, [r3, #16]
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 263              		.loc 1 472 0
 264 01ea 4FF42053 		mov	r3, #10240
 265 01ee C4F20003 		movt	r3, 16384
 266 01f2 4FF42052 		mov	r2, #10240
 267 01f6 C4F20002 		movt	r2, 16384
 268 01fa 1269     		ldr	r2, [r2, #16]
 269 01fc 1146     		mov	r1, r2
 270 01fe 7A68     		ldr	r2, [r7, #4]
 271 0200 5268     		ldr	r2, [r2, #4]
 272 0202 4FEA0242 		lsl	r2, r2, #16
 273 0206 0A43     		orrs	r2, r2, r1
 274 0208 1A61     		str	r2, [r3, #16]
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 275              		.loc 1 475 0
 276 020a FFF7FEFF 		bl	RTC_ExitInitMode
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 277              		.loc 1 477 0
 278 020e 4FF00103 		mov	r3, #1
 279 0212 FB73     		strb	r3, [r7, #15]
 280              	.L10:
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 281              		.loc 1 480 0
 282 0214 4FF42053 		mov	r3, #10240
 283 0218 C4F20003 		movt	r3, 16384
 284 021c 4FF0FF02 		mov	r2, #255
 285 0220 5A62     		str	r2, [r3, #36]
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 286              		.loc 1 482 0
 287 0222 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 288              		.loc 1 483 0
 289 0224 1846     		mov	r0, r3
 290 0226 07F11007 		add	r7, r7, #16
 291 022a BD46     		mov	sp, r7
 292 022c 80BD     		pop	{r7, pc}
 293              		.cfi_endproc
 294              	.LFE111:
 296 022e 00BF     		.align	2
 297              		.global	RTC_StructInit
 298              		.thumb
 299              		.thumb_func
 301              	RTC_StructInit:
 302              	.LFB112:
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_InitStruct member with its default value.
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_InitStruct: pointer to a RTC_InitTypeDef structure which will be 
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         initialized.
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 303              		.loc 1 492 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 8
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0230 80B4     		push	{r7}
 309              	.LCFI6:
 310              		.cfi_def_cfa_offset 4
 311              		.cfi_offset 7, -4
 312 0232 83B0     		sub	sp, sp, #12
 313              	.LCFI7:
 314              		.cfi_def_cfa_offset 16
 315 0234 00AF     		add	r7, sp, #0
 316              	.LCFI8:
 317              		.cfi_def_cfa_register 7
 318 0236 7860     		str	r0, [r7, #4]
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_HourFormat member */
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_HourFormat = RTC_HourFormat_24;
 319              		.loc 1 494 0
 320 0238 7B68     		ldr	r3, [r7, #4]
 321 023a 4FF00002 		mov	r2, #0
 322 023e 1A60     		str	r2, [r3, #0]
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_AsynchPrediv member */
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;
 323              		.loc 1 497 0
 324 0240 7B68     		ldr	r3, [r7, #4]
 325 0242 4FF07F02 		mov	r2, #127
 326 0246 5A60     		str	r2, [r3, #4]
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_SynchPrediv member */
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 327              		.loc 1 500 0
 328 0248 7B68     		ldr	r3, [r7, #4]
 329 024a 4FF0FF02 		mov	r2, #255
 330 024e 9A60     		str	r2, [r3, #8]
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 331              		.loc 1 501 0
 332 0250 07F10C07 		add	r7, r7, #12
 333 0254 BD46     		mov	sp, r7
 334 0256 80BC     		pop	{r7}
 335 0258 7047     		bx	lr
 336              		.cfi_endproc
 337              	.LFE112:
 339 025a 00BF     		.align	2
 340              		.global	RTC_WriteProtectionCmd
 341              		.thumb
 342              		.thumb_func
 344              	RTC_WriteProtectionCmd:
 345              	.LFB113:
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC registers write protection.
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   All the RTC registers are write protected except for RTC_ISR[13:8], 
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         RTC_TAFCR and RTC_BKPxR.
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   Writing a wrong key reactivates the write protection.
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The protection mechanism is not affected by system reset.  
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the write protection.
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_WriteProtectionCmd(FunctionalState NewState)
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 346              		.loc 1 514 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 8
 349              		@ frame_needed = 1, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 351 025c 80B4     		push	{r7}
 352              	.LCFI9:
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 7, -4
 355 025e 83B0     		sub	sp, sp, #12
 356              	.LCFI10:
 357              		.cfi_def_cfa_offset 16
 358 0260 00AF     		add	r7, sp, #0
 359              	.LCFI11:
 360              		.cfi_def_cfa_register 7
 361 0262 0346     		mov	r3, r0
 362 0264 FB71     		strb	r3, [r7, #7]
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 363              		.loc 1 518 0
 364 0266 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 365 0268 002B     		cmp	r3, #0
 366 026a 07D0     		beq	.L13
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Enable the write protection for RTC registers */
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->WPR = 0xFF;   
 367              		.loc 1 521 0
 368 026c 4FF42053 		mov	r3, #10240
 369 0270 C4F20003 		movt	r3, 16384
 370 0274 4FF0FF02 		mov	r2, #255
 371 0278 5A62     		str	r2, [r3, #36]
 372 027a 0DE0     		b	.L12
 373              	.L13:
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable the write protection for RTC registers */
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->WPR = 0xCA;
 374              		.loc 1 526 0
 375 027c 4FF42053 		mov	r3, #10240
 376 0280 C4F20003 		movt	r3, 16384
 377 0284 4FF0CA02 		mov	r2, #202
 378 0288 5A62     		str	r2, [r3, #36]
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->WPR = 0x53;    
 379              		.loc 1 527 0
 380 028a 4FF42053 		mov	r3, #10240
 381 028e C4F20003 		movt	r3, 16384
 382 0292 4FF05302 		mov	r2, #83
 383 0296 5A62     		str	r2, [r3, #36]
 384              	.L12:
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 385              		.loc 1 529 0
 386 0298 07F10C07 		add	r7, r7, #12
 387 029c BD46     		mov	sp, r7
 388 029e 80BC     		pop	{r7}
 389 02a0 7047     		bx	lr
 390              		.cfi_endproc
 391              	.LFE113:
 393 02a2 00BF     		.align	2
 394              		.global	RTC_EnterInitMode
 395              		.thumb
 396              		.thumb_func
 398              	RTC_EnterInitMode:
 399              	.LFB114:
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enters the RTC Initialization mode.
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The RTC Initialization mode is write protected, use the 
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function.    
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC is in Init mode
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC is not in Init mode  
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_EnterInitMode(void)
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 400              		.loc 1 541 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 16
 403              		@ frame_needed = 1, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 405 02a4 80B4     		push	{r7}
 406              	.LCFI12:
 407              		.cfi_def_cfa_offset 4
 408              		.cfi_offset 7, -4
 409 02a6 85B0     		sub	sp, sp, #20
 410              	.LCFI13:
 411              		.cfi_def_cfa_offset 24
 412 02a8 00AF     		add	r7, sp, #0
 413              	.LCFI14:
 414              		.cfi_def_cfa_register 7
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t initcounter = 0x00;
 415              		.loc 1 542 0
 416 02aa 4FF00003 		mov	r3, #0
 417 02ae 7B60     		str	r3, [r7, #4]
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 418              		.loc 1 543 0
 419 02b0 4FF00003 		mov	r3, #0
 420 02b4 FB73     		strb	r3, [r7, #15]
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t initstatus = 0x00;
 421              		.loc 1 544 0
 422 02b6 4FF00003 		mov	r3, #0
 423 02ba BB60     		str	r3, [r7, #8]
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check if the Initialization mode is set */
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 424              		.loc 1 547 0
 425 02bc 4FF42053 		mov	r3, #10240
 426 02c0 C4F20003 		movt	r3, 16384
 427 02c4 DB68     		ldr	r3, [r3, #12]
 428 02c6 03F04003 		and	r3, r3, #64
 429 02ca 002B     		cmp	r3, #0
 430 02cc 2AD1     		bne	.L16
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set the Initialization mode */
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->ISR = (uint32_t)RTC_INIT_MASK;
 431              		.loc 1 550 0
 432 02ce 4FF42053 		mov	r3, #10240
 433 02d2 C4F20003 		movt	r3, 16384
 434 02d6 4FF0FF32 		mov	r2, #-1
 435 02da DA60     		str	r2, [r3, #12]
 436              	.L18:
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Wait till RTC is in INIT state and if Time out is reached exit */
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     do
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       initstatus = RTC->ISR & RTC_ISR_INITF;
 437              		.loc 1 555 0 discriminator 1
 438 02dc 4FF42053 		mov	r3, #10240
 439 02e0 C4F20003 		movt	r3, 16384
 440 02e4 DB68     		ldr	r3, [r3, #12]
 441 02e6 03F04003 		and	r3, r3, #64
 442 02ea BB60     		str	r3, [r7, #8]
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       initcounter++;  
 443              		.loc 1 556 0 discriminator 1
 444 02ec 7B68     		ldr	r3, [r7, #4]
 445 02ee 03F10103 		add	r3, r3, #1
 446 02f2 7B60     		str	r3, [r7, #4]
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 447              		.loc 1 557 0 discriminator 1
 448 02f4 7B68     		ldr	r3, [r7, #4]
 449 02f6 B3F5803F 		cmp	r3, #65536
 450 02fa 02D0     		beq	.L17
 451 02fc BB68     		ldr	r3, [r7, #8]
 452 02fe 002B     		cmp	r3, #0
 453 0300 ECD0     		beq	.L18
 454              	.L17:
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 455              		.loc 1 559 0
 456 0302 4FF42053 		mov	r3, #10240
 457 0306 C4F20003 		movt	r3, 16384
 458 030a DB68     		ldr	r3, [r3, #12]
 459 030c 03F04003 		and	r3, r3, #64
 460 0310 002B     		cmp	r3, #0
 461 0312 03D0     		beq	.L19
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 462              		.loc 1 561 0
 463 0314 4FF00103 		mov	r3, #1
 464 0318 FB73     		strb	r3, [r7, #15]
 465 031a 06E0     		b	.L20
 466              	.L19:
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 467              		.loc 1 565 0
 468 031c 4FF00003 		mov	r3, #0
 469 0320 FB73     		strb	r3, [r7, #15]
 470 0322 02E0     		b	.L20
 471              	.L16:
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }        
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;  
 472              		.loc 1 570 0
 473 0324 4FF00103 		mov	r3, #1
 474 0328 FB73     		strb	r3, [r7, #15]
 475              	.L20:
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (status);  
 476              		.loc 1 573 0
 477 032a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 478              		.loc 1 574 0
 479 032c 1846     		mov	r0, r3
 480 032e 07F11407 		add	r7, r7, #20
 481 0332 BD46     		mov	sp, r7
 482 0334 80BC     		pop	{r7}
 483 0336 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE114:
 487              		.align	2
 488              		.global	RTC_ExitInitMode
 489              		.thumb
 490              		.thumb_func
 492              	RTC_ExitInitMode:
 493              	.LFB115:
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Exits the RTC Initialization mode.
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   When the initialization sequence is complete, the calendar restarts 
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         counting after 4 RTCCLK cycles.  
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The RTC Initialization mode is write protected, use the 
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_ExitInitMode(void)
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** { 
 494              		.loc 1 586 0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 1, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 499 0338 80B4     		push	{r7}
 500              	.LCFI15:
 501              		.cfi_def_cfa_offset 4
 502              		.cfi_offset 7, -4
 503 033a 00AF     		add	r7, sp, #0
 504              	.LCFI16:
 505              		.cfi_def_cfa_register 7
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Exit Initialization mode */
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 506              		.loc 1 588 0
 507 033c 4FF42053 		mov	r3, #10240
 508 0340 C4F20003 		movt	r3, 16384
 509 0344 4FF42052 		mov	r2, #10240
 510 0348 C4F20002 		movt	r2, 16384
 511 034c D268     		ldr	r2, [r2, #12]
 512 034e 22F08002 		bic	r2, r2, #128
 513 0352 DA60     		str	r2, [r3, #12]
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 514              		.loc 1 589 0
 515 0354 BD46     		mov	sp, r7
 516 0356 80BC     		pop	{r7}
 517 0358 7047     		bx	lr
 518              		.cfi_endproc
 519              	.LFE115:
 521 035a 00BF     		.align	2
 522              		.global	RTC_WaitForSynchro
 523              		.thumb
 524              		.thumb_func
 526              	RTC_WaitForSynchro:
 527              	.LFB116:
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Waits until the RTC Time and Date registers (RTC_TR and RTC_DR) are 
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         synchronized with RTC APB clock.
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The RTC Resynchronization mode is write protected, use the 
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function. 
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   To read the calendar through the shadow registers after Calendar 
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         initialization, calendar update or after wakeup from low power modes 
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         the software must first clear the RSF flag. 
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         The software must then wait until it is set again before reading 
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         the calendar, which means that the calendar registers have been 
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         correctly copied into the RTC_TR and RTC_DR shadow registers.   
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are synchronised
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not synchronised
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_WaitForSynchro(void)
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 528              		.loc 1 608 0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 16
 531              		@ frame_needed = 1, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 533 035c 80B4     		push	{r7}
 534              	.LCFI17:
 535              		.cfi_def_cfa_offset 4
 536              		.cfi_offset 7, -4
 537 035e 85B0     		sub	sp, sp, #20
 538              	.LCFI18:
 539              		.cfi_def_cfa_offset 24
 540 0360 00AF     		add	r7, sp, #0
 541              	.LCFI19:
 542              		.cfi_def_cfa_register 7
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t synchrocounter = 0;
 543              		.loc 1 609 0
 544 0362 4FF00003 		mov	r3, #0
 545 0366 7B60     		str	r3, [r7, #4]
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 546              		.loc 1 610 0
 547 0368 4FF00003 		mov	r3, #0
 548 036c FB73     		strb	r3, [r7, #15]
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t synchrostatus = 0x00;
 549              		.loc 1 611 0
 550 036e 4FF00003 		mov	r3, #0
 551 0372 BB60     		str	r3, [r7, #8]
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 552              		.loc 1 614 0
 553 0374 4FF42053 		mov	r3, #10240
 554 0378 C4F20003 		movt	r3, 16384
 555 037c 4FF0CA02 		mov	r2, #202
 556 0380 5A62     		str	r2, [r3, #36]
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 557              		.loc 1 615 0
 558 0382 4FF42053 		mov	r3, #10240
 559 0386 C4F20003 		movt	r3, 16384
 560 038a 4FF05302 		mov	r2, #83
 561 038e 5A62     		str	r2, [r3, #36]
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear RSF flag */
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 562              		.loc 1 618 0
 563 0390 4FF42053 		mov	r3, #10240
 564 0394 C4F20003 		movt	r3, 16384
 565 0398 4FF42052 		mov	r2, #10240
 566 039c C4F20002 		movt	r2, 16384
 567 03a0 D268     		ldr	r2, [r2, #12]
 568 03a2 22F0A002 		bic	r2, r2, #160
 569 03a6 DA60     		str	r2, [r3, #12]
 570              	.L24:
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Wait the registers to be synchronised */
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   do
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     synchrostatus = RTC->ISR & RTC_ISR_RSF;
 571              		.loc 1 623 0 discriminator 1
 572 03a8 4FF42053 		mov	r3, #10240
 573 03ac C4F20003 		movt	r3, 16384
 574 03b0 DB68     		ldr	r3, [r3, #12]
 575 03b2 03F02003 		and	r3, r3, #32
 576 03b6 BB60     		str	r3, [r7, #8]
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     synchrocounter++;  
 577              		.loc 1 624 0 discriminator 1
 578 03b8 7B68     		ldr	r3, [r7, #4]
 579 03ba 03F10103 		add	r3, r3, #1
 580 03be 7B60     		str	r3, [r7, #4]
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 581              		.loc 1 625 0 discriminator 1
 582 03c0 7B68     		ldr	r3, [r7, #4]
 583 03c2 B3F5003F 		cmp	r3, #131072
 584 03c6 02D0     		beq	.L23
 585 03c8 BB68     		ldr	r3, [r7, #8]
 586 03ca 002B     		cmp	r3, #0
 587 03cc ECD0     		beq	.L24
 588              	.L23:
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 589              		.loc 1 627 0
 590 03ce 4FF42053 		mov	r3, #10240
 591 03d2 C4F20003 		movt	r3, 16384
 592 03d6 DB68     		ldr	r3, [r3, #12]
 593 03d8 03F02003 		and	r3, r3, #32
 594 03dc 002B     		cmp	r3, #0
 595 03de 03D0     		beq	.L25
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 596              		.loc 1 629 0
 597 03e0 4FF00103 		mov	r3, #1
 598 03e4 FB73     		strb	r3, [r7, #15]
 599 03e6 02E0     		b	.L26
 600              	.L25:
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 601              		.loc 1 633 0
 602 03e8 4FF00003 		mov	r3, #0
 603 03ec FB73     		strb	r3, [r7, #15]
 604              	.L26:
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }        
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 605              		.loc 1 637 0
 606 03ee 4FF42053 		mov	r3, #10240
 607 03f2 C4F20003 		movt	r3, 16384
 608 03f6 4FF0FF02 		mov	r2, #255
 609 03fa 5A62     		str	r2, [r3, #36]
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (status); 
 610              		.loc 1 639 0
 611 03fc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 612              		.loc 1 640 0
 613 03fe 1846     		mov	r0, r3
 614 0400 07F11407 		add	r7, r7, #20
 615 0404 BD46     		mov	sp, r7
 616 0406 80BC     		pop	{r7}
 617 0408 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE116:
 621 040a 00BF     		.align	2
 622              		.global	RTC_RefClockCmd
 623              		.thumb
 624              		.thumb_func
 626              	RTC_RefClockCmd:
 627              	.LFB117:
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC reference clock detection.
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the RTC reference clock.
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC reference clock detection is enabled
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC reference clock detection is disabled  
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** { 
 628              		.loc 1 651 0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 16
 631              		@ frame_needed = 1, uses_anonymous_args = 0
 632 040c 80B5     		push	{r7, lr}
 633              	.LCFI20:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 14, -4
 636              		.cfi_offset 7, -8
 637 040e 84B0     		sub	sp, sp, #16
 638              	.LCFI21:
 639              		.cfi_def_cfa_offset 24
 640 0410 00AF     		add	r7, sp, #0
 641              	.LCFI22:
 642              		.cfi_def_cfa_register 7
 643 0412 0346     		mov	r3, r0
 644 0414 FB71     		strb	r3, [r7, #7]
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 645              		.loc 1 652 0
 646 0416 4FF00003 		mov	r3, #0
 647 041a FB73     		strb	r3, [r7, #15]
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 648              		.loc 1 658 0
 649 041c 4FF42053 		mov	r3, #10240
 650 0420 C4F20003 		movt	r3, 16384
 651 0424 4FF0CA02 		mov	r2, #202
 652 0428 5A62     		str	r2, [r3, #36]
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 653              		.loc 1 659 0
 654 042a 4FF42053 		mov	r3, #10240
 655 042e C4F20003 		movt	r3, 16384
 656 0432 4FF05302 		mov	r2, #83
 657 0436 5A62     		str	r2, [r3, #36]
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 658              		.loc 1 662 0
 659 0438 FFF7FEFF 		bl	RTC_EnterInitMode
 660 043c 0346     		mov	r3, r0
 661 043e 002B     		cmp	r3, #0
 662 0440 03D1     		bne	.L28
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 663              		.loc 1 664 0
 664 0442 4FF00003 		mov	r3, #0
 665 0446 FB73     		strb	r3, [r7, #15]
 666 0448 20E0     		b	.L29
 667              	.L28:
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {  
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if (NewState != DISABLE)
 668              		.loc 1 668 0
 669 044a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 670 044c 002B     		cmp	r3, #0
 671 044e 0CD0     		beq	.L30
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Enable the RTC reference clock detection */
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CR |= RTC_CR_REFCKON;   
 672              		.loc 1 671 0
 673 0450 4FF42053 		mov	r3, #10240
 674 0454 C4F20003 		movt	r3, 16384
 675 0458 4FF42052 		mov	r2, #10240
 676 045c C4F20002 		movt	r2, 16384
 677 0460 9268     		ldr	r2, [r2, #8]
 678 0462 42F01002 		orr	r2, r2, #16
 679 0466 9A60     		str	r2, [r3, #8]
 680 0468 0BE0     		b	.L31
 681              	.L30:
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Disable the RTC reference clock detection */
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CR &= ~RTC_CR_REFCKON;    
 682              		.loc 1 676 0
 683 046a 4FF42053 		mov	r3, #10240
 684 046e C4F20003 		movt	r3, 16384
 685 0472 4FF42052 		mov	r2, #10240
 686 0476 C4F20002 		movt	r2, 16384
 687 047a 9268     		ldr	r2, [r2, #8]
 688 047c 22F01002 		bic	r2, r2, #16
 689 0480 9A60     		str	r2, [r3, #8]
 690              	.L31:
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 691              		.loc 1 679 0
 692 0482 FFF7FEFF 		bl	RTC_ExitInitMode
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 693              		.loc 1 681 0
 694 0486 4FF00103 		mov	r3, #1
 695 048a FB73     		strb	r3, [r7, #15]
 696              	.L29:
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;  
 697              		.loc 1 685 0
 698 048c 4FF42053 		mov	r3, #10240
 699 0490 C4F20003 		movt	r3, 16384
 700 0494 4FF0FF02 		mov	r2, #255
 701 0498 5A62     		str	r2, [r3, #36]
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status; 
 702              		.loc 1 687 0
 703 049a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 704              		.loc 1 688 0
 705 049c 1846     		mov	r0, r3
 706 049e 07F11007 		add	r7, r7, #16
 707 04a2 BD46     		mov	sp, r7
 708 04a4 80BD     		pop	{r7, pc}
 709              		.cfi_endproc
 710              	.LFE117:
 712 04a6 00BF     		.align	2
 713              		.global	RTC_BypassShadowCmd
 714              		.thumb
 715              		.thumb_func
 717              	RTC_BypassShadowCmd:
 718              	.LFB118:
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Bypass Shadow feature.
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   When the Bypass Shadow is enabled the calendar value are taken 
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         directly from the Calendar counter.
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the Bypass Shadow feature.
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         This parameter can be: ENABLE or DISABLE.
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** */
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_BypassShadowCmd(FunctionalState NewState)
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 719              		.loc 1 699 0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 8
 722              		@ frame_needed = 1, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 724 04a8 80B4     		push	{r7}
 725              	.LCFI23:
 726              		.cfi_def_cfa_offset 4
 727              		.cfi_offset 7, -4
 728 04aa 83B0     		sub	sp, sp, #12
 729              	.LCFI24:
 730              		.cfi_def_cfa_offset 16
 731 04ac 00AF     		add	r7, sp, #0
 732              	.LCFI25:
 733              		.cfi_def_cfa_register 7
 734 04ae 0346     		mov	r3, r0
 735 04b0 FB71     		strb	r3, [r7, #7]
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 736              		.loc 1 704 0
 737 04b2 4FF42053 		mov	r3, #10240
 738 04b6 C4F20003 		movt	r3, 16384
 739 04ba 4FF0CA02 		mov	r2, #202
 740 04be 5A62     		str	r2, [r3, #36]
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 741              		.loc 1 705 0
 742 04c0 4FF42053 		mov	r3, #10240
 743 04c4 C4F20003 		movt	r3, 16384
 744 04c8 4FF05302 		mov	r2, #83
 745 04cc 5A62     		str	r2, [r3, #36]
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 746              		.loc 1 707 0
 747 04ce FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 748 04d0 002B     		cmp	r3, #0
 749 04d2 0CD0     		beq	.L33
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set the BYPSHAD bit */
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 750              		.loc 1 710 0
 751 04d4 4FF42053 		mov	r3, #10240
 752 04d8 C4F20003 		movt	r3, 16384
 753 04dc 4FF42052 		mov	r2, #10240
 754 04e0 C4F20002 		movt	r2, 16384
 755 04e4 9268     		ldr	r2, [r2, #8]
 756 04e6 42F02002 		orr	r2, r2, #32
 757 04ea 9A60     		str	r2, [r3, #8]
 758 04ec 0BE0     		b	.L34
 759              	.L33:
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Reset the BYPSHAD bit */
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 760              		.loc 1 715 0
 761 04ee 4FF42053 		mov	r3, #10240
 762 04f2 C4F20003 		movt	r3, 16384
 763 04f6 4FF42052 		mov	r2, #10240
 764 04fa C4F20002 		movt	r2, 16384
 765 04fe 9268     		ldr	r2, [r2, #8]
 766 0500 02F0DF02 		and	r2, r2, #223
 767 0504 9A60     		str	r2, [r3, #8]
 768              	.L34:
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 769              		.loc 1 719 0
 770 0506 4FF42053 		mov	r3, #10240
 771 050a C4F20003 		movt	r3, 16384
 772 050e 4FF0FF02 		mov	r2, #255
 773 0512 5A62     		str	r2, [r3, #36]
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 774              		.loc 1 720 0
 775 0514 07F10C07 		add	r7, r7, #12
 776 0518 BD46     		mov	sp, r7
 777 051a 80BC     		pop	{r7}
 778 051c 7047     		bx	lr
 779              		.cfi_endproc
 780              	.LFE118:
 782 051e 00BF     		.align	2
 783              		.global	RTC_SetTime
 784              		.thumb
 785              		.thumb_func
 787              	RTC_SetTime:
 788              	.LFB119:
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group2 Time and Date configuration functions
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Time and Date configuration functions 
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    Time and Date configuration functions
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to program and read the RTC Calendar
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   (Time and Date).
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Set the RTC current time.
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the entered parameters.
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that contains 
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                        the time configuration information for the RTC.     
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Time register is configured
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Time register is not configured
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 789              		.loc 1 754 0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 16
 792              		@ frame_needed = 1, uses_anonymous_args = 0
 793 0520 90B5     		push	{r4, r7, lr}
 794              	.LCFI26:
 795              		.cfi_def_cfa_offset 12
 796              		.cfi_offset 14, -4
 797              		.cfi_offset 7, -8
 798              		.cfi_offset 4, -12
 799 0522 85B0     		sub	sp, sp, #20
 800              	.LCFI27:
 801              		.cfi_def_cfa_offset 32
 802 0524 00AF     		add	r7, sp, #0
 803              	.LCFI28:
 804              		.cfi_def_cfa_register 7
 805 0526 7860     		str	r0, [r7, #4]
 806 0528 3960     		str	r1, [r7, #0]
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 807              		.loc 1 755 0
 808 052a 4FF00003 		mov	r3, #0
 809 052e FB60     		str	r3, [r7, #12]
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 810              		.loc 1 756 0
 811 0530 4FF00003 		mov	r3, #0
 812 0534 FB72     		strb	r3, [r7, #11]
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 813              		.loc 1 761 0
 814 0536 7B68     		ldr	r3, [r7, #4]
 815 0538 002B     		cmp	r3, #0
 816 053a 0DD1     		bne	.L36
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 817              		.loc 1 763 0
 818 053c 4FF42053 		mov	r3, #10240
 819 0540 C4F20003 		movt	r3, 16384
 820 0544 9B68     		ldr	r3, [r3, #8]
 821 0546 03F04003 		and	r3, r3, #64
 822 054a 002B     		cmp	r3, #0
 823 054c 19D1     		bne	.L37
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } 
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC_TimeStruct->RTC_H12 = 0x00;
 824              		.loc 1 770 0
 825 054e 3B68     		ldr	r3, [r7, #0]
 826 0550 4FF00002 		mov	r2, #0
 827 0554 DA70     		strb	r2, [r3, #3]
 828 0556 14E0     		b	.L37
 829              	.L36:
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_TimeStruct->RTC_Hours));
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 830              		.loc 1 778 0
 831 0558 4FF42053 		mov	r3, #10240
 832 055c C4F20003 		movt	r3, 16384
 833 0560 9B68     		ldr	r3, [r3, #8]
 834 0562 03F04003 		and	r3, r3, #64
 835 0566 002B     		cmp	r3, #0
 836 0568 07D0     		beq	.L38
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 837              		.loc 1 780 0
 838 056a 3B68     		ldr	r3, [r7, #0]
 839 056c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 840 056e 1846     		mov	r0, r3
 841 0570 01F032FB 		bl	RTC_Bcd2ToByte
 842 0574 0346     		mov	r3, r0
 843 0576 FB60     		str	r3, [r7, #12]
 844 0578 03E0     		b	.L37
 845              	.L38:
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(tmpreg));
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } 
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC_TimeStruct->RTC_H12 = 0x00;
 846              		.loc 1 786 0
 847 057a 3B68     		ldr	r3, [r7, #0]
 848 057c 4FF00002 		mov	r2, #0
 849 0580 DA70     		strb	r2, [r3, #3]
 850              	.L37:
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours)));
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
 851              		.loc 1 794 0
 852 0582 7B68     		ldr	r3, [r7, #4]
 853 0584 002B     		cmp	r3, #0
 854 0586 12D0     		beq	.L39
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 855              		.loc 1 796 0
 856 0588 3B68     		ldr	r3, [r7, #0]
 857 058a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 858 058c 4FEA0342 		lsl	r2, r3, #16
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 859              		.loc 1 797 0
 860 0590 3B68     		ldr	r3, [r7, #0]
 861 0592 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 862 0594 4FEA0323 		lsl	r3, r3, #8
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 863              		.loc 1 796 0
 864 0598 1A43     		orrs	r2, r2, r3
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****              ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 865              		.loc 1 798 0
 866 059a 3B68     		ldr	r3, [r7, #0]
 867 059c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 868              		.loc 1 797 0
 869 059e 1A43     		orrs	r2, r2, r3
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 870              		.loc 1 799 0
 871 05a0 3B68     		ldr	r3, [r7, #0]
 872 05a2 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 873 05a4 4FEA0343 		lsl	r3, r3, #16
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 874              		.loc 1 796 0
 875 05a8 1343     		orrs	r3, r3, r2
 876 05aa FB60     		str	r3, [r7, #12]
 877 05ac 1EE0     		b	.L40
 878              	.L39:
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 879              		.loc 1 803 0
 880 05ae 3B68     		ldr	r3, [r7, #0]
 881 05b0 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 882 05b2 1846     		mov	r0, r3
 883 05b4 01F0EEFA 		bl	RTC_ByteToBcd2
 884 05b8 0346     		mov	r3, r0
 885 05ba 4FEA0344 		lsl	r4, r3, #16
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 886              		.loc 1 804 0
 887 05be 3B68     		ldr	r3, [r7, #0]
 888 05c0 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 889 05c2 1846     		mov	r0, r3
 890 05c4 01F0E6FA 		bl	RTC_ByteToBcd2
 891 05c8 0346     		mov	r3, r0
 892 05ca 4FEA0323 		lsl	r3, r3, #8
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 893              		.loc 1 803 0
 894 05ce 1C43     		orrs	r4, r4, r3
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 895              		.loc 1 805 0
 896 05d0 3B68     		ldr	r3, [r7, #0]
 897 05d2 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 898 05d4 1846     		mov	r0, r3
 899 05d6 01F0DDFA 		bl	RTC_ByteToBcd2
 900 05da 0346     		mov	r3, r0
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 901              		.loc 1 804 0
 902 05dc 44EA0302 		orr	r2, r4, r3
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 903              		.loc 1 806 0
 904 05e0 3B68     		ldr	r3, [r7, #0]
 905 05e2 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 906 05e4 4FEA0343 		lsl	r3, r3, #16
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 907              		.loc 1 803 0
 908 05e8 1343     		orrs	r3, r3, r2
 909 05ea FB60     		str	r3, [r7, #12]
 910              	.L40:
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 911              		.loc 1 810 0
 912 05ec 4FF42053 		mov	r3, #10240
 913 05f0 C4F20003 		movt	r3, 16384
 914 05f4 4FF0CA02 		mov	r2, #202
 915 05f8 5A62     		str	r2, [r3, #36]
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 916              		.loc 1 811 0
 917 05fa 4FF42053 		mov	r3, #10240
 918 05fe C4F20003 		movt	r3, 16384
 919 0602 4FF05302 		mov	r2, #83
 920 0606 5A62     		str	r2, [r3, #36]
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 921              		.loc 1 814 0
 922 0608 FFF7FEFF 		bl	RTC_EnterInitMode
 923 060c 0346     		mov	r3, r0
 924 060e 002B     		cmp	r3, #0
 925 0610 03D1     		bne	.L41
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 926              		.loc 1 816 0
 927 0612 4FF00003 		mov	r3, #0
 928 0616 FB72     		strb	r3, [r7, #11]
 929 0618 18E0     		b	.L42
 930              	.L41:
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set the RTC_TR register */
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 931              		.loc 1 821 0
 932 061a 4FF42052 		mov	r2, #10240
 933 061e C4F20002 		movt	r2, 16384
 934 0622 F968     		ldr	r1, [r7, #12]
 935 0624 47F67F73 		movw	r3, #32639
 936 0628 C0F27F03 		movt	r3, 127
 937 062c 0B40     		ands	r3, r3, r1
 938 062e 1360     		str	r3, [r2, #0]
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode(); 
 939              		.loc 1 824 0
 940 0630 FFF7FEFF 		bl	RTC_ExitInitMode
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if(RTC_WaitForSynchro() == ERROR)
 941              		.loc 1 826 0
 942 0634 FFF7FEFF 		bl	RTC_WaitForSynchro
 943 0638 0346     		mov	r3, r0
 944 063a 002B     		cmp	r3, #0
 945 063c 03D1     		bne	.L43
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 946              		.loc 1 828 0
 947 063e 4FF00003 		mov	r3, #0
 948 0642 FB72     		strb	r3, [r7, #11]
 949 0644 02E0     		b	.L42
 950              	.L43:
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 951              		.loc 1 832 0
 952 0646 4FF00103 		mov	r3, #1
 953 064a FB72     		strb	r3, [r7, #11]
 954              	.L42:
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 955              		.loc 1 837 0
 956 064c 4FF42053 		mov	r3, #10240
 957 0650 C4F20003 		movt	r3, 16384
 958 0654 4FF0FF02 		mov	r2, #255
 959 0658 5A62     		str	r2, [r3, #36]
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 960              		.loc 1 839 0
 961 065a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 962              		.loc 1 840 0
 963 065c 1846     		mov	r0, r3
 964 065e 07F11407 		add	r7, r7, #20
 965 0662 BD46     		mov	sp, r7
 966 0664 90BD     		pop	{r4, r7, pc}
 967              		.cfi_endproc
 968              	.LFE119:
 970 0666 00BF     		.align	2
 971              		.global	RTC_TimeStructInit
 972              		.thumb
 973              		.thumb_func
 975              	RTC_TimeStructInit:
 976              	.LFB120:
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_TimeStruct member with its default value
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         (Time = 00h:00min:00sec).
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure which will be 
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         initialized.
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 977              		.loc 1 850 0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 8
 980              		@ frame_needed = 1, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 982 0668 80B4     		push	{r7}
 983              	.LCFI29:
 984              		.cfi_def_cfa_offset 4
 985              		.cfi_offset 7, -4
 986 066a 83B0     		sub	sp, sp, #12
 987              	.LCFI30:
 988              		.cfi_def_cfa_offset 16
 989 066c 00AF     		add	r7, sp, #0
 990              	.LCFI31:
 991              		.cfi_def_cfa_register 7
 992 066e 7860     		str	r0, [r7, #4]
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Time = 00h:00min:00sec */
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 993              		.loc 1 852 0
 994 0670 7B68     		ldr	r3, [r7, #4]
 995 0672 4FF00002 		mov	r2, #0
 996 0676 DA70     		strb	r2, [r3, #3]
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = 0;
 997              		.loc 1 853 0
 998 0678 7B68     		ldr	r3, [r7, #4]
 999 067a 4FF00002 		mov	r2, #0
 1000 067e 1A70     		strb	r2, [r3, #0]
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = 0;
 1001              		.loc 1 854 0
 1002 0680 7B68     		ldr	r3, [r7, #4]
 1003 0682 4FF00002 		mov	r2, #0
 1004 0686 5A70     		strb	r2, [r3, #1]
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = 0; 
 1005              		.loc 1 855 0
 1006 0688 7B68     		ldr	r3, [r7, #4]
 1007 068a 4FF00002 		mov	r2, #0
 1008 068e 9A70     		strb	r2, [r3, #2]
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1009              		.loc 1 856 0
 1010 0690 07F10C07 		add	r7, r7, #12
 1011 0694 BD46     		mov	sp, r7
 1012 0696 80BC     		pop	{r7}
 1013 0698 7047     		bx	lr
 1014              		.cfi_endproc
 1015              	.LFE120:
 1017 069a 00BF     		.align	2
 1018              		.global	RTC_GetTime
 1019              		.thumb
 1020              		.thumb_func
 1022              	RTC_GetTime:
 1023              	.LFB121:
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC current Time.
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                        contain the returned current time configuration.     
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1024              		.loc 1 869 0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 16
 1027              		@ frame_needed = 1, uses_anonymous_args = 0
 1028 069c 80B5     		push	{r7, lr}
 1029              	.LCFI32:
 1030              		.cfi_def_cfa_offset 8
 1031              		.cfi_offset 14, -4
 1032              		.cfi_offset 7, -8
 1033 069e 84B0     		sub	sp, sp, #16
 1034              	.LCFI33:
 1035              		.cfi_def_cfa_offset 24
 1036 06a0 00AF     		add	r7, sp, #0
 1037              	.LCFI34:
 1038              		.cfi_def_cfa_register 7
 1039 06a2 7860     		str	r0, [r7, #4]
 1040 06a4 3960     		str	r1, [r7, #0]
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1041              		.loc 1 870 0
 1042 06a6 4FF00003 		mov	r3, #0
 1043 06aa FB60     		str	r3, [r7, #12]
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_TR register */
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 1044              		.loc 1 876 0
 1045 06ac 4FF42053 		mov	r3, #10240
 1046 06b0 C4F20003 		movt	r3, 16384
 1047 06b4 1B68     		ldr	r3, [r3, #0]
 1048 06b6 1A46     		mov	r2, r3
 1049 06b8 47F67F73 		movw	r3, #32639
 1050 06bc C0F27F03 		movt	r3, 127
 1051 06c0 1340     		ands	r3, r3, r2
 1052 06c2 FB60     		str	r3, [r7, #12]
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Fill the structure fields with the read parameters */
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 1053              		.loc 1 879 0
 1054 06c4 FB68     		ldr	r3, [r7, #12]
 1055 06c6 03F47C13 		and	r3, r3, #4128768
 1056 06ca 4FEA1343 		lsr	r3, r3, #16
 1057 06ce DAB2     		uxtb	r2, r3
 1058 06d0 3B68     		ldr	r3, [r7, #0]
 1059 06d2 1A70     		strb	r2, [r3, #0]
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 1060              		.loc 1 880 0
 1061 06d4 FB68     		ldr	r3, [r7, #12]
 1062 06d6 03F4FE43 		and	r3, r3, #32512
 1063 06da 4FEA1323 		lsr	r3, r3, #8
 1064 06de DAB2     		uxtb	r2, r3
 1065 06e0 3B68     		ldr	r3, [r7, #0]
 1066 06e2 5A70     		strb	r2, [r3, #1]
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 1067              		.loc 1 881 0
 1068 06e4 FB68     		ldr	r3, [r7, #12]
 1069 06e6 DBB2     		uxtb	r3, r3
 1070 06e8 03F07F03 		and	r3, r3, #127
 1071 06ec DAB2     		uxtb	r2, r3
 1072 06ee 3B68     		ldr	r3, [r7, #0]
 1073 06f0 9A70     		strb	r2, [r3, #2]
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 1074              		.loc 1 882 0
 1075 06f2 FB68     		ldr	r3, [r7, #12]
 1076 06f4 03F48003 		and	r3, r3, #4194304
 1077 06f8 4FEA1343 		lsr	r3, r3, #16
 1078 06fc DAB2     		uxtb	r2, r3
 1079 06fe 3B68     		ldr	r3, [r7, #0]
 1080 0700 DA70     		strb	r2, [r3, #3]
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 1081              		.loc 1 885 0
 1082 0702 7B68     		ldr	r3, [r7, #4]
 1083 0704 002B     		cmp	r3, #0
 1084 0706 1AD1     		bne	.L45
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Convert the structure parameters to Binary format */
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 1085              		.loc 1 888 0
 1086 0708 3B68     		ldr	r3, [r7, #0]
 1087 070a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1088 070c 1846     		mov	r0, r3
 1089 070e 01F063FA 		bl	RTC_Bcd2ToByte
 1090 0712 0346     		mov	r3, r0
 1091 0714 1A46     		mov	r2, r3
 1092 0716 3B68     		ldr	r3, [r7, #0]
 1093 0718 1A70     		strb	r2, [r3, #0]
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 1094              		.loc 1 889 0
 1095 071a 3B68     		ldr	r3, [r7, #0]
 1096 071c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1097 071e 1846     		mov	r0, r3
 1098 0720 01F05AFA 		bl	RTC_Bcd2ToByte
 1099 0724 0346     		mov	r3, r0
 1100 0726 1A46     		mov	r2, r3
 1101 0728 3B68     		ldr	r3, [r7, #0]
 1102 072a 5A70     		strb	r2, [r3, #1]
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 1103              		.loc 1 890 0
 1104 072c 3B68     		ldr	r3, [r7, #0]
 1105 072e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1106 0730 1846     		mov	r0, r3
 1107 0732 01F051FA 		bl	RTC_Bcd2ToByte
 1108 0736 0346     		mov	r3, r0
 1109 0738 1A46     		mov	r2, r3
 1110 073a 3B68     		ldr	r3, [r7, #0]
 1111 073c 9A70     		strb	r2, [r3, #2]
 1112              	.L45:
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1113              		.loc 1 892 0
 1114 073e 07F11007 		add	r7, r7, #16
 1115 0742 BD46     		mov	sp, r7
 1116 0744 80BD     		pop	{r7, pc}
 1117              		.cfi_endproc
 1118              	.LFE121:
 1120 0746 00BF     		.align	2
 1121              		.global	RTC_GetSubSecond
 1122              		.thumb
 1123              		.thumb_func
 1125              	RTC_GetSubSecond:
 1126              	.LFB122:
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Gets the RTC current Calendar Subseconds value.
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   This function freeze the Time and Date registers after reading the 
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         SSR register.
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval RTC current Calendar Subseconds value.
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_GetSubSecond(void)
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1127              		.loc 1 902 0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 8
 1130              		@ frame_needed = 1, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
 1132 0748 80B4     		push	{r7}
 1133              	.LCFI35:
 1134              		.cfi_def_cfa_offset 4
 1135              		.cfi_offset 7, -4
 1136 074a 83B0     		sub	sp, sp, #12
 1137              	.LCFI36:
 1138              		.cfi_def_cfa_offset 16
 1139 074c 00AF     		add	r7, sp, #0
 1140              	.LCFI37:
 1141              		.cfi_def_cfa_register 7
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1142              		.loc 1 903 0
 1143 074e 4FF00003 		mov	r3, #0
 1144 0752 7B60     		str	r3, [r7, #4]
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get subseconds values from the correspondent registers*/
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->SSR);
 1145              		.loc 1 906 0
 1146 0754 4FF42053 		mov	r3, #10240
 1147 0758 C4F20003 		movt	r3, 16384
 1148 075c 9B6A     		ldr	r3, [r3, #40]
 1149 075e 7B60     		str	r3, [r7, #4]
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Read DR register to unfroze calendar registers */
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   (void) (RTC->DR);
 1150              		.loc 1 909 0
 1151 0760 4FF42053 		mov	r3, #10240
 1152 0764 C4F20003 		movt	r3, 16384
 1153 0768 5B68     		ldr	r3, [r3, #4]
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (tmpreg);
 1154              		.loc 1 911 0
 1155 076a 7B68     		ldr	r3, [r7, #4]
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1156              		.loc 1 912 0
 1157 076c 1846     		mov	r0, r3
 1158 076e 07F10C07 		add	r7, r7, #12
 1159 0772 BD46     		mov	sp, r7
 1160 0774 80BC     		pop	{r7}
 1161 0776 7047     		bx	lr
 1162              		.cfi_endproc
 1163              	.LFE122:
 1165              		.align	2
 1166              		.global	RTC_SetDate
 1167              		.thumb
 1168              		.thumb_func
 1170              	RTC_SetDate:
 1171              	.LFB123:
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Set the RTC current date.
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the entered parameters.
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_DateStruct: pointer to a RTC_DateTypeDef structure that contains 
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                         the date configuration information for the RTC.
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Date register is configured
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Date register is not configured
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1172              		.loc 1 927 0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 16
 1175              		@ frame_needed = 1, uses_anonymous_args = 0
 1176 0778 90B5     		push	{r4, r7, lr}
 1177              	.LCFI38:
 1178              		.cfi_def_cfa_offset 12
 1179              		.cfi_offset 14, -4
 1180              		.cfi_offset 7, -8
 1181              		.cfi_offset 4, -12
 1182 077a 85B0     		sub	sp, sp, #20
 1183              	.LCFI39:
 1184              		.cfi_def_cfa_offset 32
 1185 077c 00AF     		add	r7, sp, #0
 1186              	.LCFI40:
 1187              		.cfi_def_cfa_register 7
 1188 077e 7860     		str	r0, [r7, #4]
 1189 0780 3960     		str	r1, [r7, #0]
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1190              		.loc 1 928 0
 1191 0782 4FF00003 		mov	r3, #0
 1192 0786 FB60     		str	r3, [r7, #12]
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 1193              		.loc 1 929 0
 1194 0788 4FF00003 		mov	r3, #0
 1195 078c FB72     		strb	r3, [r7, #11]
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 1196              		.loc 1 934 0
 1197 078e 7B68     		ldr	r3, [r7, #4]
 1198 0790 002B     		cmp	r3, #0
 1199 0792 0FD1     		bne	.L49
 1200              		.loc 1 934 0 is_stmt 0 discriminator 1
 1201 0794 3B68     		ldr	r3, [r7, #0]
 1202 0796 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1203 0798 03F01003 		and	r3, r3, #16
 1204 079c 002B     		cmp	r3, #0
 1205 079e 09D0     		beq	.L49
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 1206              		.loc 1 936 0 is_stmt 1
 1207 07a0 3B68     		ldr	r3, [r7, #0]
 1208 07a2 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1209 07a4 23F01003 		bic	r3, r3, #16
 1210 07a8 DBB2     		uxtb	r3, r3
 1211 07aa 03F10A03 		add	r3, r3, #10
 1212 07ae DAB2     		uxtb	r2, r3
 1213 07b0 3B68     		ldr	r3, [r7, #0]
 1214 07b2 5A70     		strb	r2, [r3, #1]
 1215              	.L49:
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 1216              		.loc 1 938 0
 1217 07b4 7B68     		ldr	r3, [r7, #4]
 1218 07b6 002B     		cmp	r3, #0
 1219 07b8 0DD0     		beq	.L50
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_YEAR(RTC_DateStruct->RTC_Year));
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MONTH(RTC_DateStruct->RTC_Month));
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1220              		.loc 1 947 0
 1221 07ba 3B68     		ldr	r3, [r7, #0]
 1222 07bc 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1223 07be 1846     		mov	r0, r3
 1224 07c0 01F00AFA 		bl	RTC_Bcd2ToByte
 1225 07c4 0346     		mov	r3, r0
 1226 07c6 FB60     		str	r3, [r7, #12]
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MONTH(tmpreg));
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 1227              		.loc 1 949 0
 1228 07c8 3B68     		ldr	r3, [r7, #0]
 1229 07ca 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1230 07cc 1846     		mov	r0, r3
 1231 07ce 01F003FA 		bl	RTC_Bcd2ToByte
 1232 07d2 0346     		mov	r3, r0
 1233 07d4 FB60     		str	r3, [r7, #12]
 1234              	.L50:
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_DATE(tmpreg));
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
 1235              		.loc 1 955 0
 1236 07d6 7B68     		ldr	r3, [r7, #4]
 1237 07d8 002B     		cmp	r3, #0
 1238 07da 12D0     		beq	.L51
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 1239              		.loc 1 957 0
 1240 07dc 3B68     		ldr	r3, [r7, #0]
 1241 07de DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1242 07e0 4FEA0342 		lsl	r2, r3, #16
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1243              		.loc 1 958 0
 1244 07e4 3B68     		ldr	r3, [r7, #0]
 1245 07e6 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1246 07e8 4FEA0323 		lsl	r3, r3, #8
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 1247              		.loc 1 957 0
 1248 07ec 1A43     		orrs	r2, r2, r3
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_Date) | \
 1249              		.loc 1 959 0
 1250 07ee 3B68     		ldr	r3, [r7, #0]
 1251 07f0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1252              		.loc 1 958 0
 1253 07f2 1A43     		orrs	r2, r2, r3
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 1254              		.loc 1 960 0
 1255 07f4 3B68     		ldr	r3, [r7, #0]
 1256 07f6 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1257 07f8 4FEA4333 		lsl	r3, r3, #13
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 1258              		.loc 1 957 0
 1259 07fc 1343     		orrs	r3, r3, r2
 1260 07fe FB60     		str	r3, [r7, #12]
 1261 0800 1EE0     		b	.L52
 1262              	.L51:
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 1263              		.loc 1 964 0
 1264 0802 3B68     		ldr	r3, [r7, #0]
 1265 0804 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1266 0806 1846     		mov	r0, r3
 1267 0808 01F0C4F9 		bl	RTC_ByteToBcd2
 1268 080c 0346     		mov	r3, r0
 1269 080e 4FEA0344 		lsl	r4, r3, #16
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1270              		.loc 1 965 0
 1271 0812 3B68     		ldr	r3, [r7, #0]
 1272 0814 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1273 0816 1846     		mov	r0, r3
 1274 0818 01F0BCF9 		bl	RTC_ByteToBcd2
 1275 081c 0346     		mov	r3, r0
 1276 081e 4FEA0323 		lsl	r3, r3, #8
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 1277              		.loc 1 964 0
 1278 0822 1C43     		orrs	r4, r4, r3
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 1279              		.loc 1 966 0
 1280 0824 3B68     		ldr	r3, [r7, #0]
 1281 0826 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1282 0828 1846     		mov	r0, r3
 1283 082a 01F0B3F9 		bl	RTC_ByteToBcd2
 1284 082e 0346     		mov	r3, r0
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1285              		.loc 1 965 0
 1286 0830 44EA0302 		orr	r2, r4, r3
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 1287              		.loc 1 967 0
 1288 0834 3B68     		ldr	r3, [r7, #0]
 1289 0836 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1290 0838 4FEA4333 		lsl	r3, r3, #13
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 1291              		.loc 1 964 0
 1292 083c 1343     		orrs	r3, r3, r2
 1293 083e FB60     		str	r3, [r7, #12]
 1294              	.L52:
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 1295              		.loc 1 971 0
 1296 0840 4FF42053 		mov	r3, #10240
 1297 0844 C4F20003 		movt	r3, 16384
 1298 0848 4FF0CA02 		mov	r2, #202
 1299 084c 5A62     		str	r2, [r3, #36]
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1300              		.loc 1 972 0
 1301 084e 4FF42053 		mov	r3, #10240
 1302 0852 C4F20003 		movt	r3, 16384
 1303 0856 4FF05302 		mov	r2, #83
 1304 085a 5A62     		str	r2, [r3, #36]
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 1305              		.loc 1 975 0
 1306 085c FFF7FEFF 		bl	RTC_EnterInitMode
 1307 0860 0346     		mov	r3, r0
 1308 0862 002B     		cmp	r3, #0
 1309 0864 03D1     		bne	.L53
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 1310              		.loc 1 977 0
 1311 0866 4FF00003 		mov	r3, #0
 1312 086a FB72     		strb	r3, [r7, #11]
 1313 086c 17E0     		b	.L54
 1314              	.L53:
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set the RTC_DR register */
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 1315              		.loc 1 982 0
 1316 086e 4FF42053 		mov	r3, #10240
 1317 0872 C4F20003 		movt	r3, 16384
 1318 0876 FA68     		ldr	r2, [r7, #12]
 1319 0878 22F07F42 		bic	r2, r2, #-16777216
 1320 087c 22F0C002 		bic	r2, r2, #192
 1321 0880 5A60     		str	r2, [r3, #4]
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode(); 
 1322              		.loc 1 985 0
 1323 0882 FFF7FEFF 		bl	RTC_ExitInitMode
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if(RTC_WaitForSynchro() == ERROR)
 1324              		.loc 1 987 0
 1325 0886 FFF7FEFF 		bl	RTC_WaitForSynchro
 1326 088a 0346     		mov	r3, r0
 1327 088c 002B     		cmp	r3, #0
 1328 088e 03D1     		bne	.L55
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 1329              		.loc 1 989 0
 1330 0890 4FF00003 		mov	r3, #0
 1331 0894 FB72     		strb	r3, [r7, #11]
 1332 0896 02E0     		b	.L54
 1333              	.L55:
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 1334              		.loc 1 993 0
 1335 0898 4FF00103 		mov	r3, #1
 1336 089c FB72     		strb	r3, [r7, #11]
 1337              	.L54:
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;   
 1338              		.loc 1 997 0
 1339 089e 4FF42053 		mov	r3, #10240
 1340 08a2 C4F20003 		movt	r3, 16384
 1341 08a6 4FF0FF02 		mov	r2, #255
 1342 08aa 5A62     		str	r2, [r3, #36]
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 1343              		.loc 1 999 0
 1344 08ac FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1345              		.loc 1 1000 0
 1346 08ae 1846     		mov	r0, r3
 1347 08b0 07F11407 		add	r7, r7, #20
 1348 08b4 BD46     		mov	sp, r7
 1349 08b6 90BD     		pop	{r4, r7, pc}
 1350              		.cfi_endproc
 1351              	.LFE123:
 1353              		.align	2
 1354              		.global	RTC_DateStructInit
 1355              		.thumb
 1356              		.thumb_func
 1358              	RTC_DateStructInit:
 1359              	.LFB124:
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_DateStruct member with its default value
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         (Monday, January 01 xx00).
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_DateStruct: pointer to a RTC_DateTypeDef structure which will be 
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         initialized.
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1360              		.loc 1 1010 0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 8
 1363              		@ frame_needed = 1, uses_anonymous_args = 0
 1364              		@ link register save eliminated.
 1365 08b8 80B4     		push	{r7}
 1366              	.LCFI41:
 1367              		.cfi_def_cfa_offset 4
 1368              		.cfi_offset 7, -4
 1369 08ba 83B0     		sub	sp, sp, #12
 1370              	.LCFI42:
 1371              		.cfi_def_cfa_offset 16
 1372 08bc 00AF     		add	r7, sp, #0
 1373              	.LCFI43:
 1374              		.cfi_def_cfa_register 7
 1375 08be 7860     		str	r0, [r7, #4]
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Monday, January 01 xx00 */
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
 1376              		.loc 1 1012 0
 1377 08c0 7B68     		ldr	r3, [r7, #4]
 1378 08c2 4FF00102 		mov	r2, #1
 1379 08c6 1A70     		strb	r2, [r3, #0]
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = 1;
 1380              		.loc 1 1013 0
 1381 08c8 7B68     		ldr	r3, [r7, #4]
 1382 08ca 4FF00102 		mov	r2, #1
 1383 08ce 9A70     		strb	r2, [r3, #2]
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = RTC_Month_January;
 1384              		.loc 1 1014 0
 1385 08d0 7B68     		ldr	r3, [r7, #4]
 1386 08d2 4FF00102 		mov	r2, #1
 1387 08d6 5A70     		strb	r2, [r3, #1]
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = 0;
 1388              		.loc 1 1015 0
 1389 08d8 7B68     		ldr	r3, [r7, #4]
 1390 08da 4FF00002 		mov	r2, #0
 1391 08de DA70     		strb	r2, [r3, #3]
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1392              		.loc 1 1016 0
 1393 08e0 07F10C07 		add	r7, r7, #12
 1394 08e4 BD46     		mov	sp, r7
 1395 08e6 80BC     		pop	{r7}
 1396 08e8 7047     		bx	lr
 1397              		.cfi_endproc
 1398              	.LFE124:
 1400 08ea 00BF     		.align	2
 1401              		.global	RTC_GetDate
 1402              		.thumb
 1403              		.thumb_func
 1405              	RTC_GetDate:
 1406              	.LFB125:
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC current date. 
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                        contain the returned current date configuration.     
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1407              		.loc 1 1029 0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 16
 1410              		@ frame_needed = 1, uses_anonymous_args = 0
 1411 08ec 80B5     		push	{r7, lr}
 1412              	.LCFI44:
 1413              		.cfi_def_cfa_offset 8
 1414              		.cfi_offset 14, -4
 1415              		.cfi_offset 7, -8
 1416 08ee 84B0     		sub	sp, sp, #16
 1417              	.LCFI45:
 1418              		.cfi_def_cfa_offset 24
 1419 08f0 00AF     		add	r7, sp, #0
 1420              	.LCFI46:
 1421              		.cfi_def_cfa_register 7
 1422 08f2 7860     		str	r0, [r7, #4]
 1423 08f4 3960     		str	r1, [r7, #0]
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1424              		.loc 1 1030 0
 1425 08f6 4FF00003 		mov	r3, #0
 1426 08fa FB60     		str	r3, [r7, #12]
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_TR register */
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 1427              		.loc 1 1036 0
 1428 08fc 4FF42053 		mov	r3, #10240
 1429 0900 C4F20003 		movt	r3, 16384
 1430 0904 5B68     		ldr	r3, [r3, #4]
 1431 0906 23F07F43 		bic	r3, r3, #-16777216
 1432 090a 23F0C003 		bic	r3, r3, #192
 1433 090e FB60     		str	r3, [r7, #12]
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Fill the structure fields with the read parameters */
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 1434              		.loc 1 1039 0
 1435 0910 FB68     		ldr	r3, [r7, #12]
 1436 0912 03F47F03 		and	r3, r3, #16711680
 1437 0916 4FEA1343 		lsr	r3, r3, #16
 1438 091a DAB2     		uxtb	r2, r3
 1439 091c 3B68     		ldr	r3, [r7, #0]
 1440 091e DA70     		strb	r2, [r3, #3]
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 1441              		.loc 1 1040 0
 1442 0920 FB68     		ldr	r3, [r7, #12]
 1443 0922 03F4F853 		and	r3, r3, #7936
 1444 0926 4FEA1323 		lsr	r3, r3, #8
 1445 092a DAB2     		uxtb	r2, r3
 1446 092c 3B68     		ldr	r3, [r7, #0]
 1447 092e 5A70     		strb	r2, [r3, #1]
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 1448              		.loc 1 1041 0
 1449 0930 FB68     		ldr	r3, [r7, #12]
 1450 0932 DBB2     		uxtb	r3, r3
 1451 0934 03F03F03 		and	r3, r3, #63
 1452 0938 DAB2     		uxtb	r2, r3
 1453 093a 3B68     		ldr	r3, [r7, #0]
 1454 093c 9A70     		strb	r2, [r3, #2]
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 1455              		.loc 1 1042 0
 1456 093e FB68     		ldr	r3, [r7, #12]
 1457 0940 03F46043 		and	r3, r3, #57344
 1458 0944 4FEA5333 		lsr	r3, r3, #13
 1459 0948 DAB2     		uxtb	r2, r3
 1460 094a 3B68     		ldr	r3, [r7, #0]
 1461 094c 1A70     		strb	r2, [r3, #0]
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 1462              		.loc 1 1045 0
 1463 094e 7B68     		ldr	r3, [r7, #4]
 1464 0950 002B     		cmp	r3, #0
 1465 0952 1AD1     		bne	.L57
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Convert the structure parameters to Binary format */
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 1466              		.loc 1 1048 0
 1467 0954 3B68     		ldr	r3, [r7, #0]
 1468 0956 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1469 0958 1846     		mov	r0, r3
 1470 095a 01F03DF9 		bl	RTC_Bcd2ToByte
 1471 095e 0346     		mov	r3, r0
 1472 0960 1A46     		mov	r2, r3
 1473 0962 3B68     		ldr	r3, [r7, #0]
 1474 0964 DA70     		strb	r2, [r3, #3]
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1475              		.loc 1 1049 0
 1476 0966 3B68     		ldr	r3, [r7, #0]
 1477 0968 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1478 096a 1846     		mov	r0, r3
 1479 096c 01F034F9 		bl	RTC_Bcd2ToByte
 1480 0970 0346     		mov	r3, r0
 1481 0972 1A46     		mov	r2, r3
 1482 0974 3B68     		ldr	r3, [r7, #0]
 1483 0976 5A70     		strb	r2, [r3, #1]
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 1484              		.loc 1 1050 0
 1485 0978 3B68     		ldr	r3, [r7, #0]
 1486 097a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1487 097c 1846     		mov	r0, r3
 1488 097e 01F02BF9 		bl	RTC_Bcd2ToByte
 1489 0982 0346     		mov	r3, r0
 1490 0984 1A46     		mov	r2, r3
 1491 0986 3B68     		ldr	r3, [r7, #0]
 1492 0988 9A70     		strb	r2, [r3, #2]
 1493              	.L57:
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1494              		.loc 1 1052 0
 1495 098a 07F11007 		add	r7, r7, #16
 1496 098e BD46     		mov	sp, r7
 1497 0990 80BD     		pop	{r7, pc}
 1498              		.cfi_endproc
 1499              	.LFE125:
 1501 0992 00BF     		.align	2
 1502              		.global	RTC_SetAlarm
 1503              		.thumb
 1504              		.thumb_func
 1506              	RTC_SetAlarm:
 1507              	.LFB126:
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group3 Alarms configuration functions
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Alarms (Alarm A and Alarm B) configuration functions 
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               Alarms (Alarm A and Alarm B) configuration functions
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to program and read the RTC Alarms.
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Set the specified RTC Alarm.
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The Alarm register can only be written when the corresponding Alarm
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_AlarmCmd(DISABLE)).    
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                          contains the alarm configuration parameters.     
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1508              		.loc 1 1089 0
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 24
 1511              		@ frame_needed = 1, uses_anonymous_args = 0
 1512 0994 90B5     		push	{r4, r7, lr}
 1513              	.LCFI47:
 1514              		.cfi_def_cfa_offset 12
 1515              		.cfi_offset 14, -4
 1516              		.cfi_offset 7, -8
 1517              		.cfi_offset 4, -12
 1518 0996 87B0     		sub	sp, sp, #28
 1519              	.LCFI48:
 1520              		.cfi_def_cfa_offset 40
 1521 0998 00AF     		add	r7, sp, #0
 1522              	.LCFI49:
 1523              		.cfi_def_cfa_register 7
 1524 099a F860     		str	r0, [r7, #12]
 1525 099c B960     		str	r1, [r7, #8]
 1526 099e 7A60     		str	r2, [r7, #4]
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1527              		.loc 1 1090 0
 1528 09a0 4FF00003 		mov	r3, #0
 1529 09a4 7B61     		str	r3, [r7, #20]
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm));
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 1530              		.loc 1 1098 0
 1531 09a6 FB68     		ldr	r3, [r7, #12]
 1532 09a8 002B     		cmp	r3, #0
 1533 09aa 0DD1     		bne	.L60
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 1534              		.loc 1 1100 0
 1535 09ac 4FF42053 		mov	r3, #10240
 1536 09b0 C4F20003 		movt	r3, 16384
 1537 09b4 9B68     		ldr	r3, [r3, #8]
 1538 09b6 03F04003 		and	r3, r3, #64
 1539 09ba 002B     		cmp	r3, #0
 1540 09bc 2CD1     		bne	.L62
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } 
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 1541              		.loc 1 1107 0
 1542 09be 7B68     		ldr	r3, [r7, #4]
 1543 09c0 4FF00002 		mov	r2, #0
 1544 09c4 DA70     		strb	r2, [r3, #3]
 1545 09c6 27E0     		b	.L62
 1546              	.L60:
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes));
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds));
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 1547              		.loc 1 1124 0
 1548 09c8 4FF42053 		mov	r3, #10240
 1549 09cc C4F20003 		movt	r3, 16384
 1550 09d0 9B68     		ldr	r3, [r3, #8]
 1551 09d2 03F04003 		and	r3, r3, #64
 1552 09d6 002B     		cmp	r3, #0
 1553 09d8 07D0     		beq	.L63
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours);
 1554              		.loc 1 1126 0
 1555 09da 7B68     		ldr	r3, [r7, #4]
 1556 09dc 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1557 09de 1846     		mov	r0, r3
 1558 09e0 01F0FAF8 		bl	RTC_Bcd2ToByte
 1559 09e4 0346     		mov	r3, r0
 1560 09e6 7B61     		str	r3, [r7, #20]
 1561 09e8 03E0     		b	.L64
 1562              	.L63:
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(tmpreg));
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } 
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 1563              		.loc 1 1132 0
 1564 09ea 7B68     		ldr	r3, [r7, #4]
 1565 09ec 4FF00002 		mov	r2, #0
 1566 09f0 DA70     		strb	r2, [r3, #3]
 1567              	.L64:
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)));
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes)));
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)));
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
 1568              		.loc 1 1139 0
 1569 09f2 7B68     		ldr	r3, [r7, #4]
 1570 09f4 9B68     		ldr	r3, [r3, #8]
 1571 09f6 002B     		cmp	r3, #0
 1572 09f8 07D1     		bne	.L65
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 1573              		.loc 1 1141 0
 1574 09fa 7B68     		ldr	r3, [r7, #4]
 1575 09fc 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1576 09fe 1846     		mov	r0, r3
 1577 0a00 01F0EAF8 		bl	RTC_Bcd2ToByte
 1578 0a04 0346     		mov	r3, r0
 1579 0a06 7B61     		str	r3, [r7, #20]
 1580 0a08 06E0     		b	.L62
 1581              	.L65:
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 1582              		.loc 1 1146 0
 1583 0a0a 7B68     		ldr	r3, [r7, #4]
 1584 0a0c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1585 0a0e 1846     		mov	r0, r3
 1586 0a10 01F0E2F8 		bl	RTC_Bcd2ToByte
 1587 0a14 0346     		mov	r3, r0
 1588 0a16 7B61     		str	r3, [r7, #20]
 1589              	.L62:
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }    
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
 1590              		.loc 1 1152 0
 1591 0a18 FB68     		ldr	r3, [r7, #12]
 1592 0a1a 002B     		cmp	r3, #0
 1593 0a1c 1DD0     		beq	.L66
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1594              		.loc 1 1154 0
 1595 0a1e 7B68     		ldr	r3, [r7, #4]
 1596 0a20 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1597 0a22 4FEA0342 		lsl	r2, r3, #16
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1598              		.loc 1 1155 0
 1599 0a26 7B68     		ldr	r3, [r7, #4]
 1600 0a28 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1601 0a2a 4FEA0323 		lsl	r3, r3, #8
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1602              		.loc 1 1154 0
 1603 0a2e 1A43     		orrs	r2, r2, r3
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 1604              		.loc 1 1156 0
 1605 0a30 7B68     		ldr	r3, [r7, #4]
 1606 0a32 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1607              		.loc 1 1155 0
 1608 0a34 1A43     		orrs	r2, r2, r3
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1609              		.loc 1 1157 0
 1610 0a36 7B68     		ldr	r3, [r7, #4]
 1611 0a38 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1612 0a3a 4FEA0343 		lsl	r3, r3, #16
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 1613              		.loc 1 1156 0
 1614 0a3e 1A43     		orrs	r2, r2, r3
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1615              		.loc 1 1158 0
 1616 0a40 7B68     		ldr	r3, [r7, #4]
 1617 0a42 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1618 0a44 4FEA0363 		lsl	r3, r3, #24
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1619              		.loc 1 1157 0
 1620 0a48 1A43     		orrs	r2, r2, r3
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1621              		.loc 1 1159 0
 1622 0a4a 7B68     		ldr	r3, [r7, #4]
 1623 0a4c 9B68     		ldr	r3, [r3, #8]
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1624              		.loc 1 1158 0
 1625 0a4e 1A43     		orrs	r2, r2, r3
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 1626              		.loc 1 1160 0
 1627 0a50 7B68     		ldr	r3, [r7, #4]
 1628 0a52 5B68     		ldr	r3, [r3, #4]
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1629              		.loc 1 1154 0
 1630 0a54 1343     		orrs	r3, r3, r2
 1631 0a56 7B61     		str	r3, [r7, #20]
 1632 0a58 2FE0     		b	.L67
 1633              	.L66:
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1634              		.loc 1 1164 0
 1635 0a5a 7B68     		ldr	r3, [r7, #4]
 1636 0a5c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1637 0a5e 1846     		mov	r0, r3
 1638 0a60 01F098F8 		bl	RTC_ByteToBcd2
 1639 0a64 0346     		mov	r3, r0
 1640 0a66 4FEA0344 		lsl	r4, r3, #16
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1641              		.loc 1 1165 0
 1642 0a6a 7B68     		ldr	r3, [r7, #4]
 1643 0a6c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1644 0a6e 1846     		mov	r0, r3
 1645 0a70 01F090F8 		bl	RTC_ByteToBcd2
 1646 0a74 0346     		mov	r3, r0
 1647 0a76 4FEA0323 		lsl	r3, r3, #8
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1648              		.loc 1 1164 0
 1649 0a7a 1C43     		orrs	r4, r4, r3
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 1650              		.loc 1 1166 0
 1651 0a7c 7B68     		ldr	r3, [r7, #4]
 1652 0a7e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1653 0a80 1846     		mov	r0, r3
 1654 0a82 01F087F8 		bl	RTC_ByteToBcd2
 1655 0a86 0346     		mov	r3, r0
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1656              		.loc 1 1165 0
 1657 0a88 44EA0302 		orr	r2, r4, r3
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1658              		.loc 1 1167 0
 1659 0a8c 7B68     		ldr	r3, [r7, #4]
 1660 0a8e DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1661 0a90 4FEA0343 		lsl	r3, r3, #16
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 1662              		.loc 1 1166 0
 1663 0a94 42EA0304 		orr	r4, r2, r3
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1664              		.loc 1 1168 0
 1665 0a98 7B68     		ldr	r3, [r7, #4]
 1666 0a9a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1667 0a9c 1846     		mov	r0, r3
 1668 0a9e 01F079F8 		bl	RTC_ByteToBcd2
 1669 0aa2 0346     		mov	r3, r0
 1670 0aa4 4FEA0363 		lsl	r3, r3, #24
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1671              		.loc 1 1167 0
 1672 0aa8 44EA0302 		orr	r2, r4, r3
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1673              		.loc 1 1169 0
 1674 0aac 7B68     		ldr	r3, [r7, #4]
 1675 0aae 9B68     		ldr	r3, [r3, #8]
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1676              		.loc 1 1168 0
 1677 0ab0 1A43     		orrs	r2, r2, r3
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 1678              		.loc 1 1170 0
 1679 0ab2 7B68     		ldr	r3, [r7, #4]
 1680 0ab4 5B68     		ldr	r3, [r3, #4]
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 1681              		.loc 1 1164 0
 1682 0ab6 1343     		orrs	r3, r3, r2
 1683 0ab8 7B61     		str	r3, [r7, #20]
 1684              	.L67:
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 1685              		.loc 1 1174 0
 1686 0aba 4FF42053 		mov	r3, #10240
 1687 0abe C4F20003 		movt	r3, 16384
 1688 0ac2 4FF0CA02 		mov	r2, #202
 1689 0ac6 5A62     		str	r2, [r3, #36]
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1690              		.loc 1 1175 0
 1691 0ac8 4FF42053 		mov	r3, #10240
 1692 0acc C4F20003 		movt	r3, 16384
 1693 0ad0 4FF05302 		mov	r2, #83
 1694 0ad4 5A62     		str	r2, [r3, #36]
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the Alarm register */
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
 1695              		.loc 1 1178 0
 1696 0ad6 BB68     		ldr	r3, [r7, #8]
 1697 0ad8 B3F5807F 		cmp	r3, #256
 1698 0adc 06D1     		bne	.L68
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->ALRMAR = (uint32_t)tmpreg;
 1699              		.loc 1 1180 0
 1700 0ade 4FF42053 		mov	r3, #10240
 1701 0ae2 C4F20003 		movt	r3, 16384
 1702 0ae6 7A69     		ldr	r2, [r7, #20]
 1703 0ae8 DA61     		str	r2, [r3, #28]
 1704 0aea 05E0     		b	.L69
 1705              	.L68:
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->ALRMBR = (uint32_t)tmpreg;
 1706              		.loc 1 1184 0
 1707 0aec 4FF42053 		mov	r3, #10240
 1708 0af0 C4F20003 		movt	r3, 16384
 1709 0af4 7A69     		ldr	r2, [r7, #20]
 1710 0af6 1A62     		str	r2, [r3, #32]
 1711              	.L69:
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;   
 1712              		.loc 1 1188 0
 1713 0af8 4FF42053 		mov	r3, #10240
 1714 0afc C4F20003 		movt	r3, 16384
 1715 0b00 4FF0FF02 		mov	r2, #255
 1716 0b04 5A62     		str	r2, [r3, #36]
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1717              		.loc 1 1189 0
 1718 0b06 07F11C07 		add	r7, r7, #28
 1719 0b0a BD46     		mov	sp, r7
 1720 0b0c 90BD     		pop	{r4, r7, pc}
 1721              		.cfi_endproc
 1722              	.LFE126:
 1724 0b0e 00BF     		.align	2
 1725              		.global	RTC_AlarmStructInit
 1726              		.thumb
 1727              		.thumb_func
 1729              	RTC_AlarmStructInit:
 1730              	.LFB127:
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_AlarmStruct member with its default value
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         (Time = 00h:00mn:00sec / Date = 1st day of the month/Mask =
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         all fields are masked).
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a @ref RTC_AlarmTypeDef structure which
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         will be initialized.
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1731              		.loc 1 1200 0
 1732              		.cfi_startproc
 1733              		@ args = 0, pretend = 0, frame = 8
 1734              		@ frame_needed = 1, uses_anonymous_args = 0
 1735              		@ link register save eliminated.
 1736 0b10 80B4     		push	{r7}
 1737              	.LCFI50:
 1738              		.cfi_def_cfa_offset 4
 1739              		.cfi_offset 7, -4
 1740 0b12 83B0     		sub	sp, sp, #12
 1741              	.LCFI51:
 1742              		.cfi_def_cfa_offset 16
 1743 0b14 00AF     		add	r7, sp, #0
 1744              	.LCFI52:
 1745              		.cfi_def_cfa_register 7
 1746 0b16 7860     		str	r0, [r7, #4]
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Alarm Time Settings : Time = 00h:00mn:00sec */
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 1747              		.loc 1 1202 0
 1748 0b18 7B68     		ldr	r3, [r7, #4]
 1749 0b1a 4FF00002 		mov	r2, #0
 1750 0b1e DA70     		strb	r2, [r3, #3]
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 1751              		.loc 1 1203 0
 1752 0b20 7B68     		ldr	r3, [r7, #4]
 1753 0b22 4FF00002 		mov	r2, #0
 1754 0b26 1A70     		strb	r2, [r3, #0]
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 1755              		.loc 1 1204 0
 1756 0b28 7B68     		ldr	r3, [r7, #4]
 1757 0b2a 4FF00002 		mov	r2, #0
 1758 0b2e 5A70     		strb	r2, [r3, #1]
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 1759              		.loc 1 1205 0
 1760 0b30 7B68     		ldr	r3, [r7, #4]
 1761 0b32 4FF00002 		mov	r2, #0
 1762 0b36 9A70     		strb	r2, [r3, #2]
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Alarm Date Settings : Date = 1st day of the month */
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 1763              		.loc 1 1208 0
 1764 0b38 7B68     		ldr	r3, [r7, #4]
 1765 0b3a 4FF00002 		mov	r2, #0
 1766 0b3e 9A60     		str	r2, [r3, #8]
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 1767              		.loc 1 1209 0
 1768 0b40 7B68     		ldr	r3, [r7, #4]
 1769 0b42 4FF00102 		mov	r2, #1
 1770 0b46 1A73     		strb	r2, [r3, #12]
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Alarm Masks Settings : Mask =  all fields are not masked */
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
 1771              		.loc 1 1212 0
 1772 0b48 7B68     		ldr	r3, [r7, #4]
 1773 0b4a 4FF00002 		mov	r2, #0
 1774 0b4e 5A60     		str	r2, [r3, #4]
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1775              		.loc 1 1213 0
 1776 0b50 07F10C07 		add	r7, r7, #12
 1777 0b54 BD46     		mov	sp, r7
 1778 0b56 80BC     		pop	{r7}
 1779 0b58 7047     		bx	lr
 1780              		.cfi_endproc
 1781              	.LFE127:
 1783 0b5a 00BF     		.align	2
 1784              		.global	RTC_GetAlarm
 1785              		.thumb
 1786              		.thumb_func
 1788              	RTC_GetAlarm:
 1789              	.LFB128:
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC Alarm value and masks.
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the output parameters.
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be read.
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                          contains the output alarm configuration values.     
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1790              		.loc 1 1230 0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 24
 1793              		@ frame_needed = 1, uses_anonymous_args = 0
 1794 0b5c 80B5     		push	{r7, lr}
 1795              	.LCFI53:
 1796              		.cfi_def_cfa_offset 8
 1797              		.cfi_offset 14, -4
 1798              		.cfi_offset 7, -8
 1799 0b5e 86B0     		sub	sp, sp, #24
 1800              	.LCFI54:
 1801              		.cfi_def_cfa_offset 32
 1802 0b60 00AF     		add	r7, sp, #0
 1803              	.LCFI55:
 1804              		.cfi_def_cfa_register 7
 1805 0b62 F860     		str	r0, [r7, #12]
 1806 0b64 B960     		str	r1, [r7, #8]
 1807 0b66 7A60     		str	r2, [r7, #4]
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1808              		.loc 1 1231 0
 1809 0b68 4FF00003 		mov	r3, #0
 1810 0b6c 7B61     		str	r3, [r7, #20]
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm)); 
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_ALRMxR register */
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
 1811              		.loc 1 1238 0
 1812 0b6e BB68     		ldr	r3, [r7, #8]
 1813 0b70 B3F5807F 		cmp	r3, #256
 1814 0b74 06D1     		bne	.L72
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(RTC->ALRMAR);
 1815              		.loc 1 1240 0
 1816 0b76 4FF42053 		mov	r3, #10240
 1817 0b7a C4F20003 		movt	r3, 16384
 1818 0b7e DB69     		ldr	r3, [r3, #28]
 1819 0b80 7B61     		str	r3, [r7, #20]
 1820 0b82 05E0     		b	.L73
 1821              	.L72:
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(RTC->ALRMBR);
 1822              		.loc 1 1244 0
 1823 0b84 4FF42053 		mov	r3, #10240
 1824 0b88 C4F20003 		movt	r3, 16384
 1825 0b8c 1B6A     		ldr	r3, [r3, #32]
 1826 0b8e 7B61     		str	r3, [r7, #20]
 1827              	.L73:
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Fill the structure with the read parameters */
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 1828              		.loc 1 1248 0
 1829 0b90 7B69     		ldr	r3, [r7, #20]
 1830 0b92 03F47C13 		and	r3, r3, #4128768
 1831 0b96 4FEA1343 		lsr	r3, r3, #16
 1832 0b9a DAB2     		uxtb	r2, r3
 1833 0b9c 7B68     		ldr	r3, [r7, #4]
 1834 0b9e 1A70     		strb	r2, [r3, #0]
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 1835              		.loc 1 1250 0
 1836 0ba0 7B69     		ldr	r3, [r7, #20]
 1837 0ba2 03F4FE43 		and	r3, r3, #32512
 1838 0ba6 4FEA1323 		lsr	r3, r3, #8
 1839 0baa DAB2     		uxtb	r2, r3
 1840 0bac 7B68     		ldr	r3, [r7, #4]
 1841 0bae 5A70     		strb	r2, [r3, #1]
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_MNU)) >> 8);
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 1842              		.loc 1 1252 0
 1843 0bb0 7B69     		ldr	r3, [r7, #20]
 1844 0bb2 DBB2     		uxtb	r3, r3
 1845 0bb4 03F07F03 		and	r3, r3, #127
 1846 0bb8 DAB2     		uxtb	r2, r3
 1847 0bba 7B68     		ldr	r3, [r7, #4]
 1848 0bbc 9A70     		strb	r2, [r3, #2]
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_SU));
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 1849              		.loc 1 1254 0
 1850 0bbe 7B69     		ldr	r3, [r7, #20]
 1851 0bc0 03F48003 		and	r3, r3, #4194304
 1852 0bc4 4FEA1343 		lsr	r3, r3, #16
 1853 0bc8 DAB2     		uxtb	r2, r3
 1854 0bca 7B68     		ldr	r3, [r7, #4]
 1855 0bcc DA70     		strb	r2, [r3, #3]
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 
 1856              		.loc 1 1255 0
 1857 0bce 7B69     		ldr	r3, [r7, #20]
 1858 0bd0 03F07C53 		and	r3, r3, #1056964608
 1859 0bd4 4FEA1363 		lsr	r3, r3, #24
 1860 0bd8 DAB2     		uxtb	r2, r3
 1861 0bda 7B68     		ldr	r3, [r7, #4]
 1862 0bdc 1A73     		strb	r2, [r3, #12]
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 1863              		.loc 1 1256 0
 1864 0bde 7B69     		ldr	r3, [r7, #20]
 1865 0be0 03F08042 		and	r2, r3, #1073741824
 1866 0be4 7B68     		ldr	r3, [r7, #4]
 1867 0be6 9A60     		str	r2, [r3, #8]
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 1868              		.loc 1 1257 0
 1869 0be8 7B69     		ldr	r3, [r7, #20]
 1870 0bea 03F08032 		and	r2, r3, #-2139062144
 1871 0bee 7B68     		ldr	r3, [r7, #4]
 1872 0bf0 5A60     		str	r2, [r3, #4]
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 1873              		.loc 1 1259 0
 1874 0bf2 FB68     		ldr	r3, [r7, #12]
 1875 0bf4 002B     		cmp	r3, #0
 1876 0bf6 23D1     		bne	.L71
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 1877              		.loc 1 1261 0
 1878 0bf8 7B68     		ldr	r3, [r7, #4]
 1879 0bfa 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 1880 0bfc 1846     		mov	r0, r3
 1881 0bfe 00F0EBFF 		bl	RTC_Bcd2ToByte
 1882 0c02 0346     		mov	r3, r0
 1883 0c04 1A46     		mov	r2, r3
 1884 0c06 7B68     		ldr	r3, [r7, #4]
 1885 0c08 1A70     		strb	r2, [r3, #0]
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Hours);
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 1886              		.loc 1 1263 0
 1887 0c0a 7B68     		ldr	r3, [r7, #4]
 1888 0c0c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1889 0c0e 1846     		mov	r0, r3
 1890 0c10 00F0E2FF 		bl	RTC_Bcd2ToByte
 1891 0c14 0346     		mov	r3, r0
 1892 0c16 1A46     		mov	r2, r3
 1893 0c18 7B68     		ldr	r3, [r7, #4]
 1894 0c1a 5A70     		strb	r2, [r3, #1]
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Minutes);
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 1895              		.loc 1 1265 0
 1896 0c1c 7B68     		ldr	r3, [r7, #4]
 1897 0c1e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1898 0c20 1846     		mov	r0, r3
 1899 0c22 00F0D9FF 		bl	RTC_Bcd2ToByte
 1900 0c26 0346     		mov	r3, r0
 1901 0c28 1A46     		mov	r2, r3
 1902 0c2a 7B68     		ldr	r3, [r7, #4]
 1903 0c2c 9A70     		strb	r2, [r3, #2]
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Seconds);
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 1904              		.loc 1 1267 0
 1905 0c2e 7B68     		ldr	r3, [r7, #4]
 1906 0c30 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1907 0c32 1846     		mov	r0, r3
 1908 0c34 00F0D0FF 		bl	RTC_Bcd2ToByte
 1909 0c38 0346     		mov	r3, r0
 1910 0c3a 1A46     		mov	r2, r3
 1911 0c3c 7B68     		ldr	r3, [r7, #4]
 1912 0c3e 1A73     		strb	r2, [r3, #12]
 1913              	.L71:
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
1269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 1914              		.loc 1 1269 0
 1915 0c40 07F11807 		add	r7, r7, #24
 1916 0c44 BD46     		mov	sp, r7
 1917 0c46 80BD     		pop	{r7, pc}
 1918              		.cfi_endproc
 1919              	.LFE128:
 1921              		.align	2
 1922              		.global	RTC_AlarmCmd
 1923              		.thumb
 1924              		.thumb_func
 1926              	RTC_AlarmCmd:
 1927              	.LFB129:
1270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the specified RTC Alarm.
1273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
1275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the specified alarm.
1278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Alarm is enabled/disabled
1281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Alarm is not enabled/disabled  
1282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
1284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 1928              		.loc 1 1284 0
 1929              		.cfi_startproc
 1930              		@ args = 0, pretend = 0, frame = 24
 1931              		@ frame_needed = 1, uses_anonymous_args = 0
 1932              		@ link register save eliminated.
 1933 0c48 80B4     		push	{r7}
 1934              	.LCFI56:
 1935              		.cfi_def_cfa_offset 4
 1936              		.cfi_offset 7, -4
 1937 0c4a 87B0     		sub	sp, sp, #28
 1938              	.LCFI57:
 1939              		.cfi_def_cfa_offset 32
 1940 0c4c 00AF     		add	r7, sp, #0
 1941              	.LCFI58:
 1942              		.cfi_def_cfa_register 7
 1943 0c4e 7860     		str	r0, [r7, #4]
 1944 0c50 0B46     		mov	r3, r1
 1945 0c52 FB70     		strb	r3, [r7, #3]
1285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t alarmcounter = 0x00;
 1946              		.loc 1 1285 0
 1947 0c54 4FF00003 		mov	r3, #0
 1948 0c58 FB60     		str	r3, [r7, #12]
1286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t alarmstatus = 0x00;
 1949              		.loc 1 1286 0
 1950 0c5a 4FF00003 		mov	r3, #0
 1951 0c5e 3B61     		str	r3, [r7, #16]
1287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 1952              		.loc 1 1287 0
 1953 0c60 4FF00003 		mov	r3, #0
 1954 0c64 FB75     		strb	r3, [r7, #23]
1288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
1291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 1955              		.loc 1 1294 0
 1956 0c66 4FF42053 		mov	r3, #10240
 1957 0c6a C4F20003 		movt	r3, 16384
 1958 0c6e 4FF0CA02 		mov	r2, #202
 1959 0c72 5A62     		str	r2, [r3, #36]
1295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1960              		.loc 1 1295 0
 1961 0c74 4FF42053 		mov	r3, #10240
 1962 0c78 C4F20003 		movt	r3, 16384
 1963 0c7c 4FF05302 		mov	r2, #83
 1964 0c80 5A62     		str	r2, [r3, #36]
1296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the Alarm state */
1298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 1965              		.loc 1 1298 0
 1966 0c82 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1967 0c84 002B     		cmp	r3, #0
 1968 0c86 10D0     		beq	.L76
1299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_Alarm;
 1969              		.loc 1 1300 0
 1970 0c88 4FF42053 		mov	r3, #10240
 1971 0c8c C4F20003 		movt	r3, 16384
 1972 0c90 4FF42052 		mov	r2, #10240
 1973 0c94 C4F20002 		movt	r2, 16384
 1974 0c98 9268     		ldr	r2, [r2, #8]
 1975 0c9a 1146     		mov	r1, r2
 1976 0c9c 7A68     		ldr	r2, [r7, #4]
 1977 0c9e 0A43     		orrs	r2, r2, r1
 1978 0ca0 9A60     		str	r2, [r3, #8]
1301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 1979              		.loc 1 1302 0
 1980 0ca2 4FF00103 		mov	r3, #1
 1981 0ca6 FB75     		strb	r3, [r7, #23]
 1982 0ca8 37E0     		b	.L77
 1983              	.L76:
1303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   { 
1306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable the Alarm in RTC_CR register */
1307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_Alarm;
 1984              		.loc 1 1307 0
 1985 0caa 4FF42053 		mov	r3, #10240
 1986 0cae C4F20003 		movt	r3, 16384
 1987 0cb2 4FF42052 		mov	r2, #10240
 1988 0cb6 C4F20002 		movt	r2, 16384
 1989 0cba 9268     		ldr	r2, [r2, #8]
 1990 0cbc 1146     		mov	r1, r2
 1991 0cbe 7A68     		ldr	r2, [r7, #4]
 1992 0cc0 6FEA0202 		mvn	r2, r2
 1993 0cc4 0A40     		ands	r2, r2, r1
 1994 0cc6 9A60     		str	r2, [r3, #8]
 1995              	.L79:
1308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    
1309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
1310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     do
1311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 1996              		.loc 1 1312 0 discriminator 1
 1997 0cc8 4FF42053 		mov	r3, #10240
 1998 0ccc C4F20003 		movt	r3, 16384
 1999 0cd0 DB68     		ldr	r3, [r3, #12]
 2000 0cd2 1A46     		mov	r2, r3
 2001 0cd4 7B68     		ldr	r3, [r7, #4]
 2002 0cd6 4FEA1323 		lsr	r3, r3, #8
 2003 0cda 1340     		ands	r3, r3, r2
 2004 0cdc 3B61     		str	r3, [r7, #16]
1313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       alarmcounter++;  
 2005              		.loc 1 1313 0 discriminator 1
 2006 0cde FB68     		ldr	r3, [r7, #12]
 2007 0ce0 03F10103 		add	r3, r3, #1
 2008 0ce4 FB60     		str	r3, [r7, #12]
1314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 2009              		.loc 1 1314 0 discriminator 1
 2010 0ce6 FB68     		ldr	r3, [r7, #12]
 2011 0ce8 B3F5803F 		cmp	r3, #65536
 2012 0cec 02D0     		beq	.L78
 2013 0cee 3B69     		ldr	r3, [r7, #16]
 2014 0cf0 002B     		cmp	r3, #0
 2015 0cf2 E9D0     		beq	.L79
 2016              	.L78:
1315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 2017              		.loc 1 1316 0
 2018 0cf4 4FF42053 		mov	r3, #10240
 2019 0cf8 C4F20003 		movt	r3, 16384
 2020 0cfc DB68     		ldr	r3, [r3, #12]
 2021 0cfe 1A46     		mov	r2, r3
 2022 0d00 7B68     		ldr	r3, [r7, #4]
 2023 0d02 4FEA1323 		lsr	r3, r3, #8
 2024 0d06 1340     		ands	r3, r3, r2
 2025 0d08 002B     		cmp	r3, #0
 2026 0d0a 03D1     		bne	.L80
1317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 2027              		.loc 1 1318 0
 2028 0d0c 4FF00003 		mov	r3, #0
 2029 0d10 FB75     		strb	r3, [r7, #23]
 2030 0d12 02E0     		b	.L77
 2031              	.L80:
1319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } 
1320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 2032              		.loc 1 1322 0
 2033 0d14 4FF00103 		mov	r3, #1
 2034 0d18 FB75     		strb	r3, [r7, #23]
 2035              	.L77:
1323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }        
1324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2036              		.loc 1 1327 0
 2037 0d1a 4FF42053 		mov	r3, #10240
 2038 0d1e C4F20003 		movt	r3, 16384
 2039 0d22 4FF0FF02 		mov	r2, #255
 2040 0d26 5A62     		str	r2, [r3, #36]
1328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 2041              		.loc 1 1329 0
 2042 0d28 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2043              		.loc 1 1330 0
 2044 0d2a 1846     		mov	r0, r3
 2045 0d2c 07F11C07 		add	r7, r7, #28
 2046 0d30 BD46     		mov	sp, r7
 2047 0d32 80BC     		pop	{r7}
 2048 0d34 7047     		bx	lr
 2049              		.cfi_endproc
 2050              	.LFE129:
 2052 0d36 00BF     		.align	2
 2053              		.global	RTC_AlarmSubSecondConfig
 2054              		.thumb
 2055              		.thumb_func
 2057              	RTC_AlarmSubSecondConfig:
 2058              	.LFB130:
1331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configure the RTC AlarmA/B Subseconds value and mask.*
1334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   This function is performed only when the Alarm is disabled. 
1335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_A: to select Alarm A
1338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_B: to select Alarm B
1339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmSubSecondValue: specifies the Subseconds value.
1340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be a value from 0 to 0x00007FFF.
1341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmSubSecondMask:  specifies the Subseconds Mask.
1342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be any combination of the following values:
1343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_All    : All Alarm SS fields are masked.
1344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          There is no comparison on sub seconds for Alarm.
1345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_1 : SS[14:1] are don't care in Alarm comparison.
1346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[0] is compared
1347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_2 : SS[14:2] are don't care in Alarm comparison.
1348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[1:0] are compared
1349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_3 : SS[14:3] are don't care in Alarm comparison.
1350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[2:0] are compared
1351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_4 : SS[14:4] are don't care in Alarm comparison.
1352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[3:0] are compared
1353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_5 : SS[14:5] are don't care in Alarm comparison.
1354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[4:0] are compared
1355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_6 : SS[14:6] are don't care in Alarm comparison.
1356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[5:0] are compared
1357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_7 : SS[14:7] are don't care in Alarm comparison.
1358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[6:0] are compared
1359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_8 : SS[14:8] are don't care in Alarm comparison.
1360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[7:0] are compared
1361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_9 : SS[14:9] are don't care in Alarm comparison.
1362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[8:0] are compared
1363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_10: SS[14:10] are don't care in Alarm comparison.
1364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[9:0] are compared
1365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_11: SS[14:11] are don't care in Alarm comparison.
1366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[10:0] are compared
1367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_12: SS[14:12] are don't care in Alarm comparison.
1368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[11:0] are compared
1369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_13: SS[14:13] are don't care in Alarm comparison.
1370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[12:0] are compared
1371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14   : SS[14] is don't care in Alarm comparison.
1372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          Only SS[13:0] are compared
1373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
1374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                          to activate alarm
1375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_Al
1378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2059              		.loc 1 1378 0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 24
 2062              		@ frame_needed = 1, uses_anonymous_args = 0
 2063              		@ link register save eliminated.
 2064 0d38 80B4     		push	{r7}
 2065              	.LCFI59:
 2066              		.cfi_def_cfa_offset 4
 2067              		.cfi_offset 7, -4
 2068 0d3a 87B0     		sub	sp, sp, #28
 2069              	.LCFI60:
 2070              		.cfi_def_cfa_offset 32
 2071 0d3c 00AF     		add	r7, sp, #0
 2072              	.LCFI61:
 2073              		.cfi_def_cfa_register 7
 2074 0d3e F860     		str	r0, [r7, #12]
 2075 0d40 B960     		str	r1, [r7, #8]
 2076 0d42 7A60     		str	r2, [r7, #4]
1379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 2077              		.loc 1 1379 0
 2078 0d44 4FF00003 		mov	r3, #0
 2079 0d48 7B61     		str	r3, [r7, #20]
1380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm));
1383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
1384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
1385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2080              		.loc 1 1387 0
 2081 0d4a 4FF42053 		mov	r3, #10240
 2082 0d4e C4F20003 		movt	r3, 16384
 2083 0d52 4FF0CA02 		mov	r2, #202
 2084 0d56 5A62     		str	r2, [r3, #36]
1388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2085              		.loc 1 1388 0
 2086 0d58 4FF42053 		mov	r3, #10240
 2087 0d5c C4F20003 		movt	r3, 16384
 2088 0d60 4FF05302 		mov	r2, #83
 2089 0d64 5A62     		str	r2, [r3, #36]
1389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the Alarm A or Alarm B SubSecond registers */
1391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
 2090              		.loc 1 1391 0
 2091 0d66 BA68     		ldr	r2, [r7, #8]
 2092 0d68 7B68     		ldr	r3, [r7, #4]
 2093 0d6a 1343     		orrs	r3, r3, r2
 2094 0d6c 7B61     		str	r3, [r7, #20]
1392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
 2095              		.loc 1 1393 0
 2096 0d6e FB68     		ldr	r3, [r7, #12]
 2097 0d70 B3F5807F 		cmp	r3, #256
 2098 0d74 06D1     		bne	.L82
1394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the AlarmA SubSecond register */
1396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->ALRMASSR = tmpreg;
 2099              		.loc 1 1396 0
 2100 0d76 4FF42053 		mov	r3, #10240
 2101 0d7a C4F20003 		movt	r3, 16384
 2102 0d7e 7A69     		ldr	r2, [r7, #20]
 2103 0d80 5A64     		str	r2, [r3, #68]
 2104 0d82 05E0     		b	.L83
 2105              	.L82:
1397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Alarm B SubSecond register */
1401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->ALRMBSSR = tmpreg;
 2106              		.loc 1 1401 0
 2107 0d84 4FF42053 		mov	r3, #10240
 2108 0d88 C4F20003 		movt	r3, 16384
 2109 0d8c 7A69     		ldr	r2, [r7, #20]
 2110 0d8e 9A64     		str	r2, [r3, #72]
 2111              	.L83:
1402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 2112              		.loc 1 1405 0
 2113 0d90 4FF42053 		mov	r3, #10240
 2114 0d94 C4F20003 		movt	r3, 16384
 2115 0d98 4FF0FF02 		mov	r2, #255
 2116 0d9c 5A62     		str	r2, [r3, #36]
1406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2117              		.loc 1 1407 0
 2118 0d9e 07F11C07 		add	r7, r7, #28
 2119 0da2 BD46     		mov	sp, r7
 2120 0da4 80BC     		pop	{r7}
 2121 0da6 7047     		bx	lr
 2122              		.cfi_endproc
 2123              	.LFE130:
 2125              		.align	2
 2126              		.global	RTC_GetAlarmSubSecond
 2127              		.thumb
 2128              		.thumb_func
 2130              	RTC_GetAlarmSubSecond:
 2131              	.LFB131:
1408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Gets the RTC Alarm Subseconds value.
1411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be read.
1412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_A: to select Alarm A
1414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_B: to select Alarm B
1415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
1416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval RTC Alarm Subseconds value.
1417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
1419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2132              		.loc 1 1419 0
 2133              		.cfi_startproc
 2134              		@ args = 0, pretend = 0, frame = 16
 2135              		@ frame_needed = 1, uses_anonymous_args = 0
 2136              		@ link register save eliminated.
 2137 0da8 80B4     		push	{r7}
 2138              	.LCFI62:
 2139              		.cfi_def_cfa_offset 4
 2140              		.cfi_offset 7, -4
 2141 0daa 85B0     		sub	sp, sp, #20
 2142              	.LCFI63:
 2143              		.cfi_def_cfa_offset 24
 2144 0dac 00AF     		add	r7, sp, #0
 2145              	.LCFI64:
 2146              		.cfi_def_cfa_register 7
 2147 0dae 7860     		str	r0, [r7, #4]
1420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 2148              		.loc 1 1420 0
 2149 0db0 4FF00003 		mov	r3, #0
 2150 0db4 FB60     		str	r3, [r7, #12]
1421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_ALRMxR register */
1423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
 2151              		.loc 1 1423 0
 2152 0db6 7B68     		ldr	r3, [r7, #4]
 2153 0db8 B3F5807F 		cmp	r3, #256
 2154 0dbc 0AD1     		bne	.L85
1424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
 2155              		.loc 1 1425 0
 2156 0dbe 4FF42053 		mov	r3, #10240
 2157 0dc2 C4F20003 		movt	r3, 16384
 2158 0dc6 5B6C     		ldr	r3, [r3, #68]
 2159 0dc8 4FEA4343 		lsl	r3, r3, #17
 2160 0dcc 4FEA5343 		lsr	r3, r3, #17
 2161 0dd0 FB60     		str	r3, [r7, #12]
 2162 0dd2 09E0     		b	.L86
 2163              	.L85:
1426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
 2164              		.loc 1 1429 0
 2165 0dd4 4FF42053 		mov	r3, #10240
 2166 0dd8 C4F20003 		movt	r3, 16384
 2167 0ddc 9B6C     		ldr	r3, [r3, #72]
 2168 0dde 4FEA4343 		lsl	r3, r3, #17
 2169 0de2 4FEA5343 		lsr	r3, r3, #17
 2170 0de6 FB60     		str	r3, [r7, #12]
 2171              	.L86:
1430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (tmpreg);
 2172              		.loc 1 1432 0
 2173 0de8 FB68     		ldr	r3, [r7, #12]
1433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2174              		.loc 1 1433 0
 2175 0dea 1846     		mov	r0, r3
 2176 0dec 07F11407 		add	r7, r7, #20
 2177 0df0 BD46     		mov	sp, r7
 2178 0df2 80BC     		pop	{r7}
 2179 0df4 7047     		bx	lr
 2180              		.cfi_endproc
 2181              	.LFE131:
 2183 0df6 00BF     		.align	2
 2184              		.global	RTC_WakeUpClockConfig
 2185              		.thumb
 2186              		.thumb_func
 2188              	RTC_WakeUpClockConfig:
 2189              	.LFB132:
1434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group4 WakeUp Timer configuration functions
1440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   WakeUp Timer configuration functions 
1441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                      WakeUp Timer configuration functions
1445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to program and read the RTC WakeUp.
1448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Wakeup clock source.
1455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The WakeUp Clock source can only be changed when the RTC WakeUp
1456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_WakeUpCmd(DISABLE)).      
1457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_WakeUpClock: Wakeup Clock source.
1458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div16: RTC Wakeup Counter Clock = RTCCLK/16
1460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div8: RTC Wakeup Counter Clock = RTCCLK/8
1461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div4: RTC Wakeup Counter Clock = RTCCLK/4
1462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div2: RTC Wakeup Counter Clock = RTCCLK/2
1463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
1464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
1465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
1468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2190              		.loc 1 1468 0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 8
 2193              		@ frame_needed = 1, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
 2195 0df8 80B4     		push	{r7}
 2196              	.LCFI65:
 2197              		.cfi_def_cfa_offset 4
 2198              		.cfi_offset 7, -4
 2199 0dfa 83B0     		sub	sp, sp, #12
 2200              	.LCFI66:
 2201              		.cfi_def_cfa_offset 16
 2202 0dfc 00AF     		add	r7, sp, #0
 2203              	.LCFI67:
 2204              		.cfi_def_cfa_register 7
 2205 0dfe 7860     		str	r0, [r7, #4]
1469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));
1471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2206              		.loc 1 1473 0
 2207 0e00 4FF42053 		mov	r3, #10240
 2208 0e04 C4F20003 		movt	r3, 16384
 2209 0e08 4FF0CA02 		mov	r2, #202
 2210 0e0c 5A62     		str	r2, [r3, #36]
1474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2211              		.loc 1 1474 0
 2212 0e0e 4FF42053 		mov	r3, #10240
 2213 0e12 C4F20003 		movt	r3, 16384
 2214 0e16 4FF05302 		mov	r2, #83
 2215 0e1a 5A62     		str	r2, [r3, #36]
1475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear the Wakeup Timer clock source bits in CR register */
1477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 2216              		.loc 1 1477 0
 2217 0e1c 4FF42053 		mov	r3, #10240
 2218 0e20 C4F20003 		movt	r3, 16384
 2219 0e24 4FF42052 		mov	r2, #10240
 2220 0e28 C4F20002 		movt	r2, 16384
 2221 0e2c 9268     		ldr	r2, [r2, #8]
 2222 0e2e 22F00702 		bic	r2, r2, #7
 2223 0e32 9A60     		str	r2, [r3, #8]
1478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the clock source */
1480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)RTC_WakeUpClock;
 2224              		.loc 1 1480 0
 2225 0e34 4FF42053 		mov	r3, #10240
 2226 0e38 C4F20003 		movt	r3, 16384
 2227 0e3c 4FF42052 		mov	r2, #10240
 2228 0e40 C4F20002 		movt	r2, 16384
 2229 0e44 9268     		ldr	r2, [r2, #8]
 2230 0e46 1146     		mov	r1, r2
 2231 0e48 7A68     		ldr	r2, [r7, #4]
 2232 0e4a 0A43     		orrs	r2, r2, r1
 2233 0e4c 9A60     		str	r2, [r3, #8]
1481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2234              		.loc 1 1483 0
 2235 0e4e 4FF42053 		mov	r3, #10240
 2236 0e52 C4F20003 		movt	r3, 16384
 2237 0e56 4FF0FF02 		mov	r2, #255
 2238 0e5a 5A62     		str	r2, [r3, #36]
1484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2239              		.loc 1 1484 0
 2240 0e5c 07F10C07 		add	r7, r7, #12
 2241 0e60 BD46     		mov	sp, r7
 2242 0e62 80BC     		pop	{r7}
 2243 0e64 7047     		bx	lr
 2244              		.cfi_endproc
 2245              	.LFE132:
 2247 0e66 00BF     		.align	2
 2248              		.global	RTC_SetWakeUpCounter
 2249              		.thumb
 2250              		.thumb_func
 2252              	RTC_SetWakeUpCounter:
 2253              	.LFB133:
1485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Wakeup counter.
1488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The RTC WakeUp counter can only be written when the RTC WakeUp
1489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_WakeUpCmd(DISABLE)).        
1490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
1491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be a value from 0x0000 to 0xFFFF. 
1492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
1495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2254              		.loc 1 1495 0
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 8
 2257              		@ frame_needed = 1, uses_anonymous_args = 0
 2258              		@ link register save eliminated.
 2259 0e68 80B4     		push	{r7}
 2260              	.LCFI68:
 2261              		.cfi_def_cfa_offset 4
 2262              		.cfi_offset 7, -4
 2263 0e6a 83B0     		sub	sp, sp, #12
 2264              	.LCFI69:
 2265              		.cfi_def_cfa_offset 16
 2266 0e6c 00AF     		add	r7, sp, #0
 2267              	.LCFI70:
 2268              		.cfi_def_cfa_register 7
 2269 0e6e 7860     		str	r0, [r7, #4]
1496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
1498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2270              		.loc 1 1500 0
 2271 0e70 4FF42053 		mov	r3, #10240
 2272 0e74 C4F20003 		movt	r3, 16384
 2273 0e78 4FF0CA02 		mov	r2, #202
 2274 0e7c 5A62     		str	r2, [r3, #36]
1501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2275              		.loc 1 1501 0
 2276 0e7e 4FF42053 		mov	r3, #10240
 2277 0e82 C4F20003 		movt	r3, 16384
 2278 0e86 4FF05302 		mov	r2, #83
 2279 0e8a 5A62     		str	r2, [r3, #36]
1502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the Wakeup Timer counter */
1504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 2280              		.loc 1 1504 0
 2281 0e8c 4FF42053 		mov	r3, #10240
 2282 0e90 C4F20003 		movt	r3, 16384
 2283 0e94 7A68     		ldr	r2, [r7, #4]
 2284 0e96 5A61     		str	r2, [r3, #20]
1505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2285              		.loc 1 1507 0
 2286 0e98 4FF42053 		mov	r3, #10240
 2287 0e9c C4F20003 		movt	r3, 16384
 2288 0ea0 4FF0FF02 		mov	r2, #255
 2289 0ea4 5A62     		str	r2, [r3, #36]
1508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2290              		.loc 1 1508 0
 2291 0ea6 07F10C07 		add	r7, r7, #12
 2292 0eaa BD46     		mov	sp, r7
 2293 0eac 80BC     		pop	{r7}
 2294 0eae 7047     		bx	lr
 2295              		.cfi_endproc
 2296              	.LFE133:
 2298              		.align	2
 2299              		.global	RTC_GetWakeUpCounter
 2300              		.thumb
 2301              		.thumb_func
 2303              	RTC_GetWakeUpCounter:
 2304              	.LFB134:
1509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Returns the RTC WakeUp timer counter value.
1512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
1513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval The RTC WakeUp Counter value.
1514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_GetWakeUpCounter(void)
1516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2305              		.loc 1 1516 0
 2306              		.cfi_startproc
 2307              		@ args = 0, pretend = 0, frame = 0
 2308              		@ frame_needed = 1, uses_anonymous_args = 0
 2309              		@ link register save eliminated.
 2310 0eb0 80B4     		push	{r7}
 2311              	.LCFI71:
 2312              		.cfi_def_cfa_offset 4
 2313              		.cfi_offset 7, -4
 2314 0eb2 00AF     		add	r7, sp, #0
 2315              	.LCFI72:
 2316              		.cfi_def_cfa_register 7
1517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the counter value */
1518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
 2317              		.loc 1 1518 0
 2318 0eb4 4FF42053 		mov	r3, #10240
 2319 0eb8 C4F20003 		movt	r3, 16384
 2320 0ebc 5B69     		ldr	r3, [r3, #20]
 2321 0ebe 4FEA0343 		lsl	r3, r3, #16
 2322 0ec2 4FEA1343 		lsr	r3, r3, #16
1519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2323              		.loc 1 1519 0
 2324 0ec6 1846     		mov	r0, r3
 2325 0ec8 BD46     		mov	sp, r7
 2326 0eca 80BC     		pop	{r7}
 2327 0ecc 7047     		bx	lr
 2328              		.cfi_endproc
 2329              	.LFE134:
 2331 0ece 00BF     		.align	2
 2332              		.global	RTC_WakeUpCmd
 2333              		.thumb
 2334              		.thumb_func
 2336              	RTC_WakeUpCmd:
 2337              	.LFB135:
1520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the RTC WakeUp timer.
1523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the WakeUp timer.
1524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
1528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2338              		.loc 1 1528 0
 2339              		.cfi_startproc
 2340              		@ args = 0, pretend = 0, frame = 24
 2341              		@ frame_needed = 1, uses_anonymous_args = 0
 2342              		@ link register save eliminated.
 2343 0ed0 80B4     		push	{r7}
 2344              	.LCFI73:
 2345              		.cfi_def_cfa_offset 4
 2346              		.cfi_offset 7, -4
 2347 0ed2 87B0     		sub	sp, sp, #28
 2348              	.LCFI74:
 2349              		.cfi_def_cfa_offset 32
 2350 0ed4 00AF     		add	r7, sp, #0
 2351              	.LCFI75:
 2352              		.cfi_def_cfa_register 7
 2353 0ed6 0346     		mov	r3, r0
 2354 0ed8 FB71     		strb	r3, [r7, #7]
1529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
 2355              		.loc 1 1529 0
 2356 0eda 4FF00003 		mov	r3, #0
 2357 0ede FB60     		str	r3, [r7, #12]
1530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 2358              		.loc 1 1530 0
 2359 0ee0 4FF00003 		mov	r3, #0
 2360 0ee4 3B61     		str	r3, [r7, #16]
1531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2361              		.loc 1 1531 0
 2362 0ee6 4FF00003 		mov	r3, #0
 2363 0eea FB75     		strb	r3, [r7, #23]
1532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2364              		.loc 1 1537 0
 2365 0eec 4FF42053 		mov	r3, #10240
 2366 0ef0 C4F20003 		movt	r3, 16384
 2367 0ef4 4FF0CA02 		mov	r2, #202
 2368 0ef8 5A62     		str	r2, [r3, #36]
1538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2369              		.loc 1 1538 0
 2370 0efa 4FF42053 		mov	r3, #10240
 2371 0efe C4F20003 		movt	r3, 16384
 2372 0f02 4FF05302 		mov	r2, #83
 2373 0f06 5A62     		str	r2, [r3, #36]
1539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 2374              		.loc 1 1540 0
 2375 0f08 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2376 0f0a 002B     		cmp	r3, #0
 2377 0f0c 0FD0     		beq	.L91
1541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Enable the Wakeup Timer */
1543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_CR_WUTE;
 2378              		.loc 1 1543 0
 2379 0f0e 4FF42053 		mov	r3, #10240
 2380 0f12 C4F20003 		movt	r3, 16384
 2381 0f16 4FF42052 		mov	r2, #10240
 2382 0f1a C4F20002 		movt	r2, 16384
 2383 0f1e 9268     		ldr	r2, [r2, #8]
 2384 0f20 42F48062 		orr	r2, r2, #1024
 2385 0f24 9A60     		str	r2, [r3, #8]
1544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 2386              		.loc 1 1544 0
 2387 0f26 4FF00103 		mov	r3, #1
 2388 0f2a FB75     		strb	r3, [r7, #23]
 2389 0f2c 2EE0     		b	.L92
 2390              	.L91:
1545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable the Wakeup Timer */
1549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 2391              		.loc 1 1549 0
 2392 0f2e 4FF42053 		mov	r3, #10240
 2393 0f32 C4F20003 		movt	r3, 16384
 2394 0f36 4FF42052 		mov	r2, #10240
 2395 0f3a C4F20002 		movt	r2, 16384
 2396 0f3e 9268     		ldr	r2, [r2, #8]
 2397 0f40 22F48062 		bic	r2, r2, #1024
 2398 0f44 9A60     		str	r2, [r3, #8]
 2399              	.L94:
1550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
1551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     do
1552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 2400              		.loc 1 1553 0 discriminator 1
 2401 0f46 4FF42053 		mov	r3, #10240
 2402 0f4a C4F20003 		movt	r3, 16384
 2403 0f4e DB68     		ldr	r3, [r3, #12]
 2404 0f50 03F00403 		and	r3, r3, #4
 2405 0f54 3B61     		str	r3, [r7, #16]
1554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       wutcounter++;  
 2406              		.loc 1 1554 0 discriminator 1
 2407 0f56 FB68     		ldr	r3, [r7, #12]
 2408 0f58 03F10103 		add	r3, r3, #1
 2409 0f5c FB60     		str	r3, [r7, #12]
1555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 2410              		.loc 1 1555 0 discriminator 1
 2411 0f5e FB68     		ldr	r3, [r7, #12]
 2412 0f60 B3F5803F 		cmp	r3, #65536
 2413 0f64 02D0     		beq	.L93
 2414 0f66 3B69     		ldr	r3, [r7, #16]
 2415 0f68 002B     		cmp	r3, #0
 2416 0f6a ECD0     		beq	.L94
 2417              	.L93:
1556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 2418              		.loc 1 1557 0
 2419 0f6c 4FF42053 		mov	r3, #10240
 2420 0f70 C4F20003 		movt	r3, 16384
 2421 0f74 DB68     		ldr	r3, [r3, #12]
 2422 0f76 03F00403 		and	r3, r3, #4
 2423 0f7a 002B     		cmp	r3, #0
 2424 0f7c 03D1     		bne	.L95
1558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 2425              		.loc 1 1559 0
 2426 0f7e 4FF00003 		mov	r3, #0
 2427 0f82 FB75     		strb	r3, [r7, #23]
 2428 0f84 02E0     		b	.L92
 2429              	.L95:
1560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 2430              		.loc 1 1563 0
 2431 0f86 4FF00103 		mov	r3, #1
 2432 0f8a FB75     		strb	r3, [r7, #23]
 2433              	.L92:
1564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }    
1565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2434              		.loc 1 1568 0
 2435 0f8c 4FF42053 		mov	r3, #10240
 2436 0f90 C4F20003 		movt	r3, 16384
 2437 0f94 4FF0FF02 		mov	r2, #255
 2438 0f98 5A62     		str	r2, [r3, #36]
1569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 2439              		.loc 1 1570 0
 2440 0f9a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2441              		.loc 1 1571 0
 2442 0f9c 1846     		mov	r0, r3
 2443 0f9e 07F11C07 		add	r7, r7, #28
 2444 0fa2 BD46     		mov	sp, r7
 2445 0fa4 80BC     		pop	{r7}
 2446 0fa6 7047     		bx	lr
 2447              		.cfi_endproc
 2448              	.LFE135:
 2450              		.align	2
 2451              		.global	RTC_DayLightSavingConfig
 2452              		.thumb
 2453              		.thumb_func
 2455              	RTC_DayLightSavingConfig:
 2456              	.LFB136:
1572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group5 Daylight Saving configuration functions
1578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Daylight Saving configuration functions 
1579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                     Daylight Saving configuration functions
1583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to configure the RTC DayLight Saving.
1586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Adds or substract one hour from the current time.
1593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_DayLightSaveOperation: the value of hour adjustment. 
1594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_DayLightSaving_SUB1H: Substract one hour (winter time)
1596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_DayLightSaving_ADD1H: Add one hour (summer time)
1597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_StoreOperation: Specifies the value to be written in the BCK bit 
1598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                            in CR register to store the operation.
1599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_StoreOperation_Reset: BCK Bit Reset
1601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_StoreOperation_Set: BCK Bit Set
1602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
1605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2457              		.loc 1 1605 0
 2458              		.cfi_startproc
 2459              		@ args = 0, pretend = 0, frame = 8
 2460              		@ frame_needed = 1, uses_anonymous_args = 0
 2461              		@ link register save eliminated.
 2462 0fa8 80B4     		push	{r7}
 2463              	.LCFI76:
 2464              		.cfi_def_cfa_offset 4
 2465              		.cfi_offset 7, -4
 2466 0faa 83B0     		sub	sp, sp, #12
 2467              	.LCFI77:
 2468              		.cfi_def_cfa_offset 16
 2469 0fac 00AF     		add	r7, sp, #0
 2470              	.LCFI78:
 2471              		.cfi_def_cfa_register 7
 2472 0fae 7860     		str	r0, [r7, #4]
 2473 0fb0 3960     		str	r1, [r7, #0]
1606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
1608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));
1609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2474              		.loc 1 1611 0
 2475 0fb2 4FF42053 		mov	r3, #10240
 2476 0fb6 C4F20003 		movt	r3, 16384
 2477 0fba 4FF0CA02 		mov	r2, #202
 2478 0fbe 5A62     		str	r2, [r3, #36]
1612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2479              		.loc 1 1612 0
 2480 0fc0 4FF42053 		mov	r3, #10240
 2481 0fc4 C4F20003 		movt	r3, 16384
 2482 0fc8 4FF05302 		mov	r2, #83
 2483 0fcc 5A62     		str	r2, [r3, #36]
1613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear the bits to be configured */
1615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_BCK);
 2484              		.loc 1 1615 0
 2485 0fce 4FF42053 		mov	r3, #10240
 2486 0fd2 C4F20003 		movt	r3, 16384
 2487 0fd6 4FF42052 		mov	r2, #10240
 2488 0fda C4F20002 		movt	r2, 16384
 2489 0fde 9268     		ldr	r2, [r2, #8]
 2490 0fe0 22F48022 		bic	r2, r2, #262144
 2491 0fe4 9A60     		str	r2, [r3, #8]
1616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the RTC_CR register */
1618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
 2492              		.loc 1 1618 0
 2493 0fe6 4FF42053 		mov	r3, #10240
 2494 0fea C4F20003 		movt	r3, 16384
 2495 0fee 4FF42052 		mov	r2, #10240
 2496 0ff2 C4F20002 		movt	r2, 16384
 2497 0ff6 9268     		ldr	r2, [r2, #8]
 2498 0ff8 1146     		mov	r1, r2
 2499 0ffa 7868     		ldr	r0, [r7, #4]
 2500 0ffc 3A68     		ldr	r2, [r7, #0]
 2501 0ffe 0243     		orrs	r2, r2, r0
 2502 1000 0A43     		orrs	r2, r2, r1
 2503 1002 9A60     		str	r2, [r3, #8]
1619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2504              		.loc 1 1621 0
 2505 1004 4FF42053 		mov	r3, #10240
 2506 1008 C4F20003 		movt	r3, 16384
 2507 100c 4FF0FF02 		mov	r2, #255
 2508 1010 5A62     		str	r2, [r3, #36]
1622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2509              		.loc 1 1622 0
 2510 1012 07F10C07 		add	r7, r7, #12
 2511 1016 BD46     		mov	sp, r7
 2512 1018 80BC     		pop	{r7}
 2513 101a 7047     		bx	lr
 2514              		.cfi_endproc
 2515              	.LFE136:
 2517              		.align	2
 2518              		.global	RTC_GetStoreOperation
 2519              		.thumb
 2520              		.thumb_func
 2522              	RTC_GetStoreOperation:
 2523              	.LFB137:
1623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Returns the RTC Day Light Saving stored operation.
1626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
1627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval RTC Day Light Saving stored operation.
1628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - RTC_StoreOperation_Reset
1629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - RTC_StoreOperation_Set       
1630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_GetStoreOperation(void)
1632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2524              		.loc 1 1632 0
 2525              		.cfi_startproc
 2526              		@ args = 0, pretend = 0, frame = 0
 2527              		@ frame_needed = 1, uses_anonymous_args = 0
 2528              		@ link register save eliminated.
 2529 101c 80B4     		push	{r7}
 2530              	.LCFI79:
 2531              		.cfi_def_cfa_offset 4
 2532              		.cfi_offset 7, -4
 2533 101e 00AF     		add	r7, sp, #0
 2534              	.LCFI80:
 2535              		.cfi_def_cfa_register 7
1633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (RTC->CR & RTC_CR_BCK);
 2536              		.loc 1 1633 0
 2537 1020 4FF42053 		mov	r3, #10240
 2538 1024 C4F20003 		movt	r3, 16384
 2539 1028 9B68     		ldr	r3, [r3, #8]
 2540 102a 03F48023 		and	r3, r3, #262144
1634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2541              		.loc 1 1634 0
 2542 102e 1846     		mov	r0, r3
 2543 1030 BD46     		mov	sp, r7
 2544 1032 80BC     		pop	{r7}
 2545 1034 7047     		bx	lr
 2546              		.cfi_endproc
 2547              	.LFE137:
 2549 1036 00BF     		.align	2
 2550              		.global	RTC_OutputConfig
 2551              		.thumb
 2552              		.thumb_func
 2554              	RTC_OutputConfig:
 2555              	.LFB138:
1635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group6 Output pin Configuration function
1641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Output pin Configuration function 
1642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                          Output pin Configuration function
1646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   This section provide functions allowing to configure the RTC Output source.
1649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC output source (AFO_ALARM).
1656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Output: Specifies which signal will be routed to the RTC output. 
1657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_Disable: No output selected
1659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_AlarmA: signal of AlarmA mapped to output
1660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_AlarmB: signal of AlarmB mapped to output
1661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_WakeUp: signal of WakeUp mapped to output
1662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_OutputPolarity: Specifies the polarity of the output signal. 
1663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following:
1664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputPolarity_High: The output pin is high when the 
1665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                 ALRAF/ALRBF/WUTF is high (depending on OSEL)
1666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputPolarity_Low: The output pin is low when the 
1667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                 ALRAF/ALRBF/WUTF is high (depending on OSEL)
1668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
1671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2556              		.loc 1 1671 0
 2557              		.cfi_startproc
 2558              		@ args = 0, pretend = 0, frame = 8
 2559              		@ frame_needed = 1, uses_anonymous_args = 0
 2560              		@ link register save eliminated.
 2561 1038 80B4     		push	{r7}
 2562              	.LCFI81:
 2563              		.cfi_def_cfa_offset 4
 2564              		.cfi_offset 7, -4
 2565 103a 83B0     		sub	sp, sp, #12
 2566              	.LCFI82:
 2567              		.cfi_def_cfa_offset 16
 2568 103c 00AF     		add	r7, sp, #0
 2569              	.LCFI83:
 2570              		.cfi_def_cfa_register 7
 2571 103e 7860     		str	r0, [r7, #4]
 2572 1040 3960     		str	r1, [r7, #0]
1672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT(RTC_Output));
1674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));
1675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2573              		.loc 1 1677 0
 2574 1042 4FF42053 		mov	r3, #10240
 2575 1046 C4F20003 		movt	r3, 16384
 2576 104a 4FF0CA02 		mov	r2, #202
 2577 104e 5A62     		str	r2, [r3, #36]
1678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2578              		.loc 1 1678 0
 2579 1050 4FF42053 		mov	r3, #10240
 2580 1054 C4F20003 		movt	r3, 16384
 2581 1058 4FF05302 		mov	r2, #83
 2582 105c 5A62     		str	r2, [r3, #36]
1679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear the bits to be configured */
1681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 2583              		.loc 1 1681 0
 2584 105e 4FF42053 		mov	r3, #10240
 2585 1062 C4F20003 		movt	r3, 16384
 2586 1066 4FF42052 		mov	r2, #10240
 2587 106a C4F20002 		movt	r2, 16384
 2588 106e 9268     		ldr	r2, [r2, #8]
 2589 1070 22F4E002 		bic	r2, r2, #7340032
 2590 1074 9A60     		str	r2, [r3, #8]
1682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the output selection and polarity */
1684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 2591              		.loc 1 1684 0
 2592 1076 4FF42053 		mov	r3, #10240
 2593 107a C4F20003 		movt	r3, 16384
 2594 107e 4FF42052 		mov	r2, #10240
 2595 1082 C4F20002 		movt	r2, 16384
 2596 1086 9268     		ldr	r2, [r2, #8]
 2597 1088 1146     		mov	r1, r2
 2598 108a 7868     		ldr	r0, [r7, #4]
 2599 108c 3A68     		ldr	r2, [r7, #0]
 2600 108e 0243     		orrs	r2, r2, r0
 2601 1090 0A43     		orrs	r2, r2, r1
 2602 1092 9A60     		str	r2, [r3, #8]
1685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2603              		.loc 1 1687 0
 2604 1094 4FF42053 		mov	r3, #10240
 2605 1098 C4F20003 		movt	r3, 16384
 2606 109c 4FF0FF02 		mov	r2, #255
 2607 10a0 5A62     		str	r2, [r3, #36]
1688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2608              		.loc 1 1688 0
 2609 10a2 07F10C07 		add	r7, r7, #12
 2610 10a6 BD46     		mov	sp, r7
 2611 10a8 80BC     		pop	{r7}
 2612 10aa 7047     		bx	lr
 2613              		.cfi_endproc
 2614              	.LFE138:
 2616              		.align	2
 2617              		.global	RTC_CoarseCalibConfig
 2618              		.thumb
 2619              		.thumb_func
 2621              	RTC_CoarseCalibConfig:
 2622              	.LFB139:
1689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group7 Digital Calibration configuration functions
1695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Coarse Calibration configuration functions 
1696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                   Digital Calibration configuration functions
1700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Coarse calibration parameters.
1708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_CalibSign: specifies the sign of the coarse calibration value.
1709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
1710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_CalibSign_Positive: The value sign is positive 
1711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_CalibSign_Negative: The value sign is negative
1712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  Value: value of coarse calibration expressed in ppm (coded on 5 bits).
1713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *    
1714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   This Calibration value should be between 0 and 63 when using negative
1715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         sign with a 2-ppm step.
1716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           
1717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   This Calibration value should be between 0 and 126 when using positive
1718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         sign with a 4-ppm step.
1719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *           
1720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Coarse calibration are initialized
1722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Coarse calibration are not initialized     
1723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
1725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2623              		.loc 1 1725 0
 2624              		.cfi_startproc
 2625              		@ args = 0, pretend = 0, frame = 16
 2626              		@ frame_needed = 1, uses_anonymous_args = 0
 2627 10ac 80B5     		push	{r7, lr}
 2628              	.LCFI84:
 2629              		.cfi_def_cfa_offset 8
 2630              		.cfi_offset 14, -4
 2631              		.cfi_offset 7, -8
 2632 10ae 84B0     		sub	sp, sp, #16
 2633              	.LCFI85:
 2634              		.cfi_def_cfa_offset 24
 2635 10b0 00AF     		add	r7, sp, #0
 2636              	.LCFI86:
 2637              		.cfi_def_cfa_register 7
 2638 10b2 7860     		str	r0, [r7, #4]
 2639 10b4 3960     		str	r1, [r7, #0]
1726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2640              		.loc 1 1726 0
 2641 10b6 4FF00003 		mov	r3, #0
 2642 10ba FB73     		strb	r3, [r7, #15]
1727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    
1728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
1730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_VALUE(Value)); 
1731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2643              		.loc 1 1733 0
 2644 10bc 4FF42053 		mov	r3, #10240
 2645 10c0 C4F20003 		movt	r3, 16384
 2646 10c4 4FF0CA02 		mov	r2, #202
 2647 10c8 5A62     		str	r2, [r3, #36]
1734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2648              		.loc 1 1734 0
 2649 10ca 4FF42053 		mov	r3, #10240
 2650 10ce C4F20003 		movt	r3, 16384
 2651 10d2 4FF05302 		mov	r2, #83
 2652 10d6 5A62     		str	r2, [r3, #36]
1735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
1737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 2653              		.loc 1 1737 0
 2654 10d8 FFF7FEFF 		bl	RTC_EnterInitMode
 2655 10dc 0346     		mov	r3, r0
 2656 10de 002B     		cmp	r3, #0
 2657 10e0 03D1     		bne	.L100
1738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 2658              		.loc 1 1739 0
 2659 10e2 4FF00003 		mov	r3, #0
 2660 10e6 FB73     		strb	r3, [r7, #15]
 2661 10e8 0CE0     		b	.L101
 2662              	.L100:
1740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Set the coarse calibration value */
1744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
 2663              		.loc 1 1744 0
 2664 10ea 4FF42053 		mov	r3, #10240
 2665 10ee C4F20003 		movt	r3, 16384
 2666 10f2 7968     		ldr	r1, [r7, #4]
 2667 10f4 3A68     		ldr	r2, [r7, #0]
 2668 10f6 0A43     		orrs	r2, r2, r1
 2669 10f8 9A61     		str	r2, [r3, #24]
1745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
1746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 2670              		.loc 1 1746 0
 2671 10fa FFF7FEFF 		bl	RTC_ExitInitMode
1747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 2672              		.loc 1 1748 0
 2673 10fe 4FF00103 		mov	r3, #1
 2674 1102 FB73     		strb	r3, [r7, #15]
 2675              	.L101:
1749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2676              		.loc 1 1752 0
 2677 1104 4FF42053 		mov	r3, #10240
 2678 1108 C4F20003 		movt	r3, 16384
 2679 110c 4FF0FF02 		mov	r2, #255
 2680 1110 5A62     		str	r2, [r3, #36]
1753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 2681              		.loc 1 1754 0
 2682 1112 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2683              		.loc 1 1755 0
 2684 1114 1846     		mov	r0, r3
 2685 1116 07F11007 		add	r7, r7, #16
 2686 111a BD46     		mov	sp, r7
 2687 111c 80BD     		pop	{r7, pc}
 2688              		.cfi_endproc
 2689              	.LFE139:
 2691 111e 00BF     		.align	2
 2692              		.global	RTC_CoarseCalibCmd
 2693              		.thumb
 2694              		.thumb_func
 2696              	RTC_CoarseCalibCmd:
 2697              	.LFB140:
1756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the Coarse calibration process.
1759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the Coarse calibration.
1760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Coarse calibration are enabled/disabled
1763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Coarse calibration are not enabled/disabled    
1764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
1766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2698              		.loc 1 1766 0
 2699              		.cfi_startproc
 2700              		@ args = 0, pretend = 0, frame = 16
 2701              		@ frame_needed = 1, uses_anonymous_args = 0
 2702 1120 80B5     		push	{r7, lr}
 2703              	.LCFI87:
 2704              		.cfi_def_cfa_offset 8
 2705              		.cfi_offset 14, -4
 2706              		.cfi_offset 7, -8
 2707 1122 84B0     		sub	sp, sp, #16
 2708              	.LCFI88:
 2709              		.cfi_def_cfa_offset 24
 2710 1124 00AF     		add	r7, sp, #0
 2711              	.LCFI89:
 2712              		.cfi_def_cfa_register 7
 2713 1126 0346     		mov	r3, r0
 2714 1128 FB71     		strb	r3, [r7, #7]
1767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2715              		.loc 1 1767 0
 2716 112a 4FF00003 		mov	r3, #0
 2717 112e FB73     		strb	r3, [r7, #15]
1768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2718              		.loc 1 1773 0
 2719 1130 4FF42053 		mov	r3, #10240
 2720 1134 C4F20003 		movt	r3, 16384
 2721 1138 4FF0CA02 		mov	r2, #202
 2722 113c 5A62     		str	r2, [r3, #36]
1774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2723              		.loc 1 1774 0
 2724 113e 4FF42053 		mov	r3, #10240
 2725 1142 C4F20003 		movt	r3, 16384
 2726 1146 4FF05302 		mov	r2, #83
 2727 114a 5A62     		str	r2, [r3, #36]
1775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
1777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 2728              		.loc 1 1777 0
 2729 114c FFF7FEFF 		bl	RTC_EnterInitMode
 2730 1150 0346     		mov	r3, r0
 2731 1152 002B     		cmp	r3, #0
 2732 1154 03D1     		bne	.L103
1778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status =  ERROR;
 2733              		.loc 1 1779 0
 2734 1156 4FF00003 		mov	r3, #0
 2735 115a FB73     		strb	r3, [r7, #15]
 2736 115c 20E0     		b	.L104
 2737              	.L103:
1780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if (NewState != DISABLE)
 2738              		.loc 1 1783 0
 2739 115e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2740 1160 002B     		cmp	r3, #0
 2741 1162 0CD0     		beq	.L105
1784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Enable the Coarse Calibration */
1786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CR |= (uint32_t)RTC_CR_DCE;
 2742              		.loc 1 1786 0
 2743 1164 4FF42053 		mov	r3, #10240
 2744 1168 C4F20003 		movt	r3, 16384
 2745 116c 4FF42052 		mov	r2, #10240
 2746 1170 C4F20002 		movt	r2, 16384
 2747 1174 9268     		ldr	r2, [r2, #8]
 2748 1176 42F08002 		orr	r2, r2, #128
 2749 117a 9A60     		str	r2, [r3, #8]
 2750 117c 0BE0     		b	.L106
 2751              	.L105:
1787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
1789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     { 
1790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Disable the Coarse Calibration */
1791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->CR &= (uint32_t)~RTC_CR_DCE;
 2752              		.loc 1 1791 0
 2753 117e 4FF42053 		mov	r3, #10240
 2754 1182 C4F20003 		movt	r3, 16384
 2755 1186 4FF42052 		mov	r2, #10240
 2756 118a C4F20002 		movt	r2, 16384
 2757 118e 9268     		ldr	r2, [r2, #8]
 2758 1190 22F08002 		bic	r2, r2, #128
 2759 1194 9A60     		str	r2, [r3, #8]
 2760              	.L106:
1792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
1794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 2761              		.loc 1 1794 0
 2762 1196 FFF7FEFF 		bl	RTC_ExitInitMode
1795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
1796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 2763              		.loc 1 1796 0
 2764 119a 4FF00103 		mov	r3, #1
 2765 119e FB73     		strb	r3, [r7, #15]
 2766              	.L104:
1797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
1798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2767              		.loc 1 1800 0
 2768 11a0 4FF42053 		mov	r3, #10240
 2769 11a4 C4F20003 		movt	r3, 16384
 2770 11a8 4FF0FF02 		mov	r2, #255
 2771 11ac 5A62     		str	r2, [r3, #36]
1801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return status;
 2772              		.loc 1 1802 0
 2773 11ae FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2774              		.loc 1 1803 0
 2775 11b0 1846     		mov	r0, r3
 2776 11b2 07F11007 		add	r7, r7, #16
 2777 11b6 BD46     		mov	sp, r7
 2778 11b8 80BD     		pop	{r7, pc}
 2779              		.cfi_endproc
 2780              	.LFE140:
 2782 11ba 00BF     		.align	2
 2783              		.global	RTC_CalibOutputCmd
 2784              		.thumb
 2785              		.thumb_func
 2787              	RTC_CalibOutputCmd:
 2788              	.LFB141:
1804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC clock to be output through the relative pin.
1807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the digital calibration Output.
1808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_CalibOutputCmd(FunctionalState NewState)
1812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2789              		.loc 1 1812 0
 2790              		.cfi_startproc
 2791              		@ args = 0, pretend = 0, frame = 8
 2792              		@ frame_needed = 1, uses_anonymous_args = 0
 2793              		@ link register save eliminated.
 2794 11bc 80B4     		push	{r7}
 2795              	.LCFI90:
 2796              		.cfi_def_cfa_offset 4
 2797              		.cfi_offset 7, -4
 2798 11be 83B0     		sub	sp, sp, #12
 2799              	.LCFI91:
 2800              		.cfi_def_cfa_offset 16
 2801 11c0 00AF     		add	r7, sp, #0
 2802              	.LCFI92:
 2803              		.cfi_def_cfa_register 7
 2804 11c2 0346     		mov	r3, r0
 2805 11c4 FB71     		strb	r3, [r7, #7]
1813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2806              		.loc 1 1817 0
 2807 11c6 4FF42053 		mov	r3, #10240
 2808 11ca C4F20003 		movt	r3, 16384
 2809 11ce 4FF0CA02 		mov	r2, #202
 2810 11d2 5A62     		str	r2, [r3, #36]
1818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2811              		.loc 1 1818 0
 2812 11d4 4FF42053 		mov	r3, #10240
 2813 11d8 C4F20003 		movt	r3, 16384
 2814 11dc 4FF05302 		mov	r2, #83
 2815 11e0 5A62     		str	r2, [r3, #36]
1819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 2816              		.loc 1 1820 0
 2817 11e2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2818 11e4 002B     		cmp	r3, #0
 2819 11e6 0CD0     		beq	.L108
1821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Enable the RTC clock output */
1823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_CR_COE;
 2820              		.loc 1 1823 0
 2821 11e8 4FF42053 		mov	r3, #10240
 2822 11ec C4F20003 		movt	r3, 16384
 2823 11f0 4FF42052 		mov	r2, #10240
 2824 11f4 C4F20002 		movt	r2, 16384
 2825 11f8 9268     		ldr	r2, [r2, #8]
 2826 11fa 42F40002 		orr	r2, r2, #8388608
 2827 11fe 9A60     		str	r2, [r3, #8]
 2828 1200 0BE0     		b	.L109
 2829              	.L108:
1824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   { 
1827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable the RTC clock output */
1828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_CR_COE;
 2830              		.loc 1 1828 0
 2831 1202 4FF42053 		mov	r3, #10240
 2832 1206 C4F20003 		movt	r3, 16384
 2833 120a 4FF42052 		mov	r2, #10240
 2834 120e C4F20002 		movt	r2, 16384
 2835 1212 9268     		ldr	r2, [r2, #8]
 2836 1214 22F40002 		bic	r2, r2, #8388608
 2837 1218 9A60     		str	r2, [r3, #8]
 2838              	.L109:
1829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 2839              		.loc 1 1832 0
 2840 121a 4FF42053 		mov	r3, #10240
 2841 121e C4F20003 		movt	r3, 16384
 2842 1222 4FF0FF02 		mov	r2, #255
 2843 1226 5A62     		str	r2, [r3, #36]
1833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2844              		.loc 1 1833 0
 2845 1228 07F10C07 		add	r7, r7, #12
 2846 122c BD46     		mov	sp, r7
 2847 122e 80BC     		pop	{r7}
 2848 1230 7047     		bx	lr
 2849              		.cfi_endproc
 2850              	.LFE141:
 2852 1232 00BF     		.align	2
 2853              		.global	RTC_CalibOutputConfig
 2854              		.thumb
 2855              		.thumb_func
 2857              	RTC_CalibOutputConfig:
 2858              	.LFB142:
1834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
1837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_CalibOutput : Select the Calibration output Selection .
1838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_CalibOutput_512Hz: A signal has a regular waveform at 512Hz. 
1840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_CalibOutput_1Hz  : A signal has a regular waveform at 1Hz.
1841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** */
1843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)
1844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2859              		.loc 1 1844 0
 2860              		.cfi_startproc
 2861              		@ args = 0, pretend = 0, frame = 8
 2862              		@ frame_needed = 1, uses_anonymous_args = 0
 2863              		@ link register save eliminated.
 2864 1234 80B4     		push	{r7}
 2865              	.LCFI93:
 2866              		.cfi_def_cfa_offset 4
 2867              		.cfi_offset 7, -4
 2868 1236 83B0     		sub	sp, sp, #12
 2869              	.LCFI94:
 2870              		.cfi_def_cfa_offset 16
 2871 1238 00AF     		add	r7, sp, #0
 2872              	.LCFI95:
 2873              		.cfi_def_cfa_register 7
 2874 123a 7860     		str	r0, [r7, #4]
1845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));
1847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2875              		.loc 1 1849 0
 2876 123c 4FF42053 		mov	r3, #10240
 2877 1240 C4F20003 		movt	r3, 16384
 2878 1244 4FF0CA02 		mov	r2, #202
 2879 1248 5A62     		str	r2, [r3, #36]
1850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2880              		.loc 1 1850 0
 2881 124a 4FF42053 		mov	r3, #10240
 2882 124e C4F20003 		movt	r3, 16384
 2883 1252 4FF05302 		mov	r2, #83
 2884 1256 5A62     		str	r2, [r3, #36]
1851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /*clear flags before config*/
1853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
 2885              		.loc 1 1853 0
 2886 1258 4FF42053 		mov	r3, #10240
 2887 125c C4F20003 		movt	r3, 16384
 2888 1260 4FF42052 		mov	r2, #10240
 2889 1264 C4F20002 		movt	r2, 16384
 2890 1268 9268     		ldr	r2, [r2, #8]
 2891 126a 22F40022 		bic	r2, r2, #524288
 2892 126e 9A60     		str	r2, [r3, #8]
1854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the RTC_CR register */
1856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)RTC_CalibOutput;
 2893              		.loc 1 1856 0
 2894 1270 4FF42053 		mov	r3, #10240
 2895 1274 C4F20003 		movt	r3, 16384
 2896 1278 4FF42052 		mov	r2, #10240
 2897 127c C4F20002 		movt	r2, 16384
 2898 1280 9268     		ldr	r2, [r2, #8]
 2899 1282 1146     		mov	r1, r2
 2900 1284 7A68     		ldr	r2, [r7, #4]
 2901 1286 0A43     		orrs	r2, r2, r1
 2902 1288 9A60     		str	r2, [r3, #8]
1857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 2903              		.loc 1 1859 0
 2904 128a 4FF42053 		mov	r3, #10240
 2905 128e C4F20003 		movt	r3, 16384
 2906 1292 4FF0FF02 		mov	r2, #255
 2907 1296 5A62     		str	r2, [r3, #36]
1860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 2908              		.loc 1 1860 0
 2909 1298 07F10C07 		add	r7, r7, #12
 2910 129c BD46     		mov	sp, r7
 2911 129e 80BC     		pop	{r7}
 2912 12a0 7047     		bx	lr
 2913              		.cfi_endproc
 2914              	.LFE142:
 2916 12a2 00BF     		.align	2
 2917              		.global	RTC_SmoothCalibConfig
 2918              		.thumb
 2919              		.thumb_func
 2921              	RTC_SmoothCalibConfig:
 2922              	.LFB143:
1861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Smooth Calibration Settings.
1864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_SmoothCalibPeriod : Select the Smooth Calibration Period.
1865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be can be one of the following values:
1866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_32sec : The smooth calibration periode is 32s.
1867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_16sec : The smooth calibration periode is 16s.
1868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_8sec  : The smooth calibartion periode is 8s.
1869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_SmoothCalibPlusPulses : Select to Set or reset the CALP bit.
1870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPlusPulses_Set  : Add one RTCCLK puls every 2**11 pulses.
1872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPlusPulses_Reset: No RTCCLK pulses are added.
1873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_SmouthCalibMinusPulsesValue: Select the value of CALM[8:0] bits.
1874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one any value from 0 to 0x000001FF.
1875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Calib registers are configured
1877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Calib registers are not configured
1878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** */
1879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
1880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                   uint32_t RTC_SmoothCalibPlusPulses,
1881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                   uint32_t RTC_SmouthCalibMinusPulsesValue)
1882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 2923              		.loc 1 1882 0
 2924              		.cfi_startproc
 2925              		@ args = 0, pretend = 0, frame = 24
 2926              		@ frame_needed = 1, uses_anonymous_args = 0
 2927              		@ link register save eliminated.
 2928 12a4 80B4     		push	{r7}
 2929              	.LCFI96:
 2930              		.cfi_def_cfa_offset 4
 2931              		.cfi_offset 7, -4
 2932 12a6 87B0     		sub	sp, sp, #28
 2933              	.LCFI97:
 2934              		.cfi_def_cfa_offset 32
 2935 12a8 00AF     		add	r7, sp, #0
 2936              	.LCFI98:
 2937              		.cfi_def_cfa_register 7
 2938 12aa F860     		str	r0, [r7, #12]
 2939 12ac B960     		str	r1, [r7, #8]
 2940 12ae 7A60     		str	r2, [r7, #4]
1883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2941              		.loc 1 1883 0
 2942 12b0 4FF00003 		mov	r3, #0
 2943 12b4 FB75     		strb	r3, [r7, #23]
1884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t recalpfcount = 0;
 2944              		.loc 1 1884 0
 2945 12b6 4FF00003 		mov	r3, #0
 2946 12ba 3B61     		str	r3, [r7, #16]
1885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
1888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
1889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));
1890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 2947              		.loc 1 1892 0
 2948 12bc 4FF42053 		mov	r3, #10240
 2949 12c0 C4F20003 		movt	r3, 16384
 2950 12c4 4FF0CA02 		mov	r2, #202
 2951 12c8 5A62     		str	r2, [r3, #36]
1893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2952              		.loc 1 1893 0
 2953 12ca 4FF42053 		mov	r3, #10240
 2954 12ce C4F20003 		movt	r3, 16384
 2955 12d2 4FF05302 		mov	r2, #83
 2956 12d6 5A62     		str	r2, [r3, #36]
1894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* check if a calibration is pending*/
1896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
 2957              		.loc 1 1896 0
 2958 12d8 4FF42053 		mov	r3, #10240
 2959 12dc C4F20003 		movt	r3, 16384
 2960 12e0 DB68     		ldr	r3, [r3, #12]
 2961 12e2 03F48033 		and	r3, r3, #65536
 2962 12e6 002B     		cmp	r3, #0
 2963 12e8 11D0     		beq	.L112
1897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* wait until the Calibration is completed*/
1899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 2964              		.loc 1 1899 0
 2965 12ea 03E0     		b	.L113
 2966              	.L114:
1900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
1901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       recalpfcount++;
 2967              		.loc 1 1901 0
 2968 12ec 3B69     		ldr	r3, [r7, #16]
 2969 12ee 03F10103 		add	r3, r3, #1
 2970 12f2 3B61     		str	r3, [r7, #16]
 2971              	.L113:
1899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 2972              		.loc 1 1899 0 discriminator 1
 2973 12f4 4FF42053 		mov	r3, #10240
 2974 12f8 C4F20003 		movt	r3, 16384
 2975 12fc DB68     		ldr	r3, [r3, #12]
 2976 12fe 03F48033 		and	r3, r3, #65536
 2977 1302 002B     		cmp	r3, #0
 2978 1304 03D0     		beq	.L112
1899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 2979              		.loc 1 1899 0 is_stmt 0 discriminator 2
 2980 1306 3B69     		ldr	r3, [r7, #16]
 2981 1308 B3F5003F 		cmp	r3, #131072
 2982 130c EED1     		bne	.L114
 2983              	.L112:
1902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
1903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* check if the calibration pending is completed or if there is no calibration operation at all*/
1906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
 2984              		.loc 1 1906 0 is_stmt 1
 2985 130e 4FF42053 		mov	r3, #10240
 2986 1312 C4F20003 		movt	r3, 16384
 2987 1316 DB68     		ldr	r3, [r3, #12]
 2988 1318 03F48033 		and	r3, r3, #65536
 2989 131c 002B     		cmp	r3, #0
 2990 131e 0DD1     		bne	.L115
1907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Smooth calibration settings */
1909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | 
 2991              		.loc 1 1909 0
 2992 1320 4FF42053 		mov	r3, #10240
 2993 1324 C4F20003 		movt	r3, 16384
 2994 1328 F968     		ldr	r1, [r7, #12]
 2995 132a BA68     		ldr	r2, [r7, #8]
 2996 132c 1143     		orrs	r1, r1, r2
 2997 132e 7A68     		ldr	r2, [r7, #4]
 2998 1330 0A43     		orrs	r2, r2, r1
 2999 1332 DA63     		str	r2, [r3, #60]
1910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 3000              		.loc 1 1911 0
 3001 1334 4FF00103 		mov	r3, #1
 3002 1338 FB75     		strb	r3, [r7, #23]
 3003 133a 02E0     		b	.L116
 3004              	.L115:
1912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 3005              		.loc 1 1915 0
 3006 133c 4FF00003 		mov	r3, #0
 3007 1340 FB75     		strb	r3, [r7, #23]
 3008              	.L116:
1916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 3009              		.loc 1 1919 0
 3010 1342 4FF42053 		mov	r3, #10240
 3011 1346 C4F20003 		movt	r3, 16384
 3012 134a 4FF0FF02 		mov	r2, #255
 3013 134e 5A62     		str	r2, [r3, #36]
1920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
1921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (ErrorStatus)(status);
 3014              		.loc 1 1921 0
 3015 1350 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3016              		.loc 1 1922 0
 3017 1352 1846     		mov	r0, r3
 3018 1354 07F11C07 		add	r7, r7, #28
 3019 1358 BD46     		mov	sp, r7
 3020 135a 80BC     		pop	{r7}
 3021 135c 7047     		bx	lr
 3022              		.cfi_endproc
 3023              	.LFE143:
 3025 135e 00BF     		.align	2
 3026              		.global	RTC_TimeStampCmd
 3027              		.thumb
 3028              		.thumb_func
 3030              	RTC_TimeStampCmd:
 3031              	.LFB144:
1923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
1926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group8 TimeStamp configuration functions
1930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   TimeStamp configuration functions 
1931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
1932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
1933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
1934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                        TimeStamp configuration functions
1935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
1936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
1938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
1939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the RTC TimeStamp functionality with the 
1943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         specified time stamp pin stimulating edge.
1944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStampEdge: Specifies the pin edge on which the TimeStamp is 
1945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         activated.
1946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following:
1947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampEdge_Rising: the Time stamp event occurs on the rising 
1948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    edge of the related pin.
1949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampEdge_Falling: the Time stamp event occurs on the 
1950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                     falling edge of the related pin.
1951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the TimeStamp.
1952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)
1956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3032              		.loc 1 1956 0
 3033              		.cfi_startproc
 3034              		@ args = 0, pretend = 0, frame = 16
 3035              		@ frame_needed = 1, uses_anonymous_args = 0
 3036              		@ link register save eliminated.
 3037 1360 80B4     		push	{r7}
 3038              	.LCFI99:
 3039              		.cfi_def_cfa_offset 4
 3040              		.cfi_offset 7, -4
 3041 1362 85B0     		sub	sp, sp, #20
 3042              	.LCFI100:
 3043              		.cfi_def_cfa_offset 24
 3044 1364 00AF     		add	r7, sp, #0
 3045              	.LCFI101:
 3046              		.cfi_def_cfa_register 7
 3047 1366 7860     		str	r0, [r7, #4]
 3048 1368 0B46     		mov	r3, r1
 3049 136a FB70     		strb	r3, [r7, #3]
1957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 3050              		.loc 1 1957 0
 3051 136c 4FF00003 		mov	r3, #0
 3052 1370 FB60     		str	r3, [r7, #12]
1958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
1961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_CR register and clear the bits to be configured */
1964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 3053              		.loc 1 1964 0
 3054 1372 4FF42053 		mov	r3, #10240
 3055 1376 C4F20003 		movt	r3, 16384
 3056 137a 9B68     		ldr	r3, [r3, #8]
 3057 137c 23F40063 		bic	r3, r3, #2048
 3058 1380 23F00803 		bic	r3, r3, #8
 3059 1384 FB60     		str	r3, [r7, #12]
1965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the new configuration */
1967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 3060              		.loc 1 1967 0
 3061 1386 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3062 1388 002B     		cmp	r3, #0
 3063 138a 06D0     		beq	.L118
1968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
 3064              		.loc 1 1969 0
 3065 138c 7A68     		ldr	r2, [r7, #4]
 3066 138e FB68     		ldr	r3, [r7, #12]
 3067 1390 1343     		orrs	r3, r3, r2
 3068 1392 43F40063 		orr	r3, r3, #2048
 3069 1396 FB60     		str	r3, [r7, #12]
 3070 1398 03E0     		b	.L119
 3071              	.L118:
1970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
1972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
1973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     tmpreg |= (uint32_t)(RTC_TimeStampEdge);
 3072              		.loc 1 1973 0
 3073 139a FA68     		ldr	r2, [r7, #12]
 3074 139c 7B68     		ldr	r3, [r7, #4]
 3075 139e 1343     		orrs	r3, r3, r2
 3076 13a0 FB60     		str	r3, [r7, #12]
 3077              	.L119:
1974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
1975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 3078              		.loc 1 1977 0
 3079 13a2 4FF42053 		mov	r3, #10240
 3080 13a6 C4F20003 		movt	r3, 16384
 3081 13aa 4FF0CA02 		mov	r2, #202
 3082 13ae 5A62     		str	r2, [r3, #36]
1978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3083              		.loc 1 1978 0
 3084 13b0 4FF42053 		mov	r3, #10240
 3085 13b4 C4F20003 		movt	r3, 16384
 3086 13b8 4FF05302 		mov	r2, #83
 3087 13bc 5A62     		str	r2, [r3, #36]
1979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the Time Stamp TSEDGE and Enable bits */
1981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->CR = (uint32_t)tmpreg;
 3088              		.loc 1 1981 0
 3089 13be 4FF42053 		mov	r3, #10240
 3090 13c2 C4F20003 		movt	r3, 16384
 3091 13c6 FA68     		ldr	r2, [r7, #12]
 3092 13c8 9A60     		str	r2, [r3, #8]
1982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 3093              		.loc 1 1984 0
 3094 13ca 4FF42053 		mov	r3, #10240
 3095 13ce C4F20003 		movt	r3, 16384
 3096 13d2 4FF0FF02 		mov	r2, #255
 3097 13d6 5A62     		str	r2, [r3, #36]
1985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3098              		.loc 1 1985 0
 3099 13d8 07F11407 		add	r7, r7, #20
 3100 13dc BD46     		mov	sp, r7
 3101 13de 80BC     		pop	{r7}
 3102 13e0 7047     		bx	lr
 3103              		.cfi_endproc
 3104              	.LFE144:
 3106 13e2 00BF     		.align	2
 3107              		.global	RTC_GetTimeStamp
 3108              		.thumb
 3109              		.thumb_func
 3111              	RTC_GetTimeStamp:
 3112              	.LFB145:
1986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
1987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
1988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC TimeStamp value and masks.
1989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the output parameters.
1990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param RTC_StampTimeStruct: pointer to a RTC_TimeTypeDef structure that will 
1994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                             contains the TimeStamp time values. 
1995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param RTC_StampDateStruct: pointer to a RTC_DateTypeDef structure that will 
1996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                             contains the TimeStamp date values.     
1997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
1998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
1999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
2000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                                       RTC_DateTypeDef* RTC_StampDateStruct)
2001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3113              		.loc 1 2001 0
 3114              		.cfi_startproc
 3115              		@ args = 0, pretend = 0, frame = 24
 3116              		@ frame_needed = 1, uses_anonymous_args = 0
 3117 13e4 80B5     		push	{r7, lr}
 3118              	.LCFI102:
 3119              		.cfi_def_cfa_offset 8
 3120              		.cfi_offset 14, -4
 3121              		.cfi_offset 7, -8
 3122 13e6 86B0     		sub	sp, sp, #24
 3123              	.LCFI103:
 3124              		.cfi_def_cfa_offset 32
 3125 13e8 00AF     		add	r7, sp, #0
 3126              	.LCFI104:
 3127              		.cfi_def_cfa_register 7
 3128 13ea F860     		str	r0, [r7, #12]
 3129 13ec B960     		str	r1, [r7, #8]
 3130 13ee 7A60     		str	r2, [r7, #4]
2002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmptime = 0, tmpdate = 0;
 3131              		.loc 1 2002 0
 3132 13f0 4FF00003 		mov	r3, #0
 3133 13f4 7B61     		str	r3, [r7, #20]
 3134 13f6 4FF00003 		mov	r3, #0
 3135 13fa 3B61     		str	r3, [r7, #16]
2003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
2006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the TimeStamp time and date registers values */
2008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
 3136              		.loc 1 2008 0
 3137 13fc 4FF42053 		mov	r3, #10240
 3138 1400 C4F20003 		movt	r3, 16384
 3139 1404 1B6B     		ldr	r3, [r3, #48]
 3140 1406 1A46     		mov	r2, r3
 3141 1408 47F67F73 		movw	r3, #32639
 3142 140c C0F27F03 		movt	r3, 127
 3143 1410 1340     		ands	r3, r3, r2
 3144 1412 7B61     		str	r3, [r7, #20]
2009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 3145              		.loc 1 2009 0
 3146 1414 4FF42053 		mov	r3, #10240
 3147 1418 C4F20003 		movt	r3, 16384
 3148 141c 5B6B     		ldr	r3, [r3, #52]
 3149 141e 23F07F43 		bic	r3, r3, #-16777216
 3150 1422 23F0C003 		bic	r3, r3, #192
 3151 1426 3B61     		str	r3, [r7, #16]
2010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Fill the Time structure fields with the read parameters */
2012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 3152              		.loc 1 2012 0
 3153 1428 7B69     		ldr	r3, [r7, #20]
 3154 142a 03F47C13 		and	r3, r3, #4128768
 3155 142e 4FEA1343 		lsr	r3, r3, #16
 3156 1432 DAB2     		uxtb	r2, r3
 3157 1434 BB68     		ldr	r3, [r7, #8]
 3158 1436 1A70     		strb	r2, [r3, #0]
2013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 3159              		.loc 1 2013 0
 3160 1438 7B69     		ldr	r3, [r7, #20]
 3161 143a 03F4FE43 		and	r3, r3, #32512
 3162 143e 4FEA1323 		lsr	r3, r3, #8
 3163 1442 DAB2     		uxtb	r2, r3
 3164 1444 BB68     		ldr	r3, [r7, #8]
 3165 1446 5A70     		strb	r2, [r3, #1]
2014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 3166              		.loc 1 2014 0
 3167 1448 7B69     		ldr	r3, [r7, #20]
 3168 144a DBB2     		uxtb	r3, r3
 3169 144c 03F07F03 		and	r3, r3, #127
 3170 1450 DAB2     		uxtb	r2, r3
 3171 1452 BB68     		ldr	r3, [r7, #8]
 3172 1454 9A70     		strb	r2, [r3, #2]
2015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 3173              		.loc 1 2015 0
 3174 1456 7B69     		ldr	r3, [r7, #20]
 3175 1458 03F48003 		and	r3, r3, #4194304
 3176 145c 4FEA1343 		lsr	r3, r3, #16
 3177 1460 DAB2     		uxtb	r2, r3
 3178 1462 BB68     		ldr	r3, [r7, #8]
 3179 1464 DA70     		strb	r2, [r3, #3]
2016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Fill the Date structure fields with the read parameters */
2018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Year = 0;
 3180              		.loc 1 2018 0
 3181 1466 7B68     		ldr	r3, [r7, #4]
 3182 1468 4FF00002 		mov	r2, #0
 3183 146c DA70     		strb	r2, [r3, #3]
2019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 3184              		.loc 1 2019 0
 3185 146e 3B69     		ldr	r3, [r7, #16]
 3186 1470 03F4F853 		and	r3, r3, #7936
 3187 1474 4FEA1323 		lsr	r3, r3, #8
 3188 1478 DAB2     		uxtb	r2, r3
 3189 147a 7B68     		ldr	r3, [r7, #4]
 3190 147c 5A70     		strb	r2, [r3, #1]
2020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 3191              		.loc 1 2020 0
 3192 147e 3B69     		ldr	r3, [r7, #16]
 3193 1480 DBB2     		uxtb	r3, r3
 3194 1482 03F03F03 		and	r3, r3, #63
 3195 1486 DAB2     		uxtb	r2, r3
 3196 1488 7B68     		ldr	r3, [r7, #4]
 3197 148a 9A70     		strb	r2, [r3, #2]
2021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 3198              		.loc 1 2021 0
 3199 148c 3B69     		ldr	r3, [r7, #16]
 3200 148e 03F46043 		and	r3, r3, #57344
 3201 1492 4FEA5333 		lsr	r3, r3, #13
 3202 1496 DAB2     		uxtb	r2, r3
 3203 1498 7B68     		ldr	r3, [r7, #4]
 3204 149a 1A70     		strb	r2, [r3, #0]
2022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
2024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 3205              		.loc 1 2024 0
 3206 149c FB68     		ldr	r3, [r7, #12]
 3207 149e 002B     		cmp	r3, #0
 3208 14a0 35D1     		bne	.L120
2025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Convert the Time structure parameters to Binary format */
2027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
 3209              		.loc 1 2027 0
 3210 14a2 BB68     		ldr	r3, [r7, #8]
 3211 14a4 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 3212 14a6 1846     		mov	r0, r3
 3213 14a8 00F096FB 		bl	RTC_Bcd2ToByte
 3214 14ac 0346     		mov	r3, r0
 3215 14ae 1A46     		mov	r2, r3
 3216 14b0 BB68     		ldr	r3, [r7, #8]
 3217 14b2 1A70     		strb	r2, [r3, #0]
2028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 3218              		.loc 1 2028 0
 3219 14b4 BB68     		ldr	r3, [r7, #8]
 3220 14b6 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 3221 14b8 1846     		mov	r0, r3
 3222 14ba 00F08DFB 		bl	RTC_Bcd2ToByte
 3223 14be 0346     		mov	r3, r0
 3224 14c0 1A46     		mov	r2, r3
 3225 14c2 BB68     		ldr	r3, [r7, #8]
 3226 14c4 5A70     		strb	r2, [r3, #1]
2029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 3227              		.loc 1 2029 0
 3228 14c6 BB68     		ldr	r3, [r7, #8]
 3229 14c8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3230 14ca 1846     		mov	r0, r3
 3231 14cc 00F084FB 		bl	RTC_Bcd2ToByte
 3232 14d0 0346     		mov	r3, r0
 3233 14d2 1A46     		mov	r2, r3
 3234 14d4 BB68     		ldr	r3, [r7, #8]
 3235 14d6 9A70     		strb	r2, [r3, #2]
2030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Convert the Date structure parameters to Binary format */
2032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
 3236              		.loc 1 2032 0
 3237 14d8 7B68     		ldr	r3, [r7, #4]
 3238 14da 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 3239 14dc 1846     		mov	r0, r3
 3240 14de 00F07BFB 		bl	RTC_Bcd2ToByte
 3241 14e2 0346     		mov	r3, r0
 3242 14e4 1A46     		mov	r2, r3
 3243 14e6 7B68     		ldr	r3, [r7, #4]
 3244 14e8 5A70     		strb	r2, [r3, #1]
2033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 3245              		.loc 1 2033 0
 3246 14ea 7B68     		ldr	r3, [r7, #4]
 3247 14ec 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 3248 14ee 1846     		mov	r0, r3
 3249 14f0 00F072FB 		bl	RTC_Bcd2ToByte
 3250 14f4 0346     		mov	r3, r0
 3251 14f6 1A46     		mov	r2, r3
 3252 14f8 7B68     		ldr	r3, [r7, #4]
 3253 14fa 9A70     		strb	r2, [r3, #2]
2034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 3254              		.loc 1 2034 0
 3255 14fc 7B68     		ldr	r3, [r7, #4]
 3256 14fe 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 3257 1500 1846     		mov	r0, r3
 3258 1502 00F069FB 		bl	RTC_Bcd2ToByte
 3259 1506 0346     		mov	r3, r0
 3260 1508 1A46     		mov	r2, r3
 3261 150a 7B68     		ldr	r3, [r7, #4]
 3262 150c 1A70     		strb	r2, [r3, #0]
 3263              	.L120:
2035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3264              		.loc 1 2036 0
 3265 150e 07F11807 		add	r7, r7, #24
 3266 1512 BD46     		mov	sp, r7
 3267 1514 80BD     		pop	{r7, pc}
 3268              		.cfi_endproc
 3269              	.LFE145:
 3271 1516 00BF     		.align	2
 3272              		.global	RTC_GetTimeStampSubSecond
 3273              		.thumb
 3274              		.thumb_func
 3276              	RTC_GetTimeStampSubSecond:
 3277              	.LFB146:
2037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC timestamp Subseconds value.
2040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  None
2041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval RTC current timestamp Subseconds value.
2042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_GetTimeStampSubSecond(void)
2044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3278              		.loc 1 2044 0
 3279              		.cfi_startproc
 3280              		@ args = 0, pretend = 0, frame = 0
 3281              		@ frame_needed = 1, uses_anonymous_args = 0
 3282              		@ link register save eliminated.
 3283 1518 80B4     		push	{r7}
 3284              	.LCFI105:
 3285              		.cfi_def_cfa_offset 4
 3286              		.cfi_offset 7, -4
 3287 151a 00AF     		add	r7, sp, #0
 3288              	.LCFI106:
 3289              		.cfi_def_cfa_register 7
2045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get timestamp subseconds values from the correspondent registers */
2046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (uint32_t)(RTC->TSSSR);
 3290              		.loc 1 2046 0
 3291 151c 4FF42053 		mov	r3, #10240
 3292 1520 C4F20003 		movt	r3, 16384
 3293 1524 9B6B     		ldr	r3, [r3, #56]
2047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3294              		.loc 1 2047 0
 3295 1526 1846     		mov	r0, r3
 3296 1528 BD46     		mov	sp, r7
 3297 152a 80BC     		pop	{r7}
 3298 152c 7047     		bx	lr
 3299              		.cfi_endproc
 3300              	.LFE146:
 3302 152e 00BF     		.align	2
 3303              		.global	RTC_TamperTriggerConfig
 3304              		.thumb
 3305              		.thumb_func
 3307              	RTC_TamperTriggerConfig:
 3308              	.LFB147:
2048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group9 Tampers configuration functions
2054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Tampers configuration functions 
2055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
2056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
2057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
2058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                        Tampers configuration functions
2059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
2060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
2062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
2063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the select Tamper pin edge.
2067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Tamper: Selected tamper pin.
2068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be RTC_Tamper_1.
2069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperTrigger: Specifies the trigger on the tamper pin that 
2070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         stimulates tamper event. 
2071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_RisingEdge: Rising Edge of the tamper pin causes tamper event.
2073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_FallingEdge: Falling Edge of the tamper pin causes tamper event.
2074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
2075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
2076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
2079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3309              		.loc 1 2079 0
 3310              		.cfi_startproc
 3311              		@ args = 0, pretend = 0, frame = 8
 3312              		@ frame_needed = 1, uses_anonymous_args = 0
 3313              		@ link register save eliminated.
 3314 1530 80B4     		push	{r7}
 3315              	.LCFI107:
 3316              		.cfi_def_cfa_offset 4
 3317              		.cfi_offset 7, -4
 3318 1532 83B0     		sub	sp, sp, #12
 3319              	.LCFI108:
 3320              		.cfi_def_cfa_offset 16
 3321 1534 00AF     		add	r7, sp, #0
 3322              	.LCFI109:
 3323              		.cfi_def_cfa_register 7
 3324 1536 7860     		str	r0, [r7, #4]
 3325 1538 3960     		str	r1, [r7, #0]
2080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
2082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
2083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  
2084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
 3326              		.loc 1 2084 0
 3327 153a 3B68     		ldr	r3, [r7, #0]
 3328 153c 002B     		cmp	r3, #0
 3329 153e 11D1     		bne	.L124
2085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {  
2086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the RTC_TAFCR register */
2087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 3330              		.loc 1 2087 0
 3331 1540 4FF42053 		mov	r3, #10240
 3332 1544 C4F20003 		movt	r3, 16384
 3333 1548 4FF42052 		mov	r2, #10240
 3334 154c C4F20002 		movt	r2, 16384
 3335 1550 126C     		ldr	r2, [r2, #64]
 3336 1552 1146     		mov	r1, r2
 3337 1554 7A68     		ldr	r2, [r7, #4]
 3338 1556 4FEA4202 		lsl	r2, r2, #1
 3339 155a 6FEA0202 		mvn	r2, r2
 3340 155e 0A40     		ands	r2, r2, r1
 3341 1560 1A64     		str	r2, [r3, #64]
 3342 1562 0EE0     		b	.L123
 3343              	.L124:
2088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   { 
2091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the RTC_TAFCR register */
2092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
 3344              		.loc 1 2092 0
 3345 1564 4FF42053 		mov	r3, #10240
 3346 1568 C4F20003 		movt	r3, 16384
 3347 156c 4FF42052 		mov	r2, #10240
 3348 1570 C4F20002 		movt	r2, 16384
 3349 1574 126C     		ldr	r2, [r2, #64]
 3350 1576 1146     		mov	r1, r2
 3351 1578 7A68     		ldr	r2, [r7, #4]
 3352 157a 4FEA4202 		lsl	r2, r2, #1
 3353 157e 0A43     		orrs	r2, r2, r1
 3354 1580 1A64     		str	r2, [r3, #64]
 3355              	.L123:
2093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
2094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3356              		.loc 1 2094 0
 3357 1582 07F10C07 		add	r7, r7, #12
 3358 1586 BD46     		mov	sp, r7
 3359 1588 80BC     		pop	{r7}
 3360 158a 7047     		bx	lr
 3361              		.cfi_endproc
 3362              	.LFE147:
 3364              		.align	2
 3365              		.global	RTC_TamperCmd
 3366              		.thumb
 3367              		.thumb_func
 3369              	RTC_TamperCmd:
 3370              	.LFB148:
2095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Tamper detection.
2098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_Tamper: Selected tamper pin.
2099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be RTC_Tamper_1.
2100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the tamper pin.
2101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.                   
2102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
2105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3371              		.loc 1 2105 0
 3372              		.cfi_startproc
 3373              		@ args = 0, pretend = 0, frame = 8
 3374              		@ frame_needed = 1, uses_anonymous_args = 0
 3375              		@ link register save eliminated.
 3376 158c 80B4     		push	{r7}
 3377              	.LCFI110:
 3378              		.cfi_def_cfa_offset 4
 3379              		.cfi_offset 7, -4
 3380 158e 83B0     		sub	sp, sp, #12
 3381              	.LCFI111:
 3382              		.cfi_def_cfa_offset 16
 3383 1590 00AF     		add	r7, sp, #0
 3384              	.LCFI112:
 3385              		.cfi_def_cfa_register 7
 3386 1592 7860     		str	r0, [r7, #4]
 3387 1594 0B46     		mov	r3, r1
 3388 1596 FB70     		strb	r3, [r7, #3]
2106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER(RTC_Tamper));  
2108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 3389              		.loc 1 2110 0
 3390 1598 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3391 159a 002B     		cmp	r3, #0
 3392 159c 0DD0     		beq	.L127
2111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Enable the selected Tamper pin */
2113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_Tamper;
 3393              		.loc 1 2113 0
 3394 159e 4FF42053 		mov	r3, #10240
 3395 15a2 C4F20003 		movt	r3, 16384
 3396 15a6 4FF42052 		mov	r2, #10240
 3397 15aa C4F20002 		movt	r2, 16384
 3398 15ae 126C     		ldr	r2, [r2, #64]
 3399 15b0 1146     		mov	r1, r2
 3400 15b2 7A68     		ldr	r2, [r7, #4]
 3401 15b4 0A43     		orrs	r2, r2, r1
 3402 15b6 1A64     		str	r2, [r3, #64]
 3403 15b8 0EE0     		b	.L126
 3404              	.L127:
2114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable the selected Tamper pin */
2118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
 3405              		.loc 1 2118 0
 3406 15ba 4FF42053 		mov	r3, #10240
 3407 15be C4F20003 		movt	r3, 16384
 3408 15c2 4FF42052 		mov	r2, #10240
 3409 15c6 C4F20002 		movt	r2, 16384
 3410 15ca 126C     		ldr	r2, [r2, #64]
 3411 15cc 1146     		mov	r1, r2
 3412 15ce 7A68     		ldr	r2, [r7, #4]
 3413 15d0 6FEA0202 		mvn	r2, r2
 3414 15d4 0A40     		ands	r2, r2, r1
 3415 15d6 1A64     		str	r2, [r3, #64]
 3416              	.L126:
2119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }  
2120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3417              		.loc 1 2120 0
 3418 15d8 07F10C07 		add	r7, r7, #12
 3419 15dc BD46     		mov	sp, r7
 3420 15de 80BC     		pop	{r7}
 3421 15e0 7047     		bx	lr
 3422              		.cfi_endproc
 3423              	.LFE148:
 3425 15e2 00BF     		.align	2
 3426              		.global	RTC_TamperFilterConfig
 3427              		.thumb
 3428              		.thumb_func
 3430              	RTC_TamperFilterConfig:
 3431              	.LFB149:
2121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Filter.
2124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperFilter: Specifies the tampers filter.
2125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_Disable: Tamper filter is disabled.
2127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_2Sample: Tamper is activated after 2 consecutive 
2128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    samples at the active level 
2129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_4Sample: Tamper is activated after 4 consecutive 
2130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    samples at the active level
2131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_8Sample: Tamper is activated after 8 consecutive 
2132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    samples at the active level 
2133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)
2136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3432              		.loc 1 2136 0
 3433              		.cfi_startproc
 3434              		@ args = 0, pretend = 0, frame = 8
 3435              		@ frame_needed = 1, uses_anonymous_args = 0
 3436              		@ link register save eliminated.
 3437 15e4 80B4     		push	{r7}
 3438              	.LCFI113:
 3439              		.cfi_def_cfa_offset 4
 3440              		.cfi_offset 7, -4
 3441 15e6 83B0     		sub	sp, sp, #12
 3442              	.LCFI114:
 3443              		.cfi_def_cfa_offset 16
 3444 15e8 00AF     		add	r7, sp, #0
 3445              	.LCFI115:
 3446              		.cfi_def_cfa_register 7
 3447 15ea 7860     		str	r0, [r7, #4]
2137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
2139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    
2140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
2141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
 3448              		.loc 1 2141 0
 3449 15ec 4FF42053 		mov	r3, #10240
 3450 15f0 C4F20003 		movt	r3, 16384
 3451 15f4 4FF42052 		mov	r2, #10240
 3452 15f8 C4F20002 		movt	r2, 16384
 3453 15fc 126C     		ldr	r2, [r2, #64]
 3454 15fe 22F4C052 		bic	r2, r2, #6144
 3455 1602 1A64     		str	r2, [r3, #64]
2142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
 3456              		.loc 1 2144 0
 3457 1604 4FF42053 		mov	r3, #10240
 3458 1608 C4F20003 		movt	r3, 16384
 3459 160c 4FF42052 		mov	r2, #10240
 3460 1610 C4F20002 		movt	r2, 16384
 3461 1614 126C     		ldr	r2, [r2, #64]
 3462 1616 1146     		mov	r1, r2
 3463 1618 7A68     		ldr	r2, [r7, #4]
 3464 161a 0A43     		orrs	r2, r2, r1
 3465 161c 1A64     		str	r2, [r3, #64]
2145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3466              		.loc 1 2145 0
 3467 161e 07F10C07 		add	r7, r7, #12
 3468 1622 BD46     		mov	sp, r7
 3469 1624 80BC     		pop	{r7}
 3470 1626 7047     		bx	lr
 3471              		.cfi_endproc
 3472              	.LFE149:
 3474              		.align	2
 3475              		.global	RTC_TamperSamplingFreqConfig
 3476              		.thumb
 3477              		.thumb_func
 3479              	RTC_TamperSamplingFreqConfig:
 3480              	.LFB150:
2146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Sampling Frequency.
2149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperSamplingFreq: Specifies the tampers Sampling Frequency.
2150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div32768: Each of the tamper inputs are sampled
2152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 32768
2153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div16384: Each of the tamper inputs are sampled
2154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 16384
2155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div8192: Each of the tamper inputs are sampled
2156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 8192
2157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div4096: Each of the tamper inputs are sampled
2158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 4096
2159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div2048: Each of the tamper inputs are sampled
2160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 2048
2161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div1024: Each of the tamper inputs are sampled
2162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 1024
2163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div512: Each of the tamper inputs are sampled
2164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 512  
2165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div256: Each of the tamper inputs are sampled
2166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 256  
2167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)
2170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3481              		.loc 1 2170 0
 3482              		.cfi_startproc
 3483              		@ args = 0, pretend = 0, frame = 8
 3484              		@ frame_needed = 1, uses_anonymous_args = 0
 3485              		@ link register save eliminated.
 3486 1628 80B4     		push	{r7}
 3487              	.LCFI116:
 3488              		.cfi_def_cfa_offset 4
 3489              		.cfi_offset 7, -4
 3490 162a 83B0     		sub	sp, sp, #12
 3491              	.LCFI117:
 3492              		.cfi_def_cfa_offset 16
 3493 162c 00AF     		add	r7, sp, #0
 3494              	.LCFI118:
 3495              		.cfi_def_cfa_register 7
 3496 162e 7860     		str	r0, [r7, #4]
2171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
2173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  
2174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
2175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
 3497              		.loc 1 2175 0
 3498 1630 4FF42053 		mov	r3, #10240
 3499 1634 C4F20003 		movt	r3, 16384
 3500 1638 4FF42052 		mov	r2, #10240
 3501 163c C4F20002 		movt	r2, 16384
 3502 1640 126C     		ldr	r2, [r2, #64]
 3503 1642 22F4E062 		bic	r2, r2, #1792
 3504 1646 1A64     		str	r2, [r3, #64]
2176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
 3505              		.loc 1 2178 0
 3506 1648 4FF42053 		mov	r3, #10240
 3507 164c C4F20003 		movt	r3, 16384
 3508 1650 4FF42052 		mov	r2, #10240
 3509 1654 C4F20002 		movt	r2, 16384
 3510 1658 126C     		ldr	r2, [r2, #64]
 3511 165a 1146     		mov	r1, r2
 3512 165c 7A68     		ldr	r2, [r7, #4]
 3513 165e 0A43     		orrs	r2, r2, r1
 3514 1660 1A64     		str	r2, [r3, #64]
2179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3515              		.loc 1 2179 0
 3516 1662 07F10C07 		add	r7, r7, #12
 3517 1666 BD46     		mov	sp, r7
 3518 1668 80BC     		pop	{r7}
 3519 166a 7047     		bx	lr
 3520              		.cfi_endproc
 3521              	.LFE150:
 3523              		.align	2
 3524              		.global	RTC_TamperPinsPrechargeDuration
 3525              		.thumb
 3526              		.thumb_func
 3528              	RTC_TamperPinsPrechargeDuration:
 3529              	.LFB151:
2180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Pins input Precharge Duration.
2183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperPrechargeDuration: Specifies the Tampers Pins input
2184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         Precharge Duration.
2185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_1RTCCLK: Tamper pins are pre-charged before sampling durin
2187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_2RTCCLK: Tamper pins are pre-charged before sampling durin
2188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_4RTCCLK: Tamper pins are pre-charged before sampling durin
2189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_8RTCCLK: Tamper pins are pre-charged before sampling durin
2190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)
2193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3530              		.loc 1 2193 0
 3531              		.cfi_startproc
 3532              		@ args = 0, pretend = 0, frame = 8
 3533              		@ frame_needed = 1, uses_anonymous_args = 0
 3534              		@ link register save eliminated.
 3535 166c 80B4     		push	{r7}
 3536              	.LCFI119:
 3537              		.cfi_def_cfa_offset 4
 3538              		.cfi_offset 7, -4
 3539 166e 83B0     		sub	sp, sp, #12
 3540              	.LCFI120:
 3541              		.cfi_def_cfa_offset 16
 3542 1670 00AF     		add	r7, sp, #0
 3543              	.LCFI121:
 3544              		.cfi_def_cfa_register 7
 3545 1672 7860     		str	r0, [r7, #4]
2194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
2196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    
2197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
2198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
 3546              		.loc 1 2198 0
 3547 1674 4FF42053 		mov	r3, #10240
 3548 1678 C4F20003 		movt	r3, 16384
 3549 167c 4FF42052 		mov	r2, #10240
 3550 1680 C4F20002 		movt	r2, 16384
 3551 1684 126C     		ldr	r2, [r2, #64]
 3552 1686 22F4C042 		bic	r2, r2, #24576
 3553 168a 1A64     		str	r2, [r3, #64]
2199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
 3554              		.loc 1 2201 0
 3555 168c 4FF42053 		mov	r3, #10240
 3556 1690 C4F20003 		movt	r3, 16384
 3557 1694 4FF42052 		mov	r2, #10240
 3558 1698 C4F20002 		movt	r2, 16384
 3559 169c 126C     		ldr	r2, [r2, #64]
 3560 169e 1146     		mov	r1, r2
 3561 16a0 7A68     		ldr	r2, [r7, #4]
 3562 16a2 0A43     		orrs	r2, r2, r1
 3563 16a4 1A64     		str	r2, [r3, #64]
2202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3564              		.loc 1 2202 0
 3565 16a6 07F10C07 		add	r7, r7, #12
 3566 16aa BD46     		mov	sp, r7
 3567 16ac 80BC     		pop	{r7}
 3568 16ae 7047     		bx	lr
 3569              		.cfi_endproc
 3570              	.LFE151:
 3572              		.align	2
 3573              		.global	RTC_TimeStampOnTamperDetectionCmd
 3574              		.thumb
 3575              		.thumb_func
 3577              	RTC_TimeStampOnTamperDetectionCmd:
 3578              	.LFB152:
2203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the TimeStamp on Tamper Detection Event.
2206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   The timestamp is valid even the TSE bit in tamper control register 
2207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         is reset.   
2208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the timestamp on tamper event.
2209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         This parameter can be: ENABLE or DISABLE.
2210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
2213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3579              		.loc 1 2213 0
 3580              		.cfi_startproc
 3581              		@ args = 0, pretend = 0, frame = 8
 3582              		@ frame_needed = 1, uses_anonymous_args = 0
 3583              		@ link register save eliminated.
 3584 16b0 80B4     		push	{r7}
 3585              	.LCFI122:
 3586              		.cfi_def_cfa_offset 4
 3587              		.cfi_offset 7, -4
 3588 16b2 83B0     		sub	sp, sp, #12
 3589              	.LCFI123:
 3590              		.cfi_def_cfa_offset 16
 3591 16b4 00AF     		add	r7, sp, #0
 3592              	.LCFI124:
 3593              		.cfi_def_cfa_register 7
 3594 16b6 0346     		mov	r3, r0
 3595 16b8 FB71     		strb	r3, [r7, #7]
2214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    
2217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 3596              		.loc 1 2217 0
 3597 16ba FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3598 16bc 002B     		cmp	r3, #0
 3599 16be 0CD0     		beq	.L133
2218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Save timestamp on tamper detection event */
2220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 3600              		.loc 1 2220 0
 3601 16c0 4FF42053 		mov	r3, #10240
 3602 16c4 C4F20003 		movt	r3, 16384
 3603 16c8 4FF42052 		mov	r2, #10240
 3604 16cc C4F20002 		movt	r2, 16384
 3605 16d0 126C     		ldr	r2, [r2, #64]
 3606 16d2 42F08002 		orr	r2, r2, #128
 3607 16d6 1A64     		str	r2, [r3, #64]
 3608 16d8 0BE0     		b	.L132
 3609              	.L133:
2221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Tamper detection does not cause a timestamp to be saved */
2225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
 3610              		.loc 1 2225 0
 3611 16da 4FF42053 		mov	r3, #10240
 3612 16de C4F20003 		movt	r3, 16384
 3613 16e2 4FF42052 		mov	r2, #10240
 3614 16e6 C4F20002 		movt	r2, 16384
 3615 16ea 126C     		ldr	r2, [r2, #64]
 3616 16ec 22F08002 		bic	r2, r2, #128
 3617 16f0 1A64     		str	r2, [r3, #64]
 3618              	.L132:
2226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3619              		.loc 1 2227 0
 3620 16f2 07F10C07 		add	r7, r7, #12
 3621 16f6 BD46     		mov	sp, r7
 3622 16f8 80BC     		pop	{r7}
 3623 16fa 7047     		bx	lr
 3624              		.cfi_endproc
 3625              	.LFE152:
 3627              		.align	2
 3628              		.global	RTC_TamperPullUpCmd
 3629              		.thumb
 3630              		.thumb_func
 3632              	RTC_TamperPullUpCmd:
 3633              	.LFB153:
2228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Precharge of Tamper pin.
2231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of tamper pull up.
2232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be: ENABLE or DISABLE.                   
2233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperPullUpCmd(FunctionalState NewState)
2236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3634              		.loc 1 2236 0
 3635              		.cfi_startproc
 3636              		@ args = 0, pretend = 0, frame = 8
 3637              		@ frame_needed = 1, uses_anonymous_args = 0
 3638              		@ link register save eliminated.
 3639 16fc 80B4     		push	{r7}
 3640              	.LCFI125:
 3641              		.cfi_def_cfa_offset 4
 3642              		.cfi_offset 7, -4
 3643 16fe 83B0     		sub	sp, sp, #12
 3644              	.LCFI126:
 3645              		.cfi_def_cfa_offset 16
 3646 1700 00AF     		add	r7, sp, #0
 3647              	.LCFI127:
 3648              		.cfi_def_cfa_register 7
 3649 1702 0346     		mov	r3, r0
 3650 1704 FB71     		strb	r3, [r7, #7]
2237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  if (NewState != DISABLE)
 3651              		.loc 1 2240 0
 3652 1706 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3653 1708 002B     		cmp	r3, #0
 3654 170a 0CD0     		beq	.L136
2241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Enable precharge of the selected Tamper pin */
2243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 3655              		.loc 1 2243 0
 3656 170c 4FF42053 		mov	r3, #10240
 3657 1710 C4F20003 		movt	r3, 16384
 3658 1714 4FF42052 		mov	r2, #10240
 3659 1718 C4F20002 		movt	r2, 16384
 3660 171c 126C     		ldr	r2, [r2, #64]
 3661 171e 22F40042 		bic	r2, r2, #32768
 3662 1722 1A64     		str	r2, [r3, #64]
 3663 1724 0BE0     		b	.L135
 3664              	.L136:
2244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Disable precharge of the selected Tamper pin */
2248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
 3665              		.loc 1 2248 0
 3666 1726 4FF42053 		mov	r3, #10240
 3667 172a C4F20003 		movt	r3, 16384
 3668 172e 4FF42052 		mov	r2, #10240
 3669 1732 C4F20002 		movt	r2, 16384
 3670 1736 126C     		ldr	r2, [r2, #64]
 3671 1738 42F40042 		orr	r2, r2, #32768
 3672 173c 1A64     		str	r2, [r3, #64]
 3673              	.L135:
2249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   } 
2250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3674              		.loc 1 2250 0
 3675 173e 07F10C07 		add	r7, r7, #12
 3676 1742 BD46     		mov	sp, r7
 3677 1744 80BC     		pop	{r7}
 3678 1746 7047     		bx	lr
 3679              		.cfi_endproc
 3680              	.LFE153:
 3682              		.align	2
 3683              		.global	RTC_WriteBackupRegister
 3684              		.thumb
 3685              		.thumb_func
 3687              	RTC_WriteBackupRegister:
 3688              	.LFB154:
2251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group10 Backup Data Registers configuration functions
2257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Backup Data Registers configuration functions  
2258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
2259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
2260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
2261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                        Backup Data Registers configuration functions 
2262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
2263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
2265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
2266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Writes a data in a specified RTC Backup data register.
2270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_BKP_DR: RTC Backup data Register number.
2271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
2272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                          specify the register.
2273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  Data: Data to be written in the specified RTC Backup data register.                    
2274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
2277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3689              		.loc 1 2277 0
 3690              		.cfi_startproc
 3691              		@ args = 0, pretend = 0, frame = 16
 3692              		@ frame_needed = 1, uses_anonymous_args = 0
 3693              		@ link register save eliminated.
 3694 1748 80B4     		push	{r7}
 3695              	.LCFI128:
 3696              		.cfi_def_cfa_offset 4
 3697              		.cfi_offset 7, -4
 3698 174a 85B0     		sub	sp, sp, #20
 3699              	.LCFI129:
 3700              		.cfi_def_cfa_offset 24
 3701 174c 00AF     		add	r7, sp, #0
 3702              	.LCFI130:
 3703              		.cfi_def_cfa_register 7
 3704 174e 7860     		str	r0, [r7, #4]
 3705 1750 3960     		str	r1, [r7, #0]
2278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3706              		.loc 1 2278 0
 3707 1752 4FF00003 		mov	r3, #0
 3708 1756 FB60     		str	r3, [r7, #12]
2279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_BKP(RTC_BKP_DR));
2282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmp = RTC_BASE + 0x50;
 3709              		.loc 1 2283 0
 3710 1758 42F65003 		movw	r3, #10320
 3711 175c C4F20003 		movt	r3, 16384
 3712 1760 FB60     		str	r3, [r7, #12]
2284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3713              		.loc 1 2284 0
 3714 1762 7B68     		ldr	r3, [r7, #4]
 3715 1764 4FEA8302 		lsl	r2, r3, #2
 3716 1768 FB68     		ldr	r3, [r7, #12]
 3717 176a D318     		adds	r3, r2, r3
 3718 176c FB60     		str	r3, [r7, #12]
2285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Write the specified register */
2287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *(__IO uint32_t *)tmp = (uint32_t)Data;
 3719              		.loc 1 2287 0
 3720 176e FB68     		ldr	r3, [r7, #12]
 3721 1770 3A68     		ldr	r2, [r7, #0]
 3722 1772 1A60     		str	r2, [r3, #0]
2288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3723              		.loc 1 2288 0
 3724 1774 07F11407 		add	r7, r7, #20
 3725 1778 BD46     		mov	sp, r7
 3726 177a 80BC     		pop	{r7}
 3727 177c 7047     		bx	lr
 3728              		.cfi_endproc
 3729              	.LFE154:
 3731 177e 00BF     		.align	2
 3732              		.global	RTC_ReadBackupRegister
 3733              		.thumb
 3734              		.thumb_func
 3736              	RTC_ReadBackupRegister:
 3737              	.LFB155:
2289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Reads data from the specified RTC Backup data Register.
2292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_BKP_DR: RTC Backup data Register number.
2293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
2294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                          specify the register.                   
2295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
2298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3738              		.loc 1 2298 0
 3739              		.cfi_startproc
 3740              		@ args = 0, pretend = 0, frame = 16
 3741              		@ frame_needed = 1, uses_anonymous_args = 0
 3742              		@ link register save eliminated.
 3743 1780 80B4     		push	{r7}
 3744              	.LCFI131:
 3745              		.cfi_def_cfa_offset 4
 3746              		.cfi_offset 7, -4
 3747 1782 85B0     		sub	sp, sp, #20
 3748              	.LCFI132:
 3749              		.cfi_def_cfa_offset 24
 3750 1784 00AF     		add	r7, sp, #0
 3751              	.LCFI133:
 3752              		.cfi_def_cfa_register 7
 3753 1786 7860     		str	r0, [r7, #4]
2299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3754              		.loc 1 2299 0
 3755 1788 4FF00003 		mov	r3, #0
 3756 178c FB60     		str	r3, [r7, #12]
2300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_BKP(RTC_BKP_DR));
2303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmp = RTC_BASE + 0x50;
 3757              		.loc 1 2304 0
 3758 178e 42F65003 		movw	r3, #10320
 3759 1792 C4F20003 		movt	r3, 16384
 3760 1796 FB60     		str	r3, [r7, #12]
2305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3761              		.loc 1 2305 0
 3762 1798 7B68     		ldr	r3, [r7, #4]
 3763 179a 4FEA8302 		lsl	r2, r3, #2
 3764 179e FB68     		ldr	r3, [r7, #12]
 3765 17a0 D318     		adds	r3, r2, r3
 3766 17a2 FB60     		str	r3, [r7, #12]
2306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Read the specified register */
2308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (*(__IO uint32_t *)tmp);
 3767              		.loc 1 2308 0
 3768 17a4 FB68     		ldr	r3, [r7, #12]
 3769 17a6 1B68     		ldr	r3, [r3, #0]
2309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3770              		.loc 1 2309 0
 3771 17a8 1846     		mov	r0, r3
 3772 17aa 07F11407 		add	r7, r7, #20
 3773 17ae BD46     		mov	sp, r7
 3774 17b0 80BC     		pop	{r7}
 3775 17b2 7047     		bx	lr
 3776              		.cfi_endproc
 3777              	.LFE155:
 3779              		.align	2
 3780              		.global	RTC_TamperPinSelection
 3781              		.thumb
 3782              		.thumb_func
 3784              	RTC_TamperPinSelection:
 3785              	.LFB156:
2310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group11 RTC Tamper and TimeStamp Pins Selection and Output Type Config configurat
2316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   RTC Tamper and TimeStamp Pins Selection and Output Type Config 
2317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *           configuration functions  
2318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
2319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
2320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
2321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC Tamper and TimeStamp Pins Selection and Output Type Config configuration 
2322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   functions 
2323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
2324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
2326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
2327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Selects the RTC Tamper Pin.
2331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperPin: specifies the RTC Tamper Pin.
2332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TamperPin_PC13: PC13 is selected as RTC Tamper Pin.
2334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TamperPin_PI8: PI8 is selected as RTC Tamper Pin.    
2335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
2338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3786              		.loc 1 2338 0
 3787              		.cfi_startproc
 3788              		@ args = 0, pretend = 0, frame = 8
 3789              		@ frame_needed = 1, uses_anonymous_args = 0
 3790              		@ link register save eliminated.
 3791 17b4 80B4     		push	{r7}
 3792              	.LCFI134:
 3793              		.cfi_def_cfa_offset 4
 3794              		.cfi_offset 7, -4
 3795 17b6 83B0     		sub	sp, sp, #12
 3796              	.LCFI135:
 3797              		.cfi_def_cfa_offset 16
 3798 17b8 00AF     		add	r7, sp, #0
 3799              	.LCFI136:
 3800              		.cfi_def_cfa_register 7
 3801 17ba 7860     		str	r0, [r7, #4]
2339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
2341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
 3802              		.loc 1 2342 0
 3803 17bc 4FF42053 		mov	r3, #10240
 3804 17c0 C4F20003 		movt	r3, 16384
 3805 17c4 4FF42052 		mov	r2, #10240
 3806 17c8 C4F20002 		movt	r2, 16384
 3807 17cc 126C     		ldr	r2, [r2, #64]
 3808 17ce 22F48032 		bic	r2, r2, #65536
 3809 17d2 1A64     		str	r2, [r3, #64]
2343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 3810              		.loc 1 2343 0
 3811 17d4 4FF42053 		mov	r3, #10240
 3812 17d8 C4F20003 		movt	r3, 16384
 3813 17dc 4FF42052 		mov	r2, #10240
 3814 17e0 C4F20002 		movt	r2, 16384
 3815 17e4 126C     		ldr	r2, [r2, #64]
 3816 17e6 1146     		mov	r1, r2
 3817 17e8 7A68     		ldr	r2, [r7, #4]
 3818 17ea 0A43     		orrs	r2, r2, r1
 3819 17ec 1A64     		str	r2, [r3, #64]
2344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3820              		.loc 1 2344 0
 3821 17ee 07F10C07 		add	r7, r7, #12
 3822 17f2 BD46     		mov	sp, r7
 3823 17f4 80BC     		pop	{r7}
 3824 17f6 7047     		bx	lr
 3825              		.cfi_endproc
 3826              	.LFE156:
 3828              		.align	2
 3829              		.global	RTC_TimeStampPinSelection
 3830              		.thumb
 3831              		.thumb_func
 3833              	RTC_TimeStampPinSelection:
 3834              	.LFB157:
2345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Selects the RTC TimeStamp Pin.
2348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStampPin: specifies the RTC TimeStamp Pin.
2349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampPin_PC13: PC13 is selected as RTC TimeStamp Pin.
2351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampPin_PI8: PI8 is selected as RTC TimeStamp Pin.    
2352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
2355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3835              		.loc 1 2355 0
 3836              		.cfi_startproc
 3837              		@ args = 0, pretend = 0, frame = 8
 3838              		@ frame_needed = 1, uses_anonymous_args = 0
 3839              		@ link register save eliminated.
 3840 17f8 80B4     		push	{r7}
 3841              	.LCFI137:
 3842              		.cfi_def_cfa_offset 4
 3843              		.cfi_offset 7, -4
 3844 17fa 83B0     		sub	sp, sp, #12
 3845              	.LCFI138:
 3846              		.cfi_def_cfa_offset 16
 3847 17fc 00AF     		add	r7, sp, #0
 3848              	.LCFI139:
 3849              		.cfi_def_cfa_register 7
 3850 17fe 7860     		str	r0, [r7, #4]
2356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
2358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
 3851              		.loc 1 2359 0
 3852 1800 4FF42053 		mov	r3, #10240
 3853 1804 C4F20003 		movt	r3, 16384
 3854 1808 4FF42052 		mov	r2, #10240
 3855 180c C4F20002 		movt	r2, 16384
 3856 1810 126C     		ldr	r2, [r2, #64]
 3857 1812 22F40032 		bic	r2, r2, #131072
 3858 1816 1A64     		str	r2, [r3, #64]
2360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 3859              		.loc 1 2360 0
 3860 1818 4FF42053 		mov	r3, #10240
 3861 181c C4F20003 		movt	r3, 16384
 3862 1820 4FF42052 		mov	r2, #10240
 3863 1824 C4F20002 		movt	r2, 16384
 3864 1828 126C     		ldr	r2, [r2, #64]
 3865 182a 1146     		mov	r1, r2
 3866 182c 7A68     		ldr	r2, [r7, #4]
 3867 182e 0A43     		orrs	r2, r2, r1
 3868 1830 1A64     		str	r2, [r3, #64]
2361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3869              		.loc 1 2361 0
 3870 1832 07F10C07 		add	r7, r7, #12
 3871 1836 BD46     		mov	sp, r7
 3872 1838 80BC     		pop	{r7}
 3873 183a 7047     		bx	lr
 3874              		.cfi_endproc
 3875              	.LFE157:
 3877              		.align	2
 3878              		.global	RTC_OutputTypeConfig
 3879              		.thumb
 3880              		.thumb_func
 3882              	RTC_OutputTypeConfig:
 3883              	.LFB158:
2362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Output Pin mode. 
2365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_OutputType: specifies the RTC Output (PC13) pin mode.
2366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputType_OpenDrain: RTC Output (PC13) is configured in 
2368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    Open Drain mode.
2369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputType_PushPull:  RTC Output (PC13) is configured in 
2370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *                                    Push Pull mode.    
2371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
2374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3884              		.loc 1 2374 0
 3885              		.cfi_startproc
 3886              		@ args = 0, pretend = 0, frame = 8
 3887              		@ frame_needed = 1, uses_anonymous_args = 0
 3888              		@ link register save eliminated.
 3889 183c 80B4     		push	{r7}
 3890              	.LCFI140:
 3891              		.cfi_def_cfa_offset 4
 3892              		.cfi_offset 7, -4
 3893 183e 83B0     		sub	sp, sp, #12
 3894              	.LCFI141:
 3895              		.cfi_def_cfa_offset 16
 3896 1840 00AF     		add	r7, sp, #0
 3897              	.LCFI142:
 3898              		.cfi_def_cfa_register 7
 3899 1842 7860     		str	r0, [r7, #4]
2375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
2377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 3900              		.loc 1 2378 0
 3901 1844 4FF42053 		mov	r3, #10240
 3902 1848 C4F20003 		movt	r3, 16384
 3903 184c 4FF42052 		mov	r2, #10240
 3904 1850 C4F20002 		movt	r2, 16384
 3905 1854 126C     		ldr	r2, [r2, #64]
 3906 1856 22F48022 		bic	r2, r2, #262144
 3907 185a 1A64     		str	r2, [r3, #64]
2379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 3908              		.loc 1 2379 0
 3909 185c 4FF42053 		mov	r3, #10240
 3910 1860 C4F20003 		movt	r3, 16384
 3911 1864 4FF42052 		mov	r2, #10240
 3912 1868 C4F20002 		movt	r2, 16384
 3913 186c 126C     		ldr	r2, [r2, #64]
 3914 186e 1146     		mov	r1, r2
 3915 1870 7A68     		ldr	r2, [r7, #4]
 3916 1872 0A43     		orrs	r2, r2, r1
 3917 1874 1A64     		str	r2, [r3, #64]
2380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 3918              		.loc 1 2380 0
 3919 1876 07F10C07 		add	r7, r7, #12
 3920 187a BD46     		mov	sp, r7
 3921 187c 80BC     		pop	{r7}
 3922 187e 7047     		bx	lr
 3923              		.cfi_endproc
 3924              	.LFE158:
 3926              		.align	2
 3927              		.global	RTC_SynchroShiftConfig
 3928              		.thumb
 3929              		.thumb_func
 3931              	RTC_SynchroShiftConfig:
 3932              	.LFB159:
2381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group12 Shift control synchronisation functions
2387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Shift control synchronisation functions 
2388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
2389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
2390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
2391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                    Shift control synchronisation functions
2392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
2393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
2395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
2396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Configures the Synchronization Shift Control Settings.
2400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @note   When REFCKON is set, firmware must not write to Shift control register 
2401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_ShiftAdd1S : Select to add or not 1 second to the time Calendar.
2402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values :
2403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_ShiftAdd1S_Set  : Add one second to the clock calendar. 
2404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *     @arg RTC_ShiftAdd1S_Reset: No effect.
2405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_ShiftSubFS: Select the number of Second Fractions to Substitute.
2406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *         This parameter can be one any value from 0 to 0x7FFF.
2407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
2408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Shift registers are configured
2409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Shift registers are not configured
2410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** */
2411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
2412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 3933              		.loc 1 2412 0
 3934              		.cfi_startproc
 3935              		@ args = 0, pretend = 0, frame = 16
 3936              		@ frame_needed = 1, uses_anonymous_args = 0
 3937 1880 80B5     		push	{r7, lr}
 3938              	.LCFI143:
 3939              		.cfi_def_cfa_offset 8
 3940              		.cfi_offset 14, -4
 3941              		.cfi_offset 7, -8
 3942 1882 84B0     		sub	sp, sp, #16
 3943              	.LCFI144:
 3944              		.cfi_def_cfa_offset 24
 3945 1884 00AF     		add	r7, sp, #0
 3946              	.LCFI145:
 3947              		.cfi_def_cfa_register 7
 3948 1886 7860     		str	r0, [r7, #4]
 3949 1888 3960     		str	r1, [r7, #0]
2413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 3950              		.loc 1 2413 0
 3951 188a 4FF00003 		mov	r3, #0
 3952 188e FB73     		strb	r3, [r7, #15]
2414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t shpfcount = 0;
 3953              		.loc 1 2414 0
 3954 1890 4FF00003 		mov	r3, #0
 3955 1894 BB60     		str	r3, [r7, #8]
2415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
2418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));
2419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
2421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 3956              		.loc 1 2421 0
 3957 1896 4FF42053 		mov	r3, #10240
 3958 189a C4F20003 		movt	r3, 16384
 3959 189e 4FF0CA02 		mov	r2, #202
 3960 18a2 5A62     		str	r2, [r3, #36]
2422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3961              		.loc 1 2422 0
 3962 18a4 4FF42053 		mov	r3, #10240
 3963 18a8 C4F20003 		movt	r3, 16384
 3964 18ac 4FF05302 		mov	r2, #83
 3965 18b0 5A62     		str	r2, [r3, #36]
2423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check if a Shift is pending*/
2425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
 3966              		.loc 1 2425 0
 3967 18b2 4FF42053 		mov	r3, #10240
 3968 18b6 C4F20003 		movt	r3, 16384
 3969 18ba DB68     		ldr	r3, [r3, #12]
 3970 18bc 03F00803 		and	r3, r3, #8
 3971 18c0 002B     		cmp	r3, #0
 3972 18c2 11D0     		beq	.L144
2426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Wait until the shift is completed*/
2428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 3973              		.loc 1 2428 0
 3974 18c4 03E0     		b	.L145
 3975              	.L146:
2429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
2430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       shpfcount++;
 3976              		.loc 1 2430 0
 3977 18c6 BB68     		ldr	r3, [r7, #8]
 3978 18c8 03F10103 		add	r3, r3, #1
 3979 18cc BB60     		str	r3, [r7, #8]
 3980              	.L145:
2428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 3981              		.loc 1 2428 0 discriminator 1
 3982 18ce 4FF42053 		mov	r3, #10240
 3983 18d2 C4F20003 		movt	r3, 16384
 3984 18d6 DB68     		ldr	r3, [r3, #12]
 3985 18d8 03F00803 		and	r3, r3, #8
 3986 18dc 002B     		cmp	r3, #0
 3987 18de 03D0     		beq	.L144
2428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 3988              		.loc 1 2428 0 is_stmt 0 discriminator 2
 3989 18e0 BB68     		ldr	r3, [r7, #8]
 3990 18e2 B3F5805F 		cmp	r3, #4096
 3991 18e6 EED1     		bne	.L146
 3992              	.L144:
2431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
2432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check if the Shift pending is completed or if there is no Shift operation at all*/
2435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
 3993              		.loc 1 2435 0 is_stmt 1
 3994 18e8 4FF42053 		mov	r3, #10240
 3995 18ec C4F20003 		movt	r3, 16384
 3996 18f0 DB68     		ldr	r3, [r3, #12]
 3997 18f2 03F00803 		and	r3, r3, #8
 3998 18f6 002B     		cmp	r3, #0
 3999 18f8 21D1     		bne	.L147
2436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* check if the reference clock detection is disabled */
2438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     if((RTC->CR & RTC_CR_REFCKON) == RESET)
 4000              		.loc 1 2438 0
 4001 18fa 4FF42053 		mov	r3, #10240
 4002 18fe C4F20003 		movt	r3, 16384
 4003 1902 9B68     		ldr	r3, [r3, #8]
 4004 1904 03F01003 		and	r3, r3, #16
 4005 1908 002B     		cmp	r3, #0
 4006 190a 14D1     		bne	.L148
2439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
2440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       /* Configure the Shift settings */
2441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
 4007              		.loc 1 2441 0
 4008 190c 4FF42053 		mov	r3, #10240
 4009 1910 C4F20003 		movt	r3, 16384
 4010 1914 3968     		ldr	r1, [r7, #0]
 4011 1916 7A68     		ldr	r2, [r7, #4]
 4012 1918 0A43     		orrs	r2, r2, r1
 4013 191a DA62     		str	r2, [r3, #44]
2442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     
2443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       if(RTC_WaitForSynchro() == ERROR)
 4014              		.loc 1 2443 0
 4015 191c FFF7FEFF 		bl	RTC_WaitForSynchro
 4016 1920 0346     		mov	r3, r0
 4017 1922 002B     		cmp	r3, #0
 4018 1924 03D1     		bne	.L149
2444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       {
2445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****         status = ERROR;
 4019              		.loc 1 2445 0
 4020 1926 4FF00003 		mov	r3, #0
 4021 192a FB73     		strb	r3, [r7, #15]
 4022 192c 0AE0     		b	.L150
 4023              	.L149:
2446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       }
2447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       else
2448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       {
2449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****         status = SUCCESS;
 4024              		.loc 1 2449 0
 4025 192e 4FF00103 		mov	r3, #1
 4026 1932 FB73     		strb	r3, [r7, #15]
 4027 1934 06E0     		b	.L150
 4028              	.L148:
2450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       }
2451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
2452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     else
2453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     {
2454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****       status = ERROR;
 4029              		.loc 1 2454 0
 4030 1936 4FF00003 		mov	r3, #0
 4031 193a FB73     		strb	r3, [r7, #15]
 4032 193c 02E0     		b	.L150
 4033              	.L147:
2455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     }
2456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     status = ERROR;
 4034              		.loc 1 2459 0
 4035 193e 4FF00003 		mov	r3, #0
 4036 1942 FB73     		strb	r3, [r7, #15]
 4037              	.L150:
2460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
2463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 4038              		.loc 1 2463 0
 4039 1944 4FF42053 		mov	r3, #10240
 4040 1948 C4F20003 		movt	r3, 16384
 4041 194c 4FF0FF02 		mov	r2, #255
 4042 1950 5A62     		str	r2, [r3, #36]
2464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (ErrorStatus)(status);
 4043              		.loc 1 2465 0
 4044 1952 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4045              		.loc 1 2466 0
 4046 1954 1846     		mov	r0, r3
 4047 1956 07F11007 		add	r7, r7, #16
 4048 195a BD46     		mov	sp, r7
 4049 195c 80BD     		pop	{r7, pc}
 4050              		.cfi_endproc
 4051              	.LFE159:
 4053 195e 00BF     		.align	2
 4054              		.global	RTC_ITConfig
 4055              		.thumb
 4056              		.thumb_func
 4058              	RTC_ITConfig:
 4059              	.LFB160:
2467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group13 Interrupts and flags management functions
2473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *  @brief   Interrupts and flags management functions  
2474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  *
2475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @verbatim   
2476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================
2477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****                        Interrupts and flags management functions
2478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  ===============================================================================  
2479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  All RTC interrupts are connected to the EXTI controller.
2480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  
2481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  - To enable the RTC Alarm interrupt, the following sequence is required:
2482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the EXTI Line 17 in interrupt mode and select the rising 
2483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      edge sensitivity using the EXTI_Init() function.
2484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the RTC_Alarm IRQ channel in the NVIC using the NVIC_Init()
2485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      function.
2486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure the RTC to generate RTC alarms (Alarm A and/or Alarm B) using
2487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      the RTC_SetAlarm() and RTC_AlarmCmd() functions.
2488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  - To enable the RTC Wakeup interrupt, the following sequence is required:
2490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the EXTI Line 22 in interrupt mode and select the rising 
2491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      edge sensitivity using the EXTI_Init() function.
2492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the RTC_WKUP IRQ channel in the NVIC using the NVIC_Init()
2493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      function.
2494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure the RTC to generate the RTC wakeup timer event using the 
2495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      RTC_WakeUpClockConfig(), RTC_SetWakeUpCounter() and RTC_WakeUpCmd() functions.
2496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  - To enable the RTC Tamper interrupt, the following sequence is required:
2498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the EXTI Line 21 in interrupt mode and select the rising 
2499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      edge sensitivity using the EXTI_Init() function.
2500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the NVIC_Init()
2501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      function.
2502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure the RTC to detect the RTC tamper event using the 
2503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      RTC_TamperTriggerConfig() and RTC_TamperCmd() functions.
2504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  - To enable the RTC TimeStamp interrupt, the following sequence is required:
2506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the EXTI Line 21 in interrupt mode and select the rising 
2507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      edge sensitivity using the EXTI_Init() function.
2508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the NVIC_Init()
2509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      function.
2510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****    - Configure the RTC to detect the RTC time-stamp event using the 
2511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****      RTC_TimeStampCmd() functions.
2512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** @endverbatim
2514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @{
2515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the specified RTC interrupts.
2519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt sources to be enabled or disabled. 
2520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS:  Time Stamp interrupt mask
2522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT:  WakeUp Timer interrupt mask
2523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB:  Alarm B interrupt mask
2524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA:  Alarm A interrupt mask
2525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP: Tamper event interrupt mask
2526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the specified RTC interrupts.
2527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
2528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
2531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4060              		.loc 1 2531 0
 4061              		.cfi_startproc
 4062              		@ args = 0, pretend = 0, frame = 8
 4063              		@ frame_needed = 1, uses_anonymous_args = 0
 4064              		@ link register save eliminated.
 4065 1960 80B4     		push	{r7}
 4066              	.LCFI146:
 4067              		.cfi_def_cfa_offset 4
 4068              		.cfi_offset 7, -4
 4069 1962 83B0     		sub	sp, sp, #12
 4070              	.LCFI147:
 4071              		.cfi_def_cfa_offset 16
 4072 1964 00AF     		add	r7, sp, #0
 4073              	.LCFI148:
 4074              		.cfi_def_cfa_register 7
 4075 1966 7860     		str	r0, [r7, #4]
 4076 1968 0B46     		mov	r3, r1
 4077 196a FB70     		strb	r3, [r7, #3]
2532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CONFIG_IT(RTC_IT));
2534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
2537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 4078              		.loc 1 2537 0
 4079 196c 4FF42053 		mov	r3, #10240
 4080 1970 C4F20003 		movt	r3, 16384
 4081 1974 4FF0CA02 		mov	r2, #202
 4082 1978 5A62     		str	r2, [r3, #36]
2538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 4083              		.loc 1 2538 0
 4084 197a 4FF42053 		mov	r3, #10240
 4085 197e C4F20003 		movt	r3, 16384
 4086 1982 4FF05302 		mov	r2, #83
 4087 1986 5A62     		str	r2, [r3, #36]
2539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 4088              		.loc 1 2540 0
 4089 1988 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4090 198a 002B     		cmp	r3, #0
 4091 198c 1ED0     		beq	.L152
2541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Interrupts in the RTC_CR register */
2543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 4092              		.loc 1 2543 0
 4093 198e 4FF42053 		mov	r3, #10240
 4094 1992 C4F20003 		movt	r3, 16384
 4095 1996 4FF42052 		mov	r2, #10240
 4096 199a C4F20002 		movt	r2, 16384
 4097 199e 9268     		ldr	r2, [r2, #8]
 4098 19a0 1146     		mov	r1, r2
 4099 19a2 7A68     		ldr	r2, [r7, #4]
 4100 19a4 22F00402 		bic	r2, r2, #4
 4101 19a8 0A43     		orrs	r2, r2, r1
 4102 19aa 9A60     		str	r2, [r3, #8]
2544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
2545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 4103              		.loc 1 2545 0
 4104 19ac 4FF42053 		mov	r3, #10240
 4105 19b0 C4F20003 		movt	r3, 16384
 4106 19b4 4FF42052 		mov	r2, #10240
 4107 19b8 C4F20002 		movt	r2, 16384
 4108 19bc 126C     		ldr	r2, [r2, #64]
 4109 19be 1146     		mov	r1, r2
 4110 19c0 7A68     		ldr	r2, [r7, #4]
 4111 19c2 02F00402 		and	r2, r2, #4
 4112 19c6 0A43     		orrs	r2, r2, r1
 4113 19c8 1A64     		str	r2, [r3, #64]
 4114 19ca 21E0     		b	.L153
 4115              	.L152:
2546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Interrupts in the RTC_CR register */
2550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 4116              		.loc 1 2550 0
 4117 19cc 4FF42053 		mov	r3, #10240
 4118 19d0 C4F20003 		movt	r3, 16384
 4119 19d4 4FF42052 		mov	r2, #10240
 4120 19d8 C4F20002 		movt	r2, 16384
 4121 19dc 9268     		ldr	r2, [r2, #8]
 4122 19de 1146     		mov	r1, r2
 4123 19e0 7A68     		ldr	r2, [r7, #4]
 4124 19e2 22F00402 		bic	r2, r2, #4
 4125 19e6 6FEA0202 		mvn	r2, r2
 4126 19ea 0A40     		ands	r2, r2, r1
 4127 19ec 9A60     		str	r2, [r3, #8]
2551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
2552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 4128              		.loc 1 2552 0
 4129 19ee 4FF42053 		mov	r3, #10240
 4130 19f2 C4F20003 		movt	r3, 16384
 4131 19f6 4FF42052 		mov	r2, #10240
 4132 19fa C4F20002 		movt	r2, 16384
 4133 19fe 126C     		ldr	r2, [r2, #64]
 4134 1a00 1146     		mov	r1, r2
 4135 1a02 7A68     		ldr	r2, [r7, #4]
 4136 1a04 02F00402 		and	r2, r2, #4
 4137 1a08 6FEA0202 		mvn	r2, r2
 4138 1a0c 0A40     		ands	r2, r2, r1
 4139 1a0e 1A64     		str	r2, [r3, #64]
 4140              	.L153:
2553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
2555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 4141              		.loc 1 2555 0
 4142 1a10 4FF42053 		mov	r3, #10240
 4143 1a14 C4F20003 		movt	r3, 16384
 4144 1a18 4FF0FF02 		mov	r2, #255
 4145 1a1c 5A62     		str	r2, [r3, #36]
2556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4146              		.loc 1 2556 0
 4147 1a1e 07F10C07 		add	r7, r7, #12
 4148 1a22 BD46     		mov	sp, r7
 4149 1a24 80BC     		pop	{r7}
 4150 1a26 7047     		bx	lr
 4151              		.cfi_endproc
 4152              	.LFE160:
 4154              		.align	2
 4155              		.global	RTC_GetFlagStatus
 4156              		.thumb
 4157              		.thumb_func
 4159              	RTC_GetFlagStatus:
 4160              	.LFB161:
2557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Checks whether the specified RTC flag is set or not.
2560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_FLAG: specifies the flag to check.
2561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP1F: Tamper 1 event flag
2563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSOVF: Time Stamp OverFlow flag
2564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSF: Time Stamp event flag
2565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTF: WakeUp Timer flag
2566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBF: Alarm B flag
2567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAF: Alarm A flag
2568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_INITF: Initialization mode flag
2569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_RSF: Registers Synchronized flag
2570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_INITS: Registers Configured flag
2571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTWF: WakeUp Timer Write flag
2572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBWF: Alarm B Write flag
2573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAWF: Alarm A write flag
2574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval The new state of RTC_FLAG (SET or RESET).
2575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)
2577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4161              		.loc 1 2577 0
 4162              		.cfi_startproc
 4163              		@ args = 0, pretend = 0, frame = 16
 4164              		@ frame_needed = 1, uses_anonymous_args = 0
 4165              		@ link register save eliminated.
 4166 1a28 80B4     		push	{r7}
 4167              	.LCFI149:
 4168              		.cfi_def_cfa_offset 4
 4169              		.cfi_offset 7, -4
 4170 1a2a 85B0     		sub	sp, sp, #20
 4171              	.LCFI150:
 4172              		.cfi_def_cfa_offset 24
 4173 1a2c 00AF     		add	r7, sp, #0
 4174              	.LCFI151:
 4175              		.cfi_def_cfa_register 7
 4176 1a2e 7860     		str	r0, [r7, #4]
2578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   FlagStatus bitstatus = RESET;
 4177              		.loc 1 2578 0
 4178 1a30 4FF00003 		mov	r3, #0
 4179 1a34 FB73     		strb	r3, [r7, #15]
2579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 4180              		.loc 1 2579 0
 4181 1a36 4FF00003 		mov	r3, #0
 4182 1a3a BB60     		str	r3, [r7, #8]
2580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
2583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get all the flags */
2585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
 4183              		.loc 1 2585 0
 4184 1a3c 4FF42053 		mov	r3, #10240
 4185 1a40 C4F20003 		movt	r3, 16384
 4186 1a44 DB68     		ldr	r3, [r3, #12]
 4187 1a46 1A46     		mov	r2, r3
 4188 1a48 43F67773 		movw	r3, #16247
 4189 1a4c 1340     		ands	r3, r3, r2
 4190 1a4e BB60     		str	r3, [r7, #8]
2586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Return the status of the flag */
2588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
 4191              		.loc 1 2588 0
 4192 1a50 BA68     		ldr	r2, [r7, #8]
 4193 1a52 7B68     		ldr	r3, [r7, #4]
 4194 1a54 1340     		ands	r3, r3, r2
 4195 1a56 002B     		cmp	r3, #0
 4196 1a58 03D0     		beq	.L155
2589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     bitstatus = SET;
 4197              		.loc 1 2590 0
 4198 1a5a 4FF00103 		mov	r3, #1
 4199 1a5e FB73     		strb	r3, [r7, #15]
 4200 1a60 02E0     		b	.L156
 4201              	.L155:
2591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     bitstatus = RESET;
 4202              		.loc 1 2594 0
 4203 1a62 4FF00003 		mov	r3, #0
 4204 1a66 FB73     		strb	r3, [r7, #15]
 4205              	.L156:
2595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return bitstatus;
 4206              		.loc 1 2596 0
 4207 1a68 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4208              		.loc 1 2597 0
 4209 1a6a 1846     		mov	r0, r3
 4210 1a6c 07F11407 		add	r7, r7, #20
 4211 1a70 BD46     		mov	sp, r7
 4212 1a72 80BC     		pop	{r7}
 4213 1a74 7047     		bx	lr
 4214              		.cfi_endproc
 4215              	.LFE161:
 4217 1a76 00BF     		.align	2
 4218              		.global	RTC_ClearFlag
 4219              		.thumb
 4220              		.thumb_func
 4222              	RTC_ClearFlag:
 4223              	.LFB162:
2598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Clears the RTC's pending flags.
2601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_FLAG: specifies the RTC flag to clear.
2602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP1F: Tamper 1 event flag
2604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSOVF: Time Stamp Overflow flag 
2605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSF: Time Stamp event flag
2606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTF: WakeUp Timer flag
2607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBF: Alarm B flag
2608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAF: Alarm A flag
2609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_RSF: Registers Synchronized flag
2610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_ClearFlag(uint32_t RTC_FLAG)
2613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4224              		.loc 1 2613 0
 4225              		.cfi_startproc
 4226              		@ args = 0, pretend = 0, frame = 8
 4227              		@ frame_needed = 1, uses_anonymous_args = 0
 4228              		@ link register save eliminated.
 4229 1a78 80B4     		push	{r7}
 4230              	.LCFI152:
 4231              		.cfi_def_cfa_offset 4
 4232              		.cfi_offset 7, -4
 4233 1a7a 83B0     		sub	sp, sp, #12
 4234              	.LCFI153:
 4235              		.cfi_def_cfa_offset 16
 4236 1a7c 00AF     		add	r7, sp, #0
 4237              	.LCFI154:
 4238              		.cfi_def_cfa_register 7
 4239 1a7e 7860     		str	r0, [r7, #4]
2614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));
2616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear the Flags in the RTC_ISR register */
2618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR &
 4240              		.loc 1 2618 0
 4241 1a80 4FF42053 		mov	r3, #10240
 4242 1a84 C4F20003 		movt	r3, 16384
 4243 1a88 7A68     		ldr	r2, [r7, #4]
 4244 1a8a 4FEA0242 		lsl	r2, r2, #16
 4245 1a8e 4FEA1242 		lsr	r2, r2, #16
 4246 1a92 42F08002 		orr	r2, r2, #128
 4247 1a96 6FEA0201 		mvn	r1, r2
 4248 1a9a 4FF42052 		mov	r2, #10240
 4249 1a9e C4F20002 		movt	r2, 16384
 4250 1aa2 D268     		ldr	r2, [r2, #12]
 4251 1aa4 02F08002 		and	r2, r2, #128
 4252 1aa8 0A43     		orrs	r2, r2, r1
 4253 1aaa DA60     		str	r2, [r3, #12]
2619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4254              		.loc 1 2619 0
 4255 1aac 07F10C07 		add	r7, r7, #12
 4256 1ab0 BD46     		mov	sp, r7
 4257 1ab2 80BC     		pop	{r7}
 4258 1ab4 7047     		bx	lr
 4259              		.cfi_endproc
 4260              	.LFE162:
 4262 1ab6 00BF     		.align	2
 4263              		.global	RTC_GetITStatus
 4264              		.thumb
 4265              		.thumb_func
 4267              	RTC_GetITStatus:
 4268              	.LFB163:
2620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Checks whether the specified RTC interrupt has occurred or not.
2623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt source to check.
2624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS: Time Stamp interrupt 
2626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT: WakeUp Timer interrupt 
2627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB: Alarm B interrupt 
2628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA: Alarm A interrupt 
2629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
2630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval The new state of RTC_IT (SET or RESET).
2631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** ITStatus RTC_GetITStatus(uint32_t RTC_IT)
2633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4269              		.loc 1 2633 0
 4270              		.cfi_startproc
 4271              		@ args = 0, pretend = 0, frame = 24
 4272              		@ frame_needed = 1, uses_anonymous_args = 0
 4273              		@ link register save eliminated.
 4274 1ab8 80B4     		push	{r7}
 4275              	.LCFI155:
 4276              		.cfi_def_cfa_offset 4
 4277              		.cfi_offset 7, -4
 4278 1aba 87B0     		sub	sp, sp, #28
 4279              	.LCFI156:
 4280              		.cfi_def_cfa_offset 32
 4281 1abc 00AF     		add	r7, sp, #0
 4282              	.LCFI157:
 4283              		.cfi_def_cfa_register 7
 4284 1abe 7860     		str	r0, [r7, #4]
2634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   ITStatus bitstatus = RESET;
 4285              		.loc 1 2634 0
 4286 1ac0 4FF00003 		mov	r3, #0
 4287 1ac4 FB75     		strb	r3, [r7, #23]
2635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0, enablestatus = 0;
 4288              		.loc 1 2635 0
 4289 1ac6 4FF00003 		mov	r3, #0
 4290 1aca 3B61     		str	r3, [r7, #16]
 4291 1acc 4FF00003 		mov	r3, #0
 4292 1ad0 FB60     		str	r3, [r7, #12]
2636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  
2637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_GET_IT(RTC_IT));
2639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the TAMPER Interrupt enable bit and pending bit */
2641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 4293              		.loc 1 2641 0
 4294 1ad2 4FF42053 		mov	r3, #10240
 4295 1ad6 C4F20003 		movt	r3, 16384
 4296 1ada 1B6C     		ldr	r3, [r3, #64]
 4297 1adc 03F00403 		and	r3, r3, #4
 4298 1ae0 3B61     		str	r3, [r7, #16]
2642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****  
2643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the Interrupt enable Status */
2644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 4299              		.loc 1 2644 0
 4300 1ae2 4FF42053 		mov	r3, #10240
 4301 1ae6 C4F20003 		movt	r3, 16384
 4302 1aea 9B68     		ldr	r3, [r3, #8]
 4303 1aec 1A46     		mov	r2, r3
 4304 1aee 7B68     		ldr	r3, [r7, #4]
 4305 1af0 1A40     		ands	r2, r2, r3
 4306 1af2 7B68     		ldr	r3, [r7, #4]
 4307 1af4 4FEAD331 		lsr	r1, r3, #15
 4308 1af8 3B69     		ldr	r3, [r7, #16]
 4309 1afa 0B40     		ands	r3, r3, r1
 4310 1afc 1343     		orrs	r3, r3, r2
 4311 1afe FB60     		str	r3, [r7, #12]
2645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the Interrupt pending bit */
2647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 4312              		.loc 1 2647 0
 4313 1b00 4FF42053 		mov	r3, #10240
 4314 1b04 C4F20003 		movt	r3, 16384
 4315 1b08 DB68     		ldr	r3, [r3, #12]
 4316 1b0a 1A46     		mov	r2, r3
 4317 1b0c 7B68     		ldr	r3, [r7, #4]
 4318 1b0e 4FEA1313 		lsr	r3, r3, #4
 4319 1b12 1340     		ands	r3, r3, r2
 4320 1b14 3B61     		str	r3, [r7, #16]
2648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the status of the Interrupt */
2650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 4321              		.loc 1 2650 0
 4322 1b16 FB68     		ldr	r3, [r7, #12]
 4323 1b18 002B     		cmp	r3, #0
 4324 1b1a 0AD0     		beq	.L159
 4325              		.loc 1 2650 0 is_stmt 0 discriminator 1
 4326 1b1c 3B69     		ldr	r3, [r7, #16]
 4327 1b1e 4FEA0343 		lsl	r3, r3, #16
 4328 1b22 4FEA1343 		lsr	r3, r3, #16
 4329 1b26 002B     		cmp	r3, #0
 4330 1b28 03D0     		beq	.L159
2651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     bitstatus = SET;
 4331              		.loc 1 2652 0 is_stmt 1
 4332 1b2a 4FF00103 		mov	r3, #1
 4333 1b2e FB75     		strb	r3, [r7, #23]
 4334 1b30 02E0     		b	.L160
 4335              	.L159:
2653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   else
2655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     bitstatus = RESET;
 4336              		.loc 1 2656 0
 4337 1b32 4FF00003 		mov	r3, #0
 4338 1b36 FB75     		strb	r3, [r7, #23]
 4339              	.L160:
2657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return bitstatus;
 4340              		.loc 1 2658 0
 4341 1b38 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
2659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4342              		.loc 1 2659 0
 4343 1b3a 1846     		mov	r0, r3
 4344 1b3c 07F11C07 		add	r7, r7, #28
 4345 1b40 BD46     		mov	sp, r7
 4346 1b42 80BC     		pop	{r7}
 4347 1b44 7047     		bx	lr
 4348              		.cfi_endproc
 4349              	.LFE163:
 4351 1b46 00BF     		.align	2
 4352              		.global	RTC_ClearITPendingBit
 4353              		.thumb
 4354              		.thumb_func
 4356              	RTC_ClearITPendingBit:
 4357              	.LFB164:
2660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Clears the RTC's interrupt pending bits.
2663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt pending bit to clear.
2664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS: Time Stamp interrupt 
2666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT: WakeUp Timer interrupt 
2667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB: Alarm B interrupt 
2668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA: Alarm A interrupt 
2669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
2670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval None
2671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** void RTC_ClearITPendingBit(uint32_t RTC_IT)
2673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4358              		.loc 1 2673 0
 4359              		.cfi_startproc
 4360              		@ args = 0, pretend = 0, frame = 16
 4361              		@ frame_needed = 1, uses_anonymous_args = 0
 4362              		@ link register save eliminated.
 4363 1b48 80B4     		push	{r7}
 4364              	.LCFI158:
 4365              		.cfi_def_cfa_offset 4
 4366              		.cfi_offset 7, -4
 4367 1b4a 85B0     		sub	sp, sp, #20
 4368              	.LCFI159:
 4369              		.cfi_def_cfa_offset 24
 4370 1b4c 00AF     		add	r7, sp, #0
 4371              	.LCFI160:
 4372              		.cfi_def_cfa_register 7
 4373 1b4e 7860     		str	r0, [r7, #4]
2674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 4374              		.loc 1 2674 0
 4375 1b50 4FF00003 		mov	r3, #0
 4376 1b54 FB60     		str	r3, [r7, #12]
2675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CLEAR_IT(RTC_IT));
2678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Get the RTC_ISR Interrupt pending bits mask */
2680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC_IT >> 4);
 4377              		.loc 1 2680 0
 4378 1b56 7B68     		ldr	r3, [r7, #4]
 4379 1b58 4FEA1313 		lsr	r3, r3, #4
 4380 1b5c FB60     		str	r3, [r7, #12]
2681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   /* Clear the interrupt pending bits in the RTC_ISR register */
2683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & R
 4381              		.loc 1 2683 0
 4382 1b5e 4FF42053 		mov	r3, #10240
 4383 1b62 C4F20003 		movt	r3, 16384
 4384 1b66 FA68     		ldr	r2, [r7, #12]
 4385 1b68 4FEA0242 		lsl	r2, r2, #16
 4386 1b6c 4FEA1242 		lsr	r2, r2, #16
 4387 1b70 42F08002 		orr	r2, r2, #128
 4388 1b74 6FEA0201 		mvn	r1, r2
 4389 1b78 4FF42052 		mov	r2, #10240
 4390 1b7c C4F20002 		movt	r2, 16384
 4391 1b80 D268     		ldr	r2, [r2, #12]
 4392 1b82 02F08002 		and	r2, r2, #128
 4393 1b86 0A43     		orrs	r2, r2, r1
 4394 1b88 DA60     		str	r2, [r3, #12]
2684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4395              		.loc 1 2684 0
 4396 1b8a 07F11407 		add	r7, r7, #20
 4397 1b8e BD46     		mov	sp, r7
 4398 1b90 80BC     		pop	{r7}
 4399 1b92 7047     		bx	lr
 4400              		.cfi_endproc
 4401              	.LFE164:
 4403              		.align	2
 4404              		.thumb
 4405              		.thumb_func
 4407              	RTC_ByteToBcd2:
 4408              	.LFB165:
2685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @}
2688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Converts a 2 digit decimal to BCD format.
2692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  Value: Byte to be converted.
2693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval Converted byte
2694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** static uint8_t RTC_ByteToBcd2(uint8_t Value)
2696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4409              		.loc 1 2696 0
 4410              		.cfi_startproc
 4411              		@ args = 0, pretend = 0, frame = 16
 4412              		@ frame_needed = 1, uses_anonymous_args = 0
 4413              		@ link register save eliminated.
 4414 1b94 80B4     		push	{r7}
 4415              	.LCFI161:
 4416              		.cfi_def_cfa_offset 4
 4417              		.cfi_offset 7, -4
 4418 1b96 85B0     		sub	sp, sp, #20
 4419              	.LCFI162:
 4420              		.cfi_def_cfa_offset 24
 4421 1b98 00AF     		add	r7, sp, #0
 4422              	.LCFI163:
 4423              		.cfi_def_cfa_register 7
 4424 1b9a 0346     		mov	r3, r0
 4425 1b9c FB71     		strb	r3, [r7, #7]
2697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint8_t bcdhigh = 0;
 4426              		.loc 1 2697 0
 4427 1b9e 4FF00003 		mov	r3, #0
 4428 1ba2 FB73     		strb	r3, [r7, #15]
2698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   while (Value >= 10)
 4429              		.loc 1 2699 0
 4430 1ba4 07E0     		b	.L163
 4431              	.L164:
2700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   {
2701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     bcdhigh++;
 4432              		.loc 1 2701 0
 4433 1ba6 FB7B     		ldrb	r3, [r7, #15]
 4434 1ba8 03F10103 		add	r3, r3, #1
 4435 1bac FB73     		strb	r3, [r7, #15]
2702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****     Value -= 10;
 4436              		.loc 1 2702 0
 4437 1bae FB79     		ldrb	r3, [r7, #7]
 4438 1bb0 A3F10A03 		sub	r3, r3, #10
 4439 1bb4 FB71     		strb	r3, [r7, #7]
 4440              	.L163:
2699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   while (Value >= 10)
 4441              		.loc 1 2699 0 discriminator 1
 4442 1bb6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4443 1bb8 092B     		cmp	r3, #9
 4444 1bba F4D8     		bhi	.L164
2703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   }
2704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   
2705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return  ((uint8_t)(bcdhigh << 4) | Value);
 4445              		.loc 1 2705 0
 4446 1bbc FB7B     		ldrb	r3, [r7, #15]
 4447 1bbe 4FEA0313 		lsl	r3, r3, #4
 4448 1bc2 DAB2     		uxtb	r2, r3
 4449 1bc4 FB79     		ldrb	r3, [r7, #7]
 4450 1bc6 1343     		orrs	r3, r3, r2
 4451 1bc8 DBB2     		uxtb	r3, r3
2706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4452              		.loc 1 2706 0
 4453 1bca 1846     		mov	r0, r3
 4454 1bcc 07F11407 		add	r7, r7, #20
 4455 1bd0 BD46     		mov	sp, r7
 4456 1bd2 80BC     		pop	{r7}
 4457 1bd4 7047     		bx	lr
 4458              		.cfi_endproc
 4459              	.LFE165:
 4461 1bd6 00BF     		.align	2
 4462              		.thumb
 4463              		.thumb_func
 4465              	RTC_Bcd2ToByte:
 4466              	.LFB166:
2707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** 
2708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** /**
2709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @brief  Convert from 2 digit BCD to Binary.
2710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @param  Value: BCD value to be converted.
2711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   * @retval Converted word
2712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   */
2713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** static uint8_t RTC_Bcd2ToByte(uint8_t Value)
2714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** {
 4467              		.loc 1 2714 0
 4468              		.cfi_startproc
 4469              		@ args = 0, pretend = 0, frame = 16
 4470              		@ frame_needed = 1, uses_anonymous_args = 0
 4471              		@ link register save eliminated.
 4472 1bd8 80B4     		push	{r7}
 4473              	.LCFI164:
 4474              		.cfi_def_cfa_offset 4
 4475              		.cfi_offset 7, -4
 4476 1bda 85B0     		sub	sp, sp, #20
 4477              	.LCFI165:
 4478              		.cfi_def_cfa_offset 24
 4479 1bdc 00AF     		add	r7, sp, #0
 4480              	.LCFI166:
 4481              		.cfi_def_cfa_register 7
 4482 1bde 0346     		mov	r3, r0
 4483 1be0 FB71     		strb	r3, [r7, #7]
2715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   uint8_t tmp = 0;
 4484              		.loc 1 2715 0
 4485 1be2 4FF00003 		mov	r3, #0
 4486 1be6 FB73     		strb	r3, [r7, #15]
2716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 4487              		.loc 1 2716 0
 4488 1be8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4489 1bea 4FEA1313 		lsr	r3, r3, #4
 4490 1bee DBB2     		uxtb	r3, r3
 4491 1bf0 1A46     		mov	r2, r3
 4492 1bf2 4FEA8202 		lsl	r2, r2, #2
 4493 1bf6 D318     		adds	r3, r2, r3
 4494 1bf8 4FEA4303 		lsl	r3, r3, #1
 4495 1bfc FB73     		strb	r3, [r7, #15]
2717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c ****   return (tmp + (Value & (uint8_t)0x0F));
 4496              		.loc 1 2717 0
 4497 1bfe FB79     		ldrb	r3, [r7, #7]
 4498 1c00 03F00F03 		and	r3, r3, #15
 4499 1c04 DAB2     		uxtb	r2, r3
 4500 1c06 FB7B     		ldrb	r3, [r7, #15]
 4501 1c08 D318     		adds	r3, r2, r3
 4502 1c0a DBB2     		uxtb	r3, r3
2718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c **** }
 4503              		.loc 1 2718 0
 4504 1c0c 1846     		mov	r0, r3
 4505 1c0e 07F11407 		add	r7, r7, #20
 4506 1c12 BD46     		mov	sp, r7
 4507 1c14 80BC     		pop	{r7}
 4508 1c16 7047     		bx	lr
 4509              		.cfi_endproc
 4510              	.LFE166:
 4512              	.Letext0:
 4513              		.file 2 "d:/elektronik/ides/eclipse/yagarto/lib/gcc/../../arm-none-eabi/sys-include/stdint.h"
 4514              		.file 3 "C:\\Dokumente und Einstellungen\\brand\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Devi
 4515              		.file 4 "C:\\Dokumente und Einstellungen\\brand\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_S
 4516              		.file 5 "C:\\Dokumente und Einstellungen\\brand\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Incl
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rtc.c
  C:\Temp\ccVQzuLh.s:18     .text:00000000 $t
  C:\Temp\ccVQzuLh.s:23     .text:00000000 RTC_DeInit
  C:\Temp\ccVQzuLh.s:398    .text:000002a4 RTC_EnterInitMode
  C:\Temp\ccVQzuLh.s:526    .text:0000035c RTC_WaitForSynchro
  C:\Temp\ccVQzuLh.s:197    .text:0000016c RTC_Init
  C:\Temp\ccVQzuLh.s:492    .text:00000338 RTC_ExitInitMode
  C:\Temp\ccVQzuLh.s:301    .text:00000230 RTC_StructInit
  C:\Temp\ccVQzuLh.s:344    .text:0000025c RTC_WriteProtectionCmd
  C:\Temp\ccVQzuLh.s:626    .text:0000040c RTC_RefClockCmd
  C:\Temp\ccVQzuLh.s:717    .text:000004a8 RTC_BypassShadowCmd
  C:\Temp\ccVQzuLh.s:787    .text:00000520 RTC_SetTime
  C:\Temp\ccVQzuLh.s:4465   .text:00001bd8 RTC_Bcd2ToByte
  C:\Temp\ccVQzuLh.s:4407   .text:00001b94 RTC_ByteToBcd2
  C:\Temp\ccVQzuLh.s:975    .text:00000668 RTC_TimeStructInit
  C:\Temp\ccVQzuLh.s:1022   .text:0000069c RTC_GetTime
  C:\Temp\ccVQzuLh.s:1125   .text:00000748 RTC_GetSubSecond
  C:\Temp\ccVQzuLh.s:1170   .text:00000778 RTC_SetDate
  C:\Temp\ccVQzuLh.s:1358   .text:000008b8 RTC_DateStructInit
  C:\Temp\ccVQzuLh.s:1405   .text:000008ec RTC_GetDate
  C:\Temp\ccVQzuLh.s:1506   .text:00000994 RTC_SetAlarm
  C:\Temp\ccVQzuLh.s:1729   .text:00000b10 RTC_AlarmStructInit
  C:\Temp\ccVQzuLh.s:1788   .text:00000b5c RTC_GetAlarm
  C:\Temp\ccVQzuLh.s:1926   .text:00000c48 RTC_AlarmCmd
  C:\Temp\ccVQzuLh.s:2057   .text:00000d38 RTC_AlarmSubSecondConfig
  C:\Temp\ccVQzuLh.s:2130   .text:00000da8 RTC_GetAlarmSubSecond
  C:\Temp\ccVQzuLh.s:2188   .text:00000df8 RTC_WakeUpClockConfig
  C:\Temp\ccVQzuLh.s:2252   .text:00000e68 RTC_SetWakeUpCounter
  C:\Temp\ccVQzuLh.s:2303   .text:00000eb0 RTC_GetWakeUpCounter
  C:\Temp\ccVQzuLh.s:2336   .text:00000ed0 RTC_WakeUpCmd
  C:\Temp\ccVQzuLh.s:2455   .text:00000fa8 RTC_DayLightSavingConfig
  C:\Temp\ccVQzuLh.s:2522   .text:0000101c RTC_GetStoreOperation
  C:\Temp\ccVQzuLh.s:2554   .text:00001038 RTC_OutputConfig
  C:\Temp\ccVQzuLh.s:2621   .text:000010ac RTC_CoarseCalibConfig
  C:\Temp\ccVQzuLh.s:2696   .text:00001120 RTC_CoarseCalibCmd
  C:\Temp\ccVQzuLh.s:2787   .text:000011bc RTC_CalibOutputCmd
  C:\Temp\ccVQzuLh.s:2857   .text:00001234 RTC_CalibOutputConfig
  C:\Temp\ccVQzuLh.s:2921   .text:000012a4 RTC_SmoothCalibConfig
  C:\Temp\ccVQzuLh.s:3030   .text:00001360 RTC_TimeStampCmd
  C:\Temp\ccVQzuLh.s:3111   .text:000013e4 RTC_GetTimeStamp
  C:\Temp\ccVQzuLh.s:3276   .text:00001518 RTC_GetTimeStampSubSecond
  C:\Temp\ccVQzuLh.s:3307   .text:00001530 RTC_TamperTriggerConfig
  C:\Temp\ccVQzuLh.s:3369   .text:0000158c RTC_TamperCmd
  C:\Temp\ccVQzuLh.s:3430   .text:000015e4 RTC_TamperFilterConfig
  C:\Temp\ccVQzuLh.s:3479   .text:00001628 RTC_TamperSamplingFreqConfig
  C:\Temp\ccVQzuLh.s:3528   .text:0000166c RTC_TamperPinsPrechargeDuration
  C:\Temp\ccVQzuLh.s:3577   .text:000016b0 RTC_TimeStampOnTamperDetectionCmd
  C:\Temp\ccVQzuLh.s:3632   .text:000016fc RTC_TamperPullUpCmd
  C:\Temp\ccVQzuLh.s:3687   .text:00001748 RTC_WriteBackupRegister
  C:\Temp\ccVQzuLh.s:3736   .text:00001780 RTC_ReadBackupRegister
  C:\Temp\ccVQzuLh.s:3784   .text:000017b4 RTC_TamperPinSelection
  C:\Temp\ccVQzuLh.s:3833   .text:000017f8 RTC_TimeStampPinSelection
  C:\Temp\ccVQzuLh.s:3882   .text:0000183c RTC_OutputTypeConfig
  C:\Temp\ccVQzuLh.s:3931   .text:00001880 RTC_SynchroShiftConfig
  C:\Temp\ccVQzuLh.s:4058   .text:00001960 RTC_ITConfig
  C:\Temp\ccVQzuLh.s:4159   .text:00001a28 RTC_GetFlagStatus
  C:\Temp\ccVQzuLh.s:4222   .text:00001a78 RTC_ClearFlag
  C:\Temp\ccVQzuLh.s:4267   .text:00001ab8 RTC_GetITStatus
  C:\Temp\ccVQzuLh.s:4356   .text:00001b48 RTC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
