QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 10:15:38 on Oct 22,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/dMem_Out_Mux.vhd proj/src/TopLevel/Fetch.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/cla_4bit.vhd proj/src/TopLevel/mux3t1_N.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/addSub_32bit.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/register_file.vhd proj/src/TopLevel/decoder_5t32.vhd proj/src/TopLevel/Barrel_Shifter.vhd proj/src/TopLevel/immediateGenerate.vhd proj/src/TopLevel/controlSignals.vhd proj/src/TopLevel/register_N.vhd proj/src/TopLevel/mux_32t1.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/xorg2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(31): (vcom-1615) Existing package body 'RISCV_types(body)' at line 31 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity dMem_Out_Mux
-- Compiling architecture behavioral of dMem_Out_Mux
-- Loading package NUMERIC_STD
-- Compiling entity fetch
-- Compiling architecture structural of fetch
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity mux2t1
-- Compiling architecture structual of mux2t1
-- Compiling entity cla_4bit
-- Compiling architecture behavioral of cla_4bit
-- Compiling entity mux3t1_N
-- Compiling architecture behavioral of mux3t1_N
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity addSub_32bit
-- Compiling architecture mixed of addSub_32bit
-- Compiling entity ALU
-- Compiling architecture mixed of ALU
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity register_file
-- Compiling architecture structural of register_file
-- Compiling entity decoder_5t32
-- Compiling architecture behavioral of decoder_5t32
-- Compiling entity Barrel_Shifter
-- Compiling architecture structural of Barrel_Shifter
-- Compiling entity immediateGenerate
-- Compiling architecture behavioral of immediateGenerate
-- Compiling entity controlSignals
** Error: proj/src/TopLevel/controlSignals.vhd(19): (vcom-1136) Unknown identifier "o_JALR_Select".
** Error: proj/src/TopLevel/controlSignals.vhd(19): Bad resolution function (STD_LOGIC) for type (error).
** Error: proj/src/TopLevel/controlSignals.vhd(19): near ":": (vcom-1576) expecting ';' or ')'.
** Note: proj/src/TopLevel/controlSignals.vhd(19): VHDL Compiler exiting
End time: 10:15:38 on Oct 22,2025, Elapsed time: 0:00:00
Errors: 3, Warnings: 2
