$version Generated by VerilatedVcd $end
$date Sat May 11 00:36:27 2024
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  3 A# address [2:0] $end
  $var wire  1 I# chipselect $end
  $var wire  1 w" clk $end
  $var wire  1 9# read $end
  $var wire 32 Q# readdata [31:0] $end
  $var wire  1 !# reset $end
  $var wire  1 1# write $end
  $var wire 32 )# writedata [31:0] $end
  $scope module top $end
   $var wire  3 A# address [2:0] $end
   $var wire  1 I# chipselect $end
   $var wire  1 w" clk $end
   $var wire 32 U! ctrl [31:0] $end
   $var wire  1 =! meta_en $end
   $var wire 32 M! meta_in [31:0] $end
   $var wire 32 ]! meta_out [31:0] $end
   $var wire 32 + packet [31:0] $end
   $var wire  1 # packet_ready $end
   $var wire  1 9# read $end
   $var wire 32 Q# readdata [31:0] $end
   $var wire  1 !# reset $end
   $var wire  1 E! send_en $end
   $var wire  1 1# write $end
   $var wire 32 )# writedata [31:0] $end
   $scope module hw_sw_interface_0 $end
    $var wire  3 A# address [2:0] $end
    $var wire  1 I# chipselect $end
    $var wire  1 w" clk $end
    $var wire 32 U! ctrl [31:0] $end
    $var wire 32 ]! data_from_egress [31:0] $end
    $var wire  1 =! meta_en $end
    $var wire 32 M! meta_in [31:0] $end
    $var wire  1 9# read $end
    $var wire 32 Q# readdata [31:0] $end
    $var wire  1 !# reset $end
    $var wire  1 1# write $end
    $var wire 32 )# writedata [31:0] $end
   $upscope $end
   $scope module ingress_1 $end
    $var wire 32 a# BLOCK_SIZE [31:0] $end
    $var wire 48 '" DMAC [47:0] $end
    $var wire 32 a# META_WIDTH [31:0] $end
    $var wire 32 Y# PACKET_CNT [31:0] $end
    $var wire  1 w" clk $end
    $var wire 10 u! end_idx [9:0] $end
    $var wire 16 7" length_in_bits [15:0] $end
    $var wire  1 =! meta_en $end
    $var wire 32 M! meta_in [31:0] $end
    $var wire 32 e! meta_out [31:0] $end
    $var wire  6 3 next_remaining_length [5:0] $end
    $var wire  4 ; next_state [3:0] $end
    $var wire 32 + packet [31:0] $end
    $var wire  1 # packet_ready $end
    $var wire  6 }! remaining_length [5:0] $end
    $var wire  1 !# reset $end
    $var wire  1 E! send_en $end
    $var wire 10 m! start_idx [9:0] $end
    $var wire  4 ?" state [3:0] $end
    $scope module port_to_mac_0 $end
     $var wire 48 '" MAC [47:0] $end
     $var wire  2 G" port_number [1:0] $end
    $upscope $end
    $scope module vmem $end
     $var wire 32 a# DATA_WIDTH [31:0] $end
     $var wire 32 Y# MEM_SIZE [31:0] $end
     $var wire  1 w" clk $end
     $var wire 32 M! d [31:0] $end
     $var wire 32 e! q [31:0] $end
     $var wire 10 m! ra [9:0] $end
     $var wire 10 u! wa [9:0] $end
     $var wire  1 =! write $end
    $upscope $end
   $upscope $end
   $scope module packet_val_1 $end
    $var wire 32 a# BLOCK_SIZE [31:0] $end
    $var wire 48 [ DMAC [47:0] $end
    $var wire 32 a# META_WIDTH [31:0] $end
    $var wire 32 Y# PACKET_CNT [31:0] $end
    $var wire  1 w" clk $end
    $var wire  1 # data_en $end
    $var wire 32 + data_in [31:0] $end
    $var wire 10 W" end_idx [9:0] $end
    $var wire  6 k length_in_blocks [5:0] $end
    $var wire 32 ]! meta_out [31:0] $end
    $var wire  1 K meta_ready $end
    $var wire 16 S next_remaining_length [15:0] $end
    $var wire 32 { next_start_time [31:0] $end
    $var wire  4 -! next_state [3:0] $end
    $var wire  2 s port_number [1:0] $end
    $var wire 16 _" remaining_length [15:0] $end
    $var wire  1 !# reset $end
    $var wire  1 9# send_en $end
    $var wire 10 O" start_idx [9:0] $end
    $var wire 32 g" start_time [31:0] $end
    $var wire  4 o" state [3:0] $end
    $var wire 16 5! temp_length [15:0] $end
    $var wire 32 C temp_meta_out [31:0] $end
    $var wire 32 %! time_stamp [31:0] $end
    $scope module mac_to_port_0 $end
     $var wire 48 [ MAC [47:0] $end
     $var wire  2 s port_number [1:0] $end
    $upscope $end
    $scope module vmem $end
     $var wire 32 a# DATA_WIDTH [31:0] $end
     $var wire 32 Y# MEM_SIZE [31:0] $end
     $var wire  1 w" clk $end
     $var wire 32 C d [31:0] $end
     $var wire 32 ]! q [31:0] $end
     $var wire 10 O" ra [9:0] $end
     $var wire 10 W" wa [9:0] $end
     $var wire  1 K write $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000000 +
b000000 3
b0001 ;
b00000000000000000000000000000000 C
0K
b1111111111111100 S
b000000000000000000000000000000000000000000000000 [
b000000 k
b00 s
b00000000000000000000000000000000 {
b00000000000000000000000000000000 %!
b0001 -!
b0000000000000000 5!
0=!
0E!
b00000000000000000000000000000000 M!
b00000000000000000000000000000000 U!
b00000000000000000000000000000000 ]!
b00000000000000000000000000000000 e!
b0000000000 m!
b0000000000 u!
b000000 }!
b000000000000000000000000000000000000000000000000 '"
b0000000000000000 7"
b0000 ?"
b00 G"
b0000000000 O"
b0000000000 W"
b0000000000000000 _"
b00000000000000000000000000000000 g"
b0000 o"
1w"
0!#
b00000000000000000000000000000000 )#
01#
09#
b000 A#
0I#
b00000000000000000000000000000000 Q#
b00000000000000000000001111111111 Y#
b00000000000000000000000000100000 a#
#10
0w"
#20
1w"
#30
0w"
#40
1w"
#50
0w"
b01110000010000000000000000000000 )#
11#
b010 A#
1I#
#60
1w"
#70
0w"
#80
1w"
#90
0w"
#100
1w"
#110
0w"
#120
1w"
#130
0w"
#140
1w"
#150
0w"
#160
1w"
#170
0w"
#180
1w"
#190
0w"
#200
1w"
#210
0w"
#220
1w"
#230
0w"
#240
1w"
#250
0w"
#260
1w"
#270
0w"
#280
1w"
#290
0w"
#300
1w"
#310
0w"
#320
1w"
#330
0w"
#340
1w"
#350
0w"
#360
1w"
#370
0w"
#380
1w"
#390
0w"
#400
1w"
#410
0w"
b00000000000000000000000000000010 )#
b001 A#
#420
1=!
b00000000000000000000000000000010 M!
1w"
#430
0w"
#440
b0000000001 u!
1w"
#450
0w"
#460
b00000000000000000000000000000010 e!
b0000000010 u!
1w"
#470
0w"
#480
b0000000011 u!
1w"
#490
0w"
#500
b0000000100 u!
1w"
#510
0w"
#520
b0000000101 u!
1w"
#530
0w"
#540
b0000000110 u!
1w"
#550
0w"
#560
b0000000111 u!
1w"
#570
0w"
#580
b0000001000 u!
1w"
#590
0w"
#600
b0000001001 u!
1w"
#610
0w"
#620
b0000001010 u!
1w"
#630
0w"
#640
b0000001011 u!
1w"
#650
0w"
#660
b0000001100 u!
1w"
#670
0w"
01#
19#
#680
b0000001101 u!
1w"
#690
0w"
#700
b0000001110 u!
1w"
#710
0w"
#720
b0000001111 u!
1w"
#730
0w"
#740
b0000010000 u!
1w"
#750
0w"
#760
b0000010001 u!
1w"
#770
0w"
#780
b0000010010 u!
1w"
#790
0w"
#800
b0000010011 u!
1w"
#810
0w"
#820
b0000010100 u!
1w"
#830
0w"
#840
b0000010101 u!
1w"
#850
0w"
#860
b0000010110 u!
1w"
#870
0w"
#880
b0000010111 u!
1w"
#890
0w"
#900
b0000011000 u!
1w"
#910
0w"
#920
b0000011001 u!
1w"
#930
0w"
#940
b0000011010 u!
1w"
#950
0w"
#960
b0000011011 u!
1w"
#970
0w"
#980
b0000011100 u!
1w"
#990
0w"
