// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp_address0,
        tmp_ce0,
        tmp_q0,
        tmp_address1,
        tmp_ce1,
        tmp_q1,
        C_address0,
        C_ce0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        D_address0,
        D_ce0,
        D_we0,
        D_d0,
        D_q0,
        sext_ln34
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] tmp_address0;
output   tmp_ce0;
input  [31:0] tmp_q0;
output  [8:0] tmp_address1;
output   tmp_ce1;
input  [31:0] tmp_q1;
output  [8:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [8:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [8:0] D_address0;
output   D_ce0;
output   D_we0;
output  [31:0] D_d0;
input  [31:0] D_q0;
input  [31:0] sext_ln34;

reg ap_idle;
reg[8:0] tmp_address0;
reg tmp_ce0;
reg[8:0] tmp_address1;
reg tmp_ce1;
reg[8:0] C_address0;
reg C_ce0;
reg[8:0] C_address1;
reg C_ce1;
reg[8:0] D_address0;
reg D_ce0;
reg D_we0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln34_reg_1752;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_subdone;
reg   [31:0] reg_495;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_499;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_504;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg  signed [31:0] reg_508;
reg  signed [31:0] reg_512;
reg   [31:0] reg_517;
wire   [47:0] grp_fu_487_p2;
reg   [47:0] reg_521;
wire   [47:0] grp_fu_483_p2;
reg   [47:0] reg_525;
wire  signed [47:0] sext_ln34_cast_fu_529_p1;
reg  signed [47:0] sext_ln34_cast_reg_1741;
reg   [4:0] i_1_reg_1746;
wire   [0:0] icmp_ln34_fu_554_p2;
wire   [4:0] add_ln34_fu_569_p2;
reg   [4:0] add_ln34_reg_1756;
wire   [0:0] icmp_ln35_fu_575_p2;
reg   [0:0] icmp_ln35_reg_1762;
wire   [4:0] select_ln34_fu_581_p3;
reg   [4:0] select_ln34_reg_1767;
wire   [4:0] select_ln34_1_fu_589_p3;
reg   [4:0] select_ln34_1_reg_1779;
wire   [3:0] trunc_ln37_fu_597_p1;
reg   [3:0] trunc_ln37_reg_1784;
wire   [8:0] select_ln34_2_fu_705_p3;
reg   [8:0] select_ln34_2_reg_1799;
wire   [8:0] zext_ln39_20_fu_728_p1;
reg   [8:0] zext_ln39_20_reg_1829;
wire   [6:0] zext_ln39_22_fu_731_p1;
reg   [6:0] zext_ln39_22_reg_1838;
reg   [8:0] D_addr_reg_1854;
reg   [8:0] D_addr_reg_1854_pp0_iter1_reg;
wire   [7:0] zext_ln39_21_fu_790_p1;
reg   [7:0] zext_ln39_21_reg_1869;
reg  signed [31:0] D_load_reg_1886;
wire  signed [47:0] sext_ln34_1_fu_814_p1;
wire  signed [47:0] sext_ln37_fu_870_p1;
wire  signed [47:0] sext_ln39_fu_874_p1;
wire  signed [47:0] sext_ln34_3_fu_884_p1;
wire  signed [47:0] sext_ln34_4_fu_889_p1;
reg   [31:0] tmp_9_reg_1966;
wire   [47:0] grp_fu_491_p2;
reg   [47:0] mul_ln39_1_reg_1971;
wire  signed [47:0] sext_ln39_2_fu_948_p1;
wire  signed [47:0] sext_ln39_3_fu_953_p1;
wire  signed [47:0] sext_ln34_5_fu_958_p1;
wire  signed [47:0] sext_ln34_6_fu_963_p1;
reg   [31:0] tmp_11_reg_2016;
wire  signed [47:0] sext_ln39_4_fu_1056_p1;
wire  signed [47:0] sext_ln39_5_fu_1061_p1;
wire  signed [47:0] sext_ln34_7_fu_1066_p1;
wire  signed [47:0] sext_ln34_8_fu_1071_p1;
reg   [31:0] tmp_13_reg_2061;
wire  signed [47:0] sext_ln39_6_fu_1163_p1;
wire  signed [47:0] sext_ln39_7_fu_1168_p1;
wire  signed [47:0] sext_ln34_9_fu_1173_p1;
wire  signed [47:0] sext_ln34_10_fu_1178_p1;
reg   [31:0] tmp_15_reg_2106;
wire  signed [47:0] sext_ln39_8_fu_1276_p1;
wire  signed [47:0] sext_ln39_9_fu_1281_p1;
wire  signed [47:0] sext_ln34_11_fu_1286_p1;
wire  signed [47:0] sext_ln34_12_fu_1291_p1;
wire   [8:0] add_ln34_15_fu_1316_p2;
reg   [8:0] add_ln34_15_reg_2141;
wire   [8:0] add_ln34_16_fu_1321_p2;
reg   [8:0] add_ln34_16_reg_2146;
reg   [31:0] tmp_17_reg_2161;
wire  signed [47:0] sext_ln39_10_fu_1397_p1;
wire  signed [47:0] sext_ln39_11_fu_1402_p1;
wire  signed [47:0] sext_ln34_13_fu_1417_p1;
wire  signed [47:0] sext_ln34_14_fu_1422_p1;
reg   [31:0] tmp_19_reg_2196;
wire  signed [47:0] sext_ln39_12_fu_1482_p1;
wire  signed [47:0] sext_ln39_13_fu_1487_p1;
wire  signed [47:0] sext_ln34_15_fu_1492_p1;
wire  signed [47:0] sext_ln34_16_fu_1497_p1;
reg   [31:0] tmp_21_reg_2221;
wire  signed [47:0] sext_ln39_14_fu_1549_p1;
wire  signed [47:0] sext_ln39_15_fu_1554_p1;
wire  signed [47:0] sext_ln34_17_fu_1559_p1;
wire  signed [47:0] sext_ln34_18_fu_1564_p1;
reg   [31:0] tmp_23_reg_2246;
wire  signed [47:0] sext_ln39_16_fu_1616_p1;
wire  signed [47:0] sext_ln39_17_fu_1621_p1;
reg   [31:0] tmp_25_reg_2261;
reg   [31:0] trunc_ln39_s_reg_2266;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_1_cast_fu_601_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln39_27_fu_618_p1;
wire   [63:0] zext_ln39_2_fu_712_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln39_3_fu_723_p1;
wire   [63:0] zext_ln39_24_fu_743_p1;
wire   [63:0] zext_ln39_25_fu_754_p1;
wire   [63:0] zext_ln37_1_fu_765_p1;
wire   [63:0] zext_ln39_4_fu_775_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln39_5_fu_785_p1;
wire   [63:0] zext_ln39_26_fu_798_p1;
wire   [63:0] zext_ln39_28_fu_809_p1;
wire   [63:0] zext_ln39_6_fu_829_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln39_7_fu_839_p1;
wire   [63:0] zext_ln39_29_fu_849_p1;
wire   [63:0] zext_ln39_31_fu_865_p1;
wire   [63:0] zext_ln39_8_fu_899_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln39_9_fu_909_p1;
wire   [63:0] zext_ln39_30_fu_919_p1;
wire   [63:0] zext_ln39_32_fu_933_p1;
wire   [63:0] zext_ln39_10_fu_973_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln39_11_fu_983_p1;
wire   [63:0] zext_ln39_33_fu_993_p1;
wire   [63:0] zext_ln39_35_fu_1005_p1;
wire   [63:0] zext_ln39_12_fu_1081_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln39_13_fu_1091_p1;
wire   [63:0] zext_ln39_34_fu_1101_p1;
wire   [63:0] zext_ln39_36_fu_1111_p1;
wire   [63:0] zext_ln39_14_fu_1188_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln39_15_fu_1198_p1;
wire   [63:0] zext_ln39_37_fu_1208_p1;
wire   [63:0] zext_ln39_39_fu_1224_p1;
wire   [63:0] zext_ln39_16_fu_1301_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln39_17_fu_1311_p1;
wire   [63:0] zext_ln39_38_fu_1331_p1;
wire   [63:0] zext_ln39_40_fu_1345_p1;
wire   [63:0] zext_ln39_18_fu_1427_p1;
wire   [63:0] zext_ln39_19_fu_1431_p1;
reg   [4:0] j_fu_146;
wire   [4:0] add_ln35_fu_1407_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_150;
reg   [4:0] ap_sig_allocacmp_i_1;
reg   [8:0] indvar_flatten105_fu_154;
wire   [8:0] add_ln34_17_fu_560_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten105_load;
reg  signed [31:0] grp_fu_483_p0;
reg  signed [31:0] grp_fu_483_p1;
reg  signed [31:0] grp_fu_487_p0;
reg  signed [31:0] grp_fu_487_p1;
wire   [5:0] tmp_6_fu_606_p3;
wire  signed [6:0] sext_ln39_18_fu_614_p1;
wire   [5:0] tmp_1_fu_640_p3;
wire   [8:0] tmp_s_fu_633_p3;
wire   [8:0] zext_ln39_fu_647_p1;
wire   [5:0] tmp_3_fu_664_p3;
wire   [8:0] tmp_2_fu_657_p3;
wire   [8:0] zext_ln39_1_fu_671_p1;
wire   [7:0] tmp_5_fu_688_p3;
wire   [8:0] tmp_4_fu_681_p3;
wire   [8:0] zext_ln37_fu_695_p1;
wire   [8:0] add_ln39_19_fu_675_p2;
wire   [8:0] add_ln39_18_fu_651_p2;
wire   [8:0] or_ln34_fu_717_p2;
wire   [5:0] zext_ln39_23_fu_734_p1;
wire   [5:0] add_ln39_20_fu_737_p2;
wire   [6:0] add_ln39_21_fu_748_p2;
wire   [8:0] sub_ln37_fu_699_p2;
wire   [8:0] add_ln37_fu_759_p2;
wire   [8:0] add_ln34_1_fu_770_p2;
wire   [8:0] add_ln34_2_fu_780_p2;
wire   [6:0] add_ln39_22_fu_793_p2;
wire   [7:0] add_ln39_23_fu_803_p2;
wire   [8:0] add_ln34_3_fu_824_p2;
wire   [8:0] add_ln34_4_fu_834_p2;
wire   [7:0] add_ln39_24_fu_844_p2;
wire   [6:0] tmp_7_fu_854_p3;
wire  signed [7:0] sext_ln39_19_fu_861_p1;
wire   [8:0] add_ln34_5_fu_894_p2;
wire   [8:0] add_ln34_6_fu_904_p2;
wire   [7:0] add_ln39_25_fu_914_p2;
wire   [6:0] add_ln39_26_fu_924_p2;
wire  signed [7:0] sext_ln39_20_fu_929_p1;
wire   [8:0] add_ln34_7_fu_968_p2;
wire   [8:0] add_ln34_8_fu_978_p2;
wire   [8:0] add_ln39_27_fu_988_p2;
wire   [8:0] tmp_33_cast_fu_998_p3;
wire   [47:0] shl_ln1_fu_1010_p3;
wire   [47:0] add_ln39_fu_1017_p2;
wire   [31:0] tmp_10_fu_1023_p4;
wire   [47:0] shl_ln39_1_fu_1033_p3;
wire   [47:0] add_ln39_1_fu_1041_p2;
wire   [8:0] add_ln34_9_fu_1076_p2;
wire   [8:0] add_ln34_10_fu_1086_p2;
wire   [8:0] add_ln39_28_fu_1096_p2;
wire   [8:0] add_ln39_29_fu_1106_p2;
wire   [47:0] shl_ln39_2_fu_1116_p3;
wire   [47:0] add_ln39_2_fu_1123_p2;
wire   [31:0] tmp_12_fu_1129_p4;
wire   [47:0] shl_ln39_3_fu_1139_p3;
wire   [47:0] add_ln39_3_fu_1147_p2;
wire   [8:0] add_ln34_11_fu_1183_p2;
wire   [8:0] add_ln34_12_fu_1193_p2;
wire   [8:0] add_ln39_30_fu_1203_p2;
wire   [7:0] tmp_8_fu_1213_p3;
wire  signed [8:0] sext_ln39_21_fu_1220_p1;
wire   [47:0] shl_ln39_4_fu_1229_p3;
wire   [47:0] add_ln39_4_fu_1236_p2;
wire   [31:0] tmp_14_fu_1242_p4;
wire   [47:0] shl_ln39_5_fu_1252_p3;
wire   [47:0] add_ln39_5_fu_1260_p2;
wire   [8:0] add_ln34_13_fu_1296_p2;
wire   [8:0] add_ln34_14_fu_1306_p2;
wire   [8:0] add_ln39_31_fu_1326_p2;
wire   [7:0] add_ln39_32_fu_1336_p2;
wire  signed [8:0] sext_ln39_22_fu_1341_p1;
wire   [47:0] shl_ln39_6_fu_1350_p3;
wire   [47:0] add_ln39_6_fu_1357_p2;
wire   [31:0] tmp_16_fu_1363_p4;
wire   [47:0] shl_ln39_7_fu_1373_p3;
wire   [47:0] add_ln39_7_fu_1381_p2;
wire   [47:0] shl_ln39_8_fu_1435_p3;
wire   [47:0] add_ln39_8_fu_1442_p2;
wire   [31:0] tmp_18_fu_1448_p4;
wire   [47:0] shl_ln39_9_fu_1458_p3;
wire   [47:0] add_ln39_9_fu_1466_p2;
wire   [47:0] shl_ln39_s_fu_1502_p3;
wire   [47:0] add_ln39_10_fu_1509_p2;
wire   [31:0] tmp_20_fu_1515_p4;
wire   [47:0] shl_ln39_10_fu_1525_p3;
wire   [47:0] add_ln39_11_fu_1533_p2;
wire   [47:0] shl_ln39_11_fu_1569_p3;
wire   [47:0] add_ln39_12_fu_1576_p2;
wire   [31:0] tmp_22_fu_1582_p4;
wire   [47:0] shl_ln39_12_fu_1592_p3;
wire   [47:0] add_ln39_13_fu_1600_p2;
wire   [47:0] shl_ln39_13_fu_1626_p3;
wire   [47:0] add_ln39_14_fu_1633_p2;
wire   [31:0] tmp_24_fu_1639_p4;
wire   [47:0] shl_ln39_14_fu_1649_p3;
wire   [47:0] add_ln39_15_fu_1657_p2;
wire   [47:0] shl_ln39_15_fu_1673_p3;
wire   [47:0] add_ln39_16_fu_1680_p2;
wire   [31:0] tmp_26_fu_1686_p4;
wire   [47:0] shl_ln39_16_fu_1696_p3;
wire   [47:0] add_ln39_17_fu_1704_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_2mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_483_p0),
    .din1(grp_fu_483_p1),
    .ce(1'b1),
    .dout(grp_fu_483_p2)
);

kernel_2mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_487_p0),
    .din1(grp_fu_487_p1),
    .ce(1'b1),
    .dout(grp_fu_487_p2)
);

kernel_2mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_512),
    .din1(reg_508),
    .ce(1'b1),
    .dout(grp_fu_491_p2)
);

kernel_2mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln34_fu_554_p2 == 1'd0))) begin
            i_fu_150 <= select_ln34_1_fu_589_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_150 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln34_fu_554_p2 == 1'd0))) begin
            indvar_flatten105_fu_154 <= add_ln34_17_fu_560_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten105_fu_154 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_146 <= 5'd0;
    end else if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        j_fu_146 <= add_ln35_fu_1407_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_499 <= C_q1;
    end else if ((((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_499 <= C_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_512 <= C_q0;
    end else if ((((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_512 <= C_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        D_addr_reg_1854 <= zext_ln37_1_fu_765_p1;
        select_ln34_2_reg_1799[8 : 1] <= select_ln34_2_fu_705_p3[8 : 1];
        zext_ln39_20_reg_1829[4 : 0] <= zext_ln39_20_fu_728_p1[4 : 0];
        zext_ln39_22_reg_1838[4 : 0] <= zext_ln39_22_fu_731_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        D_addr_reg_1854_pp0_iter1_reg <= D_addr_reg_1854;
        tmp_21_reg_2221 <= {{add_ln39_11_fu_1533_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        D_load_reg_1886 <= D_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln34_15_reg_2141[8 : 1] <= add_ln34_15_fu_1316_p2[8 : 1];
        add_ln34_16_reg_2146[8 : 1] <= add_ln34_16_fu_1321_p2[8 : 1];
        tmp_17_reg_2161 <= {{add_ln39_7_fu_1381_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln34_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln34_reg_1756 <= add_ln34_fu_569_p2;
        icmp_ln35_reg_1762 <= icmp_ln35_fu_575_p2;
        select_ln34_1_reg_1779 <= select_ln34_1_fu_589_p3;
        select_ln34_reg_1767 <= select_ln34_fu_581_p3;
        trunc_ln37_reg_1784 <= trunc_ln37_fu_597_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_1746 <= ap_sig_allocacmp_i_1;
        icmp_ln34_reg_1752 <= icmp_ln34_fu_554_p2;
        sext_ln34_cast_reg_1741 <= sext_ln34_cast_fu_529_p1;
        tmp_19_reg_2196 <= {{add_ln39_9_fu_1466_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln39_1_reg_1971 <= grp_fu_491_p2;
        tmp_9_reg_1966 <= {{grp_fu_483_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_495 <= C_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_504 <= tmp_q1;
        reg_508 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_517 <= C_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_521 <= grp_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_525 <= grp_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_11_reg_2016 <= {{add_ln39_1_fu_1041_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_13_reg_2061 <= {{add_ln39_3_fu_1147_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_15_reg_2106 <= {{add_ln39_5_fu_1260_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_23_reg_2246 <= {{add_ln39_13_fu_1600_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_25_reg_2261 <= {{add_ln39_15_fu_1657_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln39_s_reg_2266 <= {{add_ln39_17_fu_1704_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_1752 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zext_ln39_21_reg_1869[4 : 0] <= zext_ln39_21_fu_790_p1[4 : 0];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C_address0 = zext_ln39_40_fu_1345_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C_address0 = zext_ln39_39_fu_1224_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C_address0 = zext_ln39_36_fu_1111_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C_address0 = zext_ln39_35_fu_1005_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C_address0 = zext_ln39_32_fu_933_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C_address0 = zext_ln39_31_fu_865_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C_address0 = zext_ln39_28_fu_809_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_address0 = zext_ln39_25_fu_754_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_address0 = zext_ln39_27_fu_618_p1;
        end else begin
            C_address0 = 'bx;
        end
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            C_address1 = zext_ln39_38_fu_1331_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            C_address1 = zext_ln39_37_fu_1208_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            C_address1 = zext_ln39_34_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            C_address1 = zext_ln39_33_fu_993_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            C_address1 = zext_ln39_30_fu_919_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            C_address1 = zext_ln39_29_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            C_address1 = zext_ln39_26_fu_798_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            C_address1 = zext_ln39_24_fu_743_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            C_address1 = j_1_cast_fu_601_p1;
        end else begin
            C_address1 = 'bx;
        end
    end else begin
        C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce1 = 1'b1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        D_address0 = D_addr_reg_1854_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        D_address0 = zext_ln37_1_fu_765_p1;
    end else begin
        D_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_1752 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_150;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten105_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten105_load = indvar_flatten105_fu_154;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_483_p0 = sext_ln39_16_fu_1616_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_483_p0 = sext_ln39_14_fu_1549_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_483_p0 = sext_ln39_12_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_483_p0 = sext_ln39_10_fu_1397_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_483_p0 = sext_ln39_8_fu_1276_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_483_p0 = sext_ln39_6_fu_1163_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_483_p0 = sext_ln39_4_fu_1056_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_483_p0 = sext_ln39_2_fu_948_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_483_p0 = sext_ln37_fu_870_p1;
    end else begin
        grp_fu_483_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_483_p1 = sext_ln34_17_fu_1559_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_483_p1 = sext_ln34_15_fu_1492_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_483_p1 = sext_ln34_13_fu_1417_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_483_p1 = sext_ln34_11_fu_1286_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_483_p1 = sext_ln34_9_fu_1173_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_483_p1 = sext_ln34_7_fu_1066_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_483_p1 = sext_ln34_5_fu_958_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_483_p1 = sext_ln34_3_fu_884_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_483_p1 = sext_ln34_cast_reg_1741;
    end else begin
        grp_fu_483_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_487_p0 = sext_ln39_17_fu_1621_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_487_p0 = sext_ln39_15_fu_1554_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_487_p0 = sext_ln39_13_fu_1487_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_487_p0 = sext_ln39_11_fu_1402_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_487_p0 = sext_ln39_9_fu_1281_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_487_p0 = sext_ln39_7_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_487_p0 = sext_ln39_5_fu_1061_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_487_p0 = sext_ln39_3_fu_953_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_487_p0 = sext_ln39_fu_874_p1;
    end else begin
        grp_fu_487_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_487_p1 = sext_ln34_18_fu_1564_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_487_p1 = sext_ln34_16_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_487_p1 = sext_ln34_14_fu_1422_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_487_p1 = sext_ln34_12_fu_1291_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_487_p1 = sext_ln34_10_fu_1178_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_487_p1 = sext_ln34_8_fu_1071_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_487_p1 = sext_ln34_6_fu_963_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_487_p1 = sext_ln34_4_fu_889_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_487_p1 = sext_ln34_1_fu_814_p1;
    end else begin
        grp_fu_487_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_address0 = zext_ln39_19_fu_1431_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_address0 = zext_ln39_17_fu_1311_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_address0 = zext_ln39_15_fu_1198_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_address0 = zext_ln39_13_fu_1091_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_address0 = zext_ln39_11_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_address0 = zext_ln39_9_fu_909_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_address0 = zext_ln39_7_fu_839_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_address0 = zext_ln39_5_fu_785_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_address0 = zext_ln39_3_fu_723_p1;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_address1 = zext_ln39_18_fu_1427_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_address1 = zext_ln39_16_fu_1301_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_address1 = zext_ln39_14_fu_1188_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_address1 = zext_ln39_12_fu_1081_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_address1 = zext_ln39_10_fu_973_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_address1 = zext_ln39_8_fu_899_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_address1 = zext_ln39_6_fu_829_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_address1 = zext_ln39_4_fu_775_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_address1 = zext_ln39_2_fu_712_p1;
    end else begin
        tmp_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_ce1 = 1'b1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D_d0 = trunc_ln39_s_reg_2266;

assign add_ln34_10_fu_1086_p2 = (select_ln34_2_reg_1799 + 9'd11);

assign add_ln34_11_fu_1183_p2 = (select_ln34_2_reg_1799 + 9'd12);

assign add_ln34_12_fu_1193_p2 = (select_ln34_2_reg_1799 + 9'd13);

assign add_ln34_13_fu_1296_p2 = (select_ln34_2_reg_1799 + 9'd14);

assign add_ln34_14_fu_1306_p2 = (select_ln34_2_reg_1799 + 9'd15);

assign add_ln34_15_fu_1316_p2 = (select_ln34_2_reg_1799 + 9'd16);

assign add_ln34_16_fu_1321_p2 = (select_ln34_2_reg_1799 + 9'd17);

assign add_ln34_17_fu_560_p2 = (ap_sig_allocacmp_indvar_flatten105_load + 9'd1);

assign add_ln34_1_fu_770_p2 = (select_ln34_2_reg_1799 + 9'd2);

assign add_ln34_2_fu_780_p2 = (select_ln34_2_reg_1799 + 9'd3);

assign add_ln34_3_fu_824_p2 = (select_ln34_2_reg_1799 + 9'd4);

assign add_ln34_4_fu_834_p2 = (select_ln34_2_reg_1799 + 9'd5);

assign add_ln34_5_fu_894_p2 = (select_ln34_2_reg_1799 + 9'd6);

assign add_ln34_6_fu_904_p2 = (select_ln34_2_reg_1799 + 9'd7);

assign add_ln34_7_fu_968_p2 = (select_ln34_2_reg_1799 + 9'd8);

assign add_ln34_8_fu_978_p2 = (select_ln34_2_reg_1799 + 9'd9);

assign add_ln34_9_fu_1076_p2 = (select_ln34_2_reg_1799 + 9'd10);

assign add_ln34_fu_569_p2 = (ap_sig_allocacmp_i_1 + 5'd1);

assign add_ln35_fu_1407_p2 = (select_ln34_reg_1767 + 5'd1);

assign add_ln37_fu_759_p2 = (sub_ln37_fu_699_p2 + zext_ln39_20_fu_728_p1);

assign add_ln39_10_fu_1509_p2 = (shl_ln39_s_fu_1502_p3 + reg_525);

assign add_ln39_11_fu_1533_p2 = (shl_ln39_10_fu_1525_p3 + reg_521);

assign add_ln39_12_fu_1576_p2 = (shl_ln39_11_fu_1569_p3 + reg_525);

assign add_ln39_13_fu_1600_p2 = (shl_ln39_12_fu_1592_p3 + reg_521);

assign add_ln39_14_fu_1633_p2 = (shl_ln39_13_fu_1626_p3 + reg_525);

assign add_ln39_15_fu_1657_p2 = (shl_ln39_14_fu_1649_p3 + reg_521);

assign add_ln39_16_fu_1680_p2 = (shl_ln39_15_fu_1673_p3 + reg_525);

assign add_ln39_17_fu_1704_p2 = (shl_ln39_16_fu_1696_p3 + reg_521);

assign add_ln39_18_fu_651_p2 = (tmp_s_fu_633_p3 + zext_ln39_fu_647_p1);

assign add_ln39_19_fu_675_p2 = (tmp_2_fu_657_p3 + zext_ln39_1_fu_671_p1);

assign add_ln39_1_fu_1041_p2 = (shl_ln39_1_fu_1033_p3 + mul_ln39_1_reg_1971);

assign add_ln39_20_fu_737_p2 = (zext_ln39_23_fu_734_p1 + 6'd24);

assign add_ln39_21_fu_748_p2 = (zext_ln39_22_fu_731_p1 + 7'd48);

assign add_ln39_22_fu_793_p2 = ($signed(zext_ln39_22_reg_1838) + $signed(7'd72));

assign add_ln39_23_fu_803_p2 = (zext_ln39_21_fu_790_p1 + 8'd120);

assign add_ln39_24_fu_844_p2 = ($signed(zext_ln39_21_reg_1869) + $signed(8'd144));

assign add_ln39_25_fu_914_p2 = ($signed(zext_ln39_21_reg_1869) + $signed(8'd168));

assign add_ln39_26_fu_924_p2 = ($signed(zext_ln39_22_reg_1838) + $signed(7'd88));

assign add_ln39_27_fu_988_p2 = (zext_ln39_20_reg_1829 + 9'd240);

assign add_ln39_28_fu_1096_p2 = ($signed(zext_ln39_20_reg_1829) + $signed(9'd264));

assign add_ln39_29_fu_1106_p2 = ($signed(zext_ln39_20_reg_1829) + $signed(9'd312));

assign add_ln39_2_fu_1123_p2 = (shl_ln39_2_fu_1116_p3 + reg_525);

assign add_ln39_30_fu_1203_p2 = ($signed(zext_ln39_20_reg_1829) + $signed(9'd336));

assign add_ln39_31_fu_1326_p2 = ($signed(zext_ln39_20_reg_1829) + $signed(9'd360));

assign add_ln39_32_fu_1336_p2 = ($signed(zext_ln39_21_reg_1869) + $signed(8'd152));

assign add_ln39_3_fu_1147_p2 = (shl_ln39_3_fu_1139_p3 + reg_521);

assign add_ln39_4_fu_1236_p2 = (shl_ln39_4_fu_1229_p3 + reg_525);

assign add_ln39_5_fu_1260_p2 = (shl_ln39_5_fu_1252_p3 + reg_521);

assign add_ln39_6_fu_1357_p2 = (shl_ln39_6_fu_1350_p3 + reg_525);

assign add_ln39_7_fu_1381_p2 = (shl_ln39_7_fu_1373_p3 + reg_521);

assign add_ln39_8_fu_1442_p2 = (shl_ln39_8_fu_1435_p3 + reg_525);

assign add_ln39_9_fu_1466_p2 = (shl_ln39_9_fu_1458_p3 + reg_521);

assign add_ln39_fu_1017_p2 = (shl_ln1_fu_1010_p3 + reg_521);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign icmp_ln34_fu_554_p2 = ((ap_sig_allocacmp_indvar_flatten105_load == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_575_p2 = ((ap_sig_allocacmp_j_load == 5'd24) ? 1'b1 : 1'b0);

assign j_1_cast_fu_601_p1 = select_ln34_fu_581_p3;

assign or_ln34_fu_717_p2 = (select_ln34_2_fu_705_p3 | 9'd1);

assign select_ln34_1_fu_589_p3 = ((icmp_ln35_fu_575_p2[0:0] == 1'b1) ? add_ln34_fu_569_p2 : ap_sig_allocacmp_i_1);

assign select_ln34_2_fu_705_p3 = ((icmp_ln35_reg_1762[0:0] == 1'b1) ? add_ln39_19_fu_675_p2 : add_ln39_18_fu_651_p2);

assign select_ln34_fu_581_p3 = ((icmp_ln35_fu_575_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln34_10_fu_1178_p1 = reg_508;

assign sext_ln34_11_fu_1286_p1 = $signed(reg_504);

assign sext_ln34_12_fu_1291_p1 = reg_508;

assign sext_ln34_13_fu_1417_p1 = $signed(reg_504);

assign sext_ln34_14_fu_1422_p1 = reg_508;

assign sext_ln34_15_fu_1492_p1 = $signed(reg_504);

assign sext_ln34_16_fu_1497_p1 = reg_508;

assign sext_ln34_17_fu_1559_p1 = $signed(reg_504);

assign sext_ln34_18_fu_1564_p1 = reg_508;

assign sext_ln34_1_fu_814_p1 = $signed(reg_504);

assign sext_ln34_3_fu_884_p1 = $signed(reg_504);

assign sext_ln34_4_fu_889_p1 = reg_508;

assign sext_ln34_5_fu_958_p1 = $signed(reg_504);

assign sext_ln34_6_fu_963_p1 = reg_508;

assign sext_ln34_7_fu_1066_p1 = $signed(reg_504);

assign sext_ln34_8_fu_1071_p1 = reg_508;

assign sext_ln34_9_fu_1173_p1 = $signed(reg_504);

assign sext_ln34_cast_fu_529_p1 = $signed(sext_ln34);

assign sext_ln37_fu_870_p1 = D_load_reg_1886;

assign sext_ln39_10_fu_1397_p1 = $signed(reg_495);

assign sext_ln39_11_fu_1402_p1 = reg_512;

assign sext_ln39_12_fu_1482_p1 = $signed(reg_499);

assign sext_ln39_13_fu_1487_p1 = $signed(reg_517);

assign sext_ln39_14_fu_1549_p1 = $signed(reg_495);

assign sext_ln39_15_fu_1554_p1 = $signed(reg_499);

assign sext_ln39_16_fu_1616_p1 = reg_512;

assign sext_ln39_17_fu_1621_p1 = $signed(reg_517);

assign sext_ln39_18_fu_614_p1 = $signed(tmp_6_fu_606_p3);

assign sext_ln39_19_fu_861_p1 = $signed(tmp_7_fu_854_p3);

assign sext_ln39_20_fu_929_p1 = $signed(add_ln39_26_fu_924_p2);

assign sext_ln39_21_fu_1220_p1 = $signed(tmp_8_fu_1213_p3);

assign sext_ln39_22_fu_1341_p1 = $signed(add_ln39_32_fu_1336_p2);

assign sext_ln39_2_fu_948_p1 = $signed(reg_517);

assign sext_ln39_3_fu_953_p1 = $signed(reg_495);

assign sext_ln39_4_fu_1056_p1 = $signed(reg_499);

assign sext_ln39_5_fu_1061_p1 = reg_512;

assign sext_ln39_6_fu_1163_p1 = $signed(reg_495);

assign sext_ln39_7_fu_1168_p1 = $signed(reg_499);

assign sext_ln39_8_fu_1276_p1 = $signed(reg_517);

assign sext_ln39_9_fu_1281_p1 = reg_512;

assign sext_ln39_fu_874_p1 = $signed(reg_495);

assign shl_ln1_fu_1010_p3 = {{tmp_9_reg_1966}, {16'd0}};

assign shl_ln39_10_fu_1525_p3 = {{tmp_20_fu_1515_p4}, {16'd0}};

assign shl_ln39_11_fu_1569_p3 = {{tmp_21_reg_2221}, {16'd0}};

assign shl_ln39_12_fu_1592_p3 = {{tmp_22_fu_1582_p4}, {16'd0}};

assign shl_ln39_13_fu_1626_p3 = {{tmp_23_reg_2246}, {16'd0}};

assign shl_ln39_14_fu_1649_p3 = {{tmp_24_fu_1639_p4}, {16'd0}};

assign shl_ln39_15_fu_1673_p3 = {{tmp_25_reg_2261}, {16'd0}};

assign shl_ln39_16_fu_1696_p3 = {{tmp_26_fu_1686_p4}, {16'd0}};

assign shl_ln39_1_fu_1033_p3 = {{tmp_10_fu_1023_p4}, {16'd0}};

assign shl_ln39_2_fu_1116_p3 = {{tmp_11_reg_2016}, {16'd0}};

assign shl_ln39_3_fu_1139_p3 = {{tmp_12_fu_1129_p4}, {16'd0}};

assign shl_ln39_4_fu_1229_p3 = {{tmp_13_reg_2061}, {16'd0}};

assign shl_ln39_5_fu_1252_p3 = {{tmp_14_fu_1242_p4}, {16'd0}};

assign shl_ln39_6_fu_1350_p3 = {{tmp_15_reg_2106}, {16'd0}};

assign shl_ln39_7_fu_1373_p3 = {{tmp_16_fu_1363_p4}, {16'd0}};

assign shl_ln39_8_fu_1435_p3 = {{tmp_17_reg_2161}, {16'd0}};

assign shl_ln39_9_fu_1458_p3 = {{tmp_18_fu_1448_p4}, {16'd0}};

assign shl_ln39_s_fu_1502_p3 = {{tmp_19_reg_2196}, {16'd0}};

assign sub_ln37_fu_699_p2 = (tmp_4_fu_681_p3 - zext_ln37_fu_695_p1);

assign tmp_10_fu_1023_p4 = {{add_ln39_fu_1017_p2[47:16]}};

assign tmp_12_fu_1129_p4 = {{add_ln39_2_fu_1123_p2[47:16]}};

assign tmp_14_fu_1242_p4 = {{add_ln39_4_fu_1236_p2[47:16]}};

assign tmp_16_fu_1363_p4 = {{add_ln39_6_fu_1357_p2[47:16]}};

assign tmp_18_fu_1448_p4 = {{add_ln39_8_fu_1442_p2[47:16]}};

assign tmp_1_fu_640_p3 = {{i_1_reg_1746}, {1'd0}};

assign tmp_20_fu_1515_p4 = {{add_ln39_10_fu_1509_p2[47:16]}};

assign tmp_22_fu_1582_p4 = {{add_ln39_12_fu_1576_p2[47:16]}};

assign tmp_24_fu_1639_p4 = {{add_ln39_14_fu_1633_p2[47:16]}};

assign tmp_26_fu_1686_p4 = {{add_ln39_16_fu_1680_p2[47:16]}};

assign tmp_2_fu_657_p3 = {{add_ln34_reg_1756}, {4'd0}};

assign tmp_33_cast_fu_998_p3 = {{4'd9}, {select_ln34_reg_1767}};

assign tmp_3_fu_664_p3 = {{add_ln34_reg_1756}, {1'd0}};

assign tmp_4_fu_681_p3 = {{trunc_ln37_reg_1784}, {5'd0}};

assign tmp_5_fu_688_p3 = {{select_ln34_1_reg_1779}, {3'd0}};

assign tmp_6_fu_606_p3 = {{1'd1}, {select_ln34_fu_581_p3}};

assign tmp_7_fu_854_p3 = {{2'd2}, {select_ln34_reg_1767}};

assign tmp_8_fu_1213_p3 = {{3'd4}, {select_ln34_reg_1767}};

assign tmp_s_fu_633_p3 = {{i_1_reg_1746}, {4'd0}};

assign trunc_ln37_fu_597_p1 = select_ln34_1_fu_589_p3[3:0];

assign zext_ln37_1_fu_765_p1 = add_ln37_fu_759_p2;

assign zext_ln37_fu_695_p1 = tmp_5_fu_688_p3;

assign zext_ln39_10_fu_973_p1 = add_ln34_7_fu_968_p2;

assign zext_ln39_11_fu_983_p1 = add_ln34_8_fu_978_p2;

assign zext_ln39_12_fu_1081_p1 = add_ln34_9_fu_1076_p2;

assign zext_ln39_13_fu_1091_p1 = add_ln34_10_fu_1086_p2;

assign zext_ln39_14_fu_1188_p1 = add_ln34_11_fu_1183_p2;

assign zext_ln39_15_fu_1198_p1 = add_ln34_12_fu_1193_p2;

assign zext_ln39_16_fu_1301_p1 = add_ln34_13_fu_1296_p2;

assign zext_ln39_17_fu_1311_p1 = add_ln34_14_fu_1306_p2;

assign zext_ln39_18_fu_1427_p1 = add_ln34_15_reg_2141;

assign zext_ln39_19_fu_1431_p1 = add_ln34_16_reg_2146;

assign zext_ln39_1_fu_671_p1 = tmp_3_fu_664_p3;

assign zext_ln39_20_fu_728_p1 = select_ln34_reg_1767;

assign zext_ln39_21_fu_790_p1 = select_ln34_reg_1767;

assign zext_ln39_22_fu_731_p1 = select_ln34_reg_1767;

assign zext_ln39_23_fu_734_p1 = select_ln34_reg_1767;

assign zext_ln39_24_fu_743_p1 = add_ln39_20_fu_737_p2;

assign zext_ln39_25_fu_754_p1 = add_ln39_21_fu_748_p2;

assign zext_ln39_26_fu_798_p1 = add_ln39_22_fu_793_p2;

assign zext_ln39_27_fu_618_p1 = $unsigned(sext_ln39_18_fu_614_p1);

assign zext_ln39_28_fu_809_p1 = add_ln39_23_fu_803_p2;

assign zext_ln39_29_fu_849_p1 = add_ln39_24_fu_844_p2;

assign zext_ln39_2_fu_712_p1 = select_ln34_2_fu_705_p3;

assign zext_ln39_30_fu_919_p1 = add_ln39_25_fu_914_p2;

assign zext_ln39_31_fu_865_p1 = $unsigned(sext_ln39_19_fu_861_p1);

assign zext_ln39_32_fu_933_p1 = $unsigned(sext_ln39_20_fu_929_p1);

assign zext_ln39_33_fu_993_p1 = add_ln39_27_fu_988_p2;

assign zext_ln39_34_fu_1101_p1 = add_ln39_28_fu_1096_p2;

assign zext_ln39_35_fu_1005_p1 = tmp_33_cast_fu_998_p3;

assign zext_ln39_36_fu_1111_p1 = add_ln39_29_fu_1106_p2;

assign zext_ln39_37_fu_1208_p1 = add_ln39_30_fu_1203_p2;

assign zext_ln39_38_fu_1331_p1 = add_ln39_31_fu_1326_p2;

assign zext_ln39_39_fu_1224_p1 = $unsigned(sext_ln39_21_fu_1220_p1);

assign zext_ln39_3_fu_723_p1 = or_ln34_fu_717_p2;

assign zext_ln39_40_fu_1345_p1 = $unsigned(sext_ln39_22_fu_1341_p1);

assign zext_ln39_4_fu_775_p1 = add_ln34_1_fu_770_p2;

assign zext_ln39_5_fu_785_p1 = add_ln34_2_fu_780_p2;

assign zext_ln39_6_fu_829_p1 = add_ln34_3_fu_824_p2;

assign zext_ln39_7_fu_839_p1 = add_ln34_4_fu_834_p2;

assign zext_ln39_8_fu_899_p1 = add_ln34_5_fu_894_p2;

assign zext_ln39_9_fu_909_p1 = add_ln34_6_fu_904_p2;

assign zext_ln39_fu_647_p1 = tmp_1_fu_640_p3;

always @ (posedge ap_clk) begin
    select_ln34_2_reg_1799[0] <= 1'b0;
    zext_ln39_20_reg_1829[8:5] <= 4'b0000;
    zext_ln39_22_reg_1838[6:5] <= 2'b00;
    zext_ln39_21_reg_1869[7:5] <= 3'b000;
    add_ln34_15_reg_2141[0] <= 1'b0;
    add_ln34_16_reg_2146[0] <= 1'b1;
end

endmodule //kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5
