-- generated by newgenasym Thu Dec 23 09:12:04 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad9851brs is
    port (    
	AGND:      IN     STD_LOGIC;    
	AGND1:     IN     STD_LOGIC;    
	AVDD:      IN     STD_LOGIC;    
	AVDD1:     IN     STD_LOGIC;    
	D0:        IN     STD_LOGIC;    
	D1:        IN     STD_LOGIC;    
	D2:        IN     STD_LOGIC;    
	D3:        IN     STD_LOGIC;    
	D4:        IN     STD_LOGIC;    
	D5:        IN     STD_LOGIC;    
	D6:        IN     STD_LOGIC;    
	D7:        IN     STD_LOGIC;    
	DACBP:     OUT    STD_LOGIC;    
	DGND:      IN     STD_LOGIC;    
	DVDD:      IN     STD_LOGIC;    
	FQ_UD:     IN     STD_LOGIC;    
	IOUT:      OUT    STD_LOGIC;    
	IOUTB:     OUT    STD_LOGIC;    
	PGND:      IN     STD_LOGIC;    
	PVCC:      IN     STD_LOGIC;    
	REFCLK:    IN     STD_LOGIC;    
	RESET:     IN     STD_LOGIC;    
	RSET:      OUT    STD_LOGIC;    
	VINN:      IN     STD_LOGIC;    
	VINP:      IN     STD_LOGIC;    
	VOUTN:     OUT    STD_LOGIC;    
	VOUTP:     OUT    STD_LOGIC;    
	W_CLK:     IN     STD_LOGIC);
end ad9851brs;
