// Seed: 3553408162
module module_0;
  wire id_1;
  wire id_2;
  wire id_3, id_4 = id_4, id_5, id_6, id_7;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  final id_1 <= 1;
  assign id_1 = -1;
  always id_2 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  always_comb id_1 += id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4, id_5;
  wire id_6, id_7;
  module_0 modCall_1 ();
endmodule
