#!/usr/bin/env python3
"""
FPGA é¡¹ç›®ä¸€é”®ç”Ÿæˆè„šæœ¬ï¼ˆæ”¯æŒ Vivado + CMake + WSLï¼‰
åŠŸèƒ½ï¼š
- è‡ªåŠ¨ç”Ÿæˆç¬¦åˆç°ä»£éªŒè¯ç»“æ„çš„é¡¹ç›®ç›®å½•
- ä»¿çœŸè¾“å‡ºé™å®šåœ¨ tb/sim/ï¼ˆä¸ç»¼åˆåˆ†ç¦»ï¼‰
- æ”¯æŒ Basys3 / Nexys A7 å¼€å‘æ¿
- ç”Ÿæˆ CMakeLists.txtã€Tcl è„šæœ¬ã€.gitignore ç­‰
- æ‰€æœ‰è·¯å¾„è‡ªåŠ¨é€‚é… WSL â†’ Windowsï¼ˆç”¨äºè°ƒç”¨ Vivadoï¼‰

ä½¿ç”¨ç¤ºä¾‹ï¼š
  python create_fpga_project.py my_add --top my_add_top --board basys3
"""

import os
import argparse
import textwrap


def main():
    # === å‘½ä»¤è¡Œå‚æ•°è§£æ ===
    parser = argparse.ArgumentParser(description="åˆ›å»ºç»“æ„åŒ–çš„ FPGA é¡¹ç›®ï¼ˆVivado + CMakeï¼‰")
    parser.add_argument("project_name", help="é¡¹ç›®åç§°ï¼ˆå¦‚ my_addï¼‰")
    parser.add_argument("--top", required=True, help="é¡¶å±‚ RTL æ¨¡å—åï¼ˆå¦‚ my_add_topï¼‰")
    parser.add_argument(
        "--board",
        choices=["basys3", "nexys_a7"],
        default="basys3",
        help="ç›®æ ‡å¼€å‘æ¿ï¼ˆé»˜è®¤ï¼šbasys3ï¼‰"
    )
    args = parser.parse_args()

    proj_name = args.project_name
    top_module = args.top
    board = args.board

    # === åˆ›å»ºé¡¹ç›®æ ¹ç›®å½•å¹¶è¿›å…¥ ===
    os.makedirs(proj_name, exist_ok=True)
    os.chdir(proj_name)

    # === åˆ›å»ºæ ‡å‡†ç›®å½•ç»“æ„ ===
    dirs = [
        "rtl",          # RTL æºç ï¼ˆæ”¯æŒå­ç›®å½•ï¼‰
        "tb",           # æµ‹è¯•å¹³å°æ ¹ç›®å½•
        "constraints",  # çº¦æŸæ–‡ä»¶ (.xdc)
        "scripts",      # Vivado Tcl è„šæœ¬
        "tb/env",       # éªŒè¯ç¯å¢ƒç»„ä»¶ï¼ˆå¯é€‰ï¼‰
        "tb/seq",       # åºåˆ—ï¼ˆsequencesï¼‰
        "tb/tc",        # æµ‹è¯•ç”¨ä¾‹ï¼ˆtestcasesï¼‰
        "tb/tl"         # äº‹åŠ¡å±‚ï¼ˆtransaction levelï¼‰
    ]
    for d in dirs:
        os.makedirs(d, exist_ok=True)

    # === ç”Ÿæˆå ä½æ–‡ä»¶ ===
    # rtl/ ä¸­çš„ç¤ºä¾‹é¡¶å±‚æ¨¡å—
    with open("rtl/example.sv", "w", encoding="utf-8") as f:
        f.write(f"module {top_module}();\n // TODO: åœ¨æ­¤å¤„ç¼–å†™ä½ çš„ RTL ä»£ç \nendmodule\n")

    # tb/ ä¸­çš„é¡¶å±‚æµ‹è¯•å¹³å°
    with open("tb/tb_top.sv", "w", encoding="utf-8") as f:
        f.write(textwrap.dedent(f"""\
module tb_top;
  {top_module} dut (); // å®ä¾‹åŒ– DUT

  initial begin
    $display("æ­£åœ¨è¿è¡Œ {top_module} çš„æµ‹è¯•å¹³å°...");
    #100; // ç®€å•å»¶æ—¶
    $finish; // ç»“æŸä»¿çœŸ
  end
endmodule
"""))

    # === ç”Ÿæˆçº¦æŸæ–‡ä»¶ï¼ˆ.xdcï¼‰===
    if board == "basys3":
        xdc_content = "# Basys3 å¼•è„šçº¦æŸæ–‡ä»¶ - è¯·æ ¹æ®å®é™…éœ€æ±‚ç¼–è¾‘\n"
    else:
        xdc_content = "# Nexys A7 å¼•è„šçº¦æŸæ–‡ä»¶ - è¯·æ ¹æ®å®é™…éœ€æ±‚ç¼–è¾‘\n"
    with open(f"constraints/{board}.xdc", "w", encoding="utf-8") as f:
        f.write(xdc_content)

    # === ç”Ÿæˆ .gitignore ===
    with open(".gitignore", "w", encoding="utf-8") as f:
        f.write(textwrap.dedent("""\
# æ„å»ºä¸ä»¿çœŸè¾“å‡ºç›®å½•ï¼ˆä¸æäº¤åˆ° Gitï¼‰
/build/
/tb/sim/

# ç¼–è¾‘å™¨ä¸´æ—¶æ–‡ä»¶
.vscode/
*.swp
*~
"""))

    # === ç”Ÿæˆ CMakeLists.txt ===
    cmake_content = generate_cmake(proj_name, top_module, board)
    with open("CMakeLists.txt", "w", encoding="utf-8") as f:
        f.write(cmake_content)

    # === ç”Ÿæˆ Vivado Tcl è„šæœ¬ ===
    tcl_content = generate_tcl(top_module)
    with open("scripts/build_bitstream.tcl", "w", encoding="utf-8") as f:
        f.write(tcl_content)

    # === æ‰“å°æˆåŠŸä¿¡æ¯ ===
    print(f"âœ… é¡¹ç›® '{proj_name}' åˆ›å»ºæˆåŠŸï¼")
    print(f" é¡¶å±‚æ¨¡å—: {top_module}")
    print(f" ç›®æ ‡å¼€å‘æ¿: {board}")
    print("\nğŸ“ é¡¹ç›®ç»“æ„:")
    print(f" {proj_name}/")
    print(f" â”œâ”€â”€ rtl/             # RTL æºä»£ç ï¼ˆæ”¯æŒå­ç›®å½•ï¼‰")
    print(f" â”œâ”€â”€ tb/              # æµ‹è¯•å¹³å°ï¼ˆä»¿çœŸè¾“å‡ºåœ¨ tb/sim/ï¼‰")
    print(f" â”œâ”€â”€ constraints/     # å¼•è„šçº¦æŸæ–‡ä»¶ (.xdc)")
    print(f" â”œâ”€â”€ scripts/         # Vivado è‡ªåŠ¨åŒ–è„šæœ¬")
    print(f" â””â”€â”€ CMakeLists.txt   # æ„å»ºé…ç½®æ–‡ä»¶")
    print("\nğŸš€ ä¸‹ä¸€æ­¥æ“ä½œ:")
    print(f" cd {proj_name}")
    print(f" mkdir build && cd build")
    print(f" cmake .. -DBOARD={board}")
    print(f" cmake --build . --target simulate   # åœ¨ tb/sim/ ä¸­è¿è¡Œä»¿çœŸ")
    print(f" cmake --build . --target bitstream  # åœ¨ build/synth/ ä¸­ç”Ÿæˆæ¯”ç‰¹æµ")


def generate_cmake(proj_name: str, top_module: str, board: str) -> str:
    """ç”Ÿæˆ CMakeLists.txt å†…å®¹ï¼ˆå¸¦ä¸­æ–‡æ³¨é‡Šï¼‰"""
    part = "xc7a35tcpg236-1" if board == "basys3" else "xc7a100tcsg324-1"
    return textwrap.dedent(f'''\
# CMake æœ€ä½ç‰ˆæœ¬è¦æ±‚
cmake_minimum_required(VERSION 3.20)
project({proj_name} LANGUAGES NONE)

# ==============================
# ç”¨æˆ·å¯é…ç½®é¡¹
# ==============================
set(VIVADO_PATH "E:/Xilinx/Vivado/2024.1" CACHE STRING "Vivado å®‰è£…è·¯å¾„")
set(XSIM_DIR "${{VIVADO_PATH}}/bin")

# é»˜è®¤å¼€å‘æ¿ï¼ˆå¯é€šè¿‡ -DBOARD=... è¦†ç›–ï¼‰
set(BOARD "{board}" CACHE STRING "ç›®æ ‡å¼€å‘æ¿ï¼ˆä¾‹å¦‚ basys3, nexys_a7ï¼‰")
set_property(CACHE BOARD PROPERTY STRINGS "" "basys3" "nexys_a7")

# ==============================
# è·¯å¾„è½¬æ¢å‡½æ•°ï¼šWSL â†’ Windows
# ï¼ˆç”¨äºåœ¨ WSL ä¸­è°ƒç”¨ Windows ç‰ˆ Vivadoï¼‰
# ==============================
function(wsl_to_win_path LINUX_PATH WIN_PATH)
  if(LINUX_PATH MATCHES "^/mnt/([a-z])/")
    string(REGEX REPLACE "^/mnt/([a-z])/.+" "\\\\1" DRIVE_LETTER "${{LINUX_PATH}}")
    string(TOUPPER "${{DRIVE_LETTER}}" DRIVE_LETTER)
    string(REGEX REPLACE "^/mnt/[a-z]/" "${{DRIVE_LETTER}}:/" WIN_PATH_TMP "${{LINUX_PATH}}")
    set(${{WIN_PATH}} "${{WIN_PATH_TMP}}" PARENT_SCOPE)
  else()
    set(${{WIN_PATH}} "${{LINUX_PATH}}" PARENT_SCOPE)
  endif()
endfunction()

# ==============================
# é€’å½’æ”¶é›† RTL å’Œ TB æºæ–‡ä»¶ï¼ˆæ”¯æŒå­ç›®å½•ï¼‰
# ==============================
file(GLOB_RECURSE SOURCES LIST_DIRECTORIES false RELATIVE "${{CMAKE_SOURCE_DIR}}" "${{CMAKE_SOURCE_DIR}}/rtl/*.sv" "${{CMAKE_SOURCE_DIR}}/rtl/*.v")
file(GLOB_RECURSE TESTBENCH LIST_DIRECTORIES false RELATIVE "${{CMAKE_SOURCE_DIR}}" "${{CMAKE_SOURCE_DIR}}/tb/*.sv" "${{CMAKE_SOURCE_DIR}}/tb/*.v")

# è½¬ä¸ºç»å¯¹è·¯å¾„
set(ABS_SOURCES "")
set(ABS_TESTBENCH "")
foreach(f ${{SOURCES}})
  list(APPEND ABS_SOURCES "${{CMAKE_SOURCE_DIR}}/${{f}}")
endforeach()
foreach(f ${{TESTBENCH}})
  list(APPEND ABS_TESTBENCH "${{CMAKE_SOURCE_DIR}}/${{f}}")
endforeach()

# ==============================
# æ ¹æ®å¼€å‘æ¿è®¾ç½®å™¨ä»¶å‹å·å’Œçº¦æŸæ–‡ä»¶
# ==============================
if(BOARD STREQUAL "basys3")
  set(PART "xc7a35tcpg236-1")
  set(CONSTRAINTS "${{CMAKE_SOURCE_DIR}}/constraints/basys3.xdc")
elseif(BOARD STREQUAL "nexys_a7")
  set(PART "xc7a100tcsg324-1")
  set(CONSTRAINTS "${{CMAKE_SOURCE_DIR}}/constraints/nexys_a7.xdc")
else()
  message(FATAL_ERROR "ä¸æ”¯æŒçš„å¼€å‘æ¿: ${{BOARD}}")
endif()

# ==============================
# å°†æ‰€æœ‰è·¯å¾„è½¬æ¢ä¸º Windows æ ¼å¼ï¼ˆä¾› Vivado ä½¿ç”¨ï¼‰
# ==============================
set(WINDOWS_SOURCES "")
foreach(f ${{ABS_SOURCES}})
  wsl_to_win_path("${{f}}" WIN_F)
  list(APPEND WINDOWS_SOURCES "${{WIN_F}}")
endforeach()

set(WINDOWS_TESTBENCH "")
foreach(f ${{ABS_TESTBENCH}})
  wsl_to_win_path("${{f}}" WIN_F)
  list(APPEND WINDOWS_TESTBENCH "${{WIN_F}}")
endforeach()

if(CONSTRAINTS)
  wsl_to_win_path("${{CONSTRAINTS}}" WINDOWS_CONSTRAINTS)
endif()
wsl_to_win_path("${{CMAKE_SOURCE_DIR}}" CMAKE_SOURCE_DIR_WIN)

# ==============================
# ä»¿çœŸå·¥ä½œåŒºï¼šå›ºå®šåœ¨ tb/sim/ ç›®å½•ä¸‹
# ==============================
set(SIM_WORK_DIR "${{CMAKE_SOURCE_DIR}}/tb/sim")
file(MAKE_DIRECTORY ${{SIM_WORK_DIR}})
wsl_to_win_path("${{SIM_WORK_DIR}}" SIM_WORK_DIR_WIN)

# ==============================
# ç»¼åˆå·¥ä½œåŒºï¼šä½äº build/synth/
# ==============================
set(SYNTH_DIR "${{CMAKE_BINARY_DIR}}/synth")
file(MAKE_DIRECTORY ${{SYNTH_DIR}})
wsl_to_win_path("${{SYNTH_DIR}}" SYNTH_DIR_WIN)

# ==============================
# çº¦æŸæ–‡ä»¶å‚æ•°ï¼ˆè‹¥å­˜åœ¨ï¼‰
# ==============================
if(WINDOWS_CONSTRAINTS)
  set(CONSTRAINT_ARG "\\\\\\"${{WINDOWS_CONSTRAINTS}}\\\\\\"")
else()
  set(CONSTRAINT_ARG "")
endif()

# ==============================
# æ„å»ºç›®æ ‡å®šä¹‰
# ==============================

# â–¶ï¸ ä»¿çœŸç›®æ ‡ï¼šåœ¨ tb/sim/ ä¸­æ‰§è¡Œ XSim
add_custom_target(simulate
  COMMAND ${{CMAKE_COMMAND}} -E remove_directory ${{SIM_WORK_DIR_WIN}}/xsim.dir
  COMMAND ${{CMAKE_COMMAND}} -E remove ${{SIM_WORK_DIR_WIN}}/sim1.wdb ${{SIM_WORK_DIR_WIN}}/sim1.wcfg ${{SIM_WORK_DIR_WIN}}/xsim.log
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR}}/xvlog.bat --sv ${{WINDOWS_SOURCES}} ${{WINDOWS_TESTBENCH}}"
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR}}/xelab.bat tb_top -snapshot sim1 -debug all"
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR}}/xsim.bat sim1 -runall"
  COMMENT "â–¶ï¸ æ­£åœ¨ tb/sim/ ä¸­è¿è¡Œä»¿çœŸ..."
)

# âš™ï¸ æ¯”ç‰¹æµç”Ÿæˆç›®æ ‡ï¼šåœ¨ build/synth/ ä¸­è¿è¡Œ Vivado
add_custom_target(bitstream
  COMMAND cmd.exe /c "${{VIVADO_PATH}}/bin/vivado.bat -mode batch -source ${{CMAKE_SOURCE_DIR_WIN}}/scripts/build_bitstream.tcl -tclargs {proj_name} ${{PART}} ${{CMAKE_SOURCE_DIR_WIN}}/rtl ${{CONSTRAINT_ARG}} ${{SYNTH_DIR_WIN}}"
  WORKING_DIRECTORY ${{CMAKE_BINARY_DIR}}
  COMMENT "âš™ï¸ æ­£åœ¨ build/synth/ ä¸­ç”Ÿæˆæ¯”ç‰¹æµ..."
)

# ğŸ§¹ æ¸…ç†ä»¿çœŸäº§ç‰©ï¼ˆä»… tb/sim/ï¼‰
add_custom_target(clean_sim
  COMMAND ${{CMAKE_COMMAND}} -E remove_directory ${{SIM_WORK_DIR}}/xsim.dir
  COMMAND ${{CMAKE_COMMAND}} -E remove ${{SIM_WORK_DIR}}/sim1.wdb ${{SIM_WORK_DIR}}/sim1.wcfg ${{SIM_WORK_DIR}}/xsim.log
  COMMENT "ğŸ§¹ æ¸…ç† tb/sim/ ç›®å½•..."
)

# ğŸ§¹ æ¸…ç†ç»¼åˆäº§ç‰©ï¼ˆä»… build/synth/ï¼‰
add_custom_target(clean_bitstream
  COMMAND ${{CMAKE_COMMAND}} -E remove_directory ${{SYNTH_DIR}}
  COMMENT "ğŸ§¹ æ¸…ç† build/synth/ ç›®å½•..."
)

# ğŸ§¹ æ¸…ç†å…¨éƒ¨äº§ç‰©
add_custom_target(clean_artifacts
  DEPENDS clean_sim clean_bitstream
  COMMENT "ğŸ§¹ æ¸…ç†æ‰€æœ‰ç”Ÿæˆçš„ä¸­é—´æ–‡ä»¶..."
)

# ğŸ” é‡å»ºç›®æ ‡
add_custom_target(rebuild_sim
  DEPENDS clean_sim simulate
  COMMENT "ğŸ” é‡æ–°æ„å»ºå¹¶è¿è¡Œä»¿çœŸ..."
)
add_custom_target(rebuild_bitstream
  DEPENDS clean_bitstream bitstream
  COMMENT "ğŸ” é‡æ–°ç”Ÿæˆæ¯”ç‰¹æµ..."
)

# ==============================
# æ„å»ºæ—¶æ‰“å°é…ç½®ä¿¡æ¯
# ==============================
message(STATUS "é¡¹ç›®åç§°: {proj_name}")
message(STATUS "é¡¶å±‚æ¨¡å—: {top_module}")
message(STATUS "ç›®æ ‡å¼€å‘æ¿: ${{BOARD}}")
message(STATUS "FPGA å™¨ä»¶å‹å·: ${{PART}}")
''')


def generate_tcl(top_module: str) -> str:
    """ç”Ÿæˆ Vivado Tcl è„šæœ¬ï¼ˆæ”¯æŒé€’å½’æ·»åŠ  rtl/ ä¸‹æ‰€æœ‰ .v/.sv æ–‡ä»¶ï¼‰"""
    return textwrap.dedent(f'''\
# Vivado æ‰¹å¤„ç†è„šæœ¬ï¼šè‡ªåŠ¨ç”Ÿæˆæ¯”ç‰¹æµ
# å‚æ•°é¡ºåº: <proj_name> <part> <rtl_dir> [xdc_file] <proj_dir>

if {{$argc < 4}} {{
    error "ç”¨æ³•: <proj_name> <part> <rtl_dir> \[xdc\] <proj_dir>"
}}

set proj_name [lindex $argv 0]
set part [lindex $argv 1]
set rtl_dir [lindex $argv 2]
set xdc_file [expr {{$argc >= 5 ? [lindex $argv 3] : ""}}]
set proj_dir [expr {{$argc >= 5 ? [lindex $argv 4] : "."}}]

# åˆ›å»ºå·¥ç¨‹
create_project $proj_name $proj_dir -part $part

# é€’å½’æ·»åŠ æ‰€æœ‰ RTL æºæ–‡ä»¶ï¼ˆ.v å’Œ .svï¼‰
proc add_rtl_files {{dir}} {{
    foreach f [glob -nocomplain -directory $dir *] {{
        if {{[file isdirectory $f]}} {{
            add_rtl_files $f
        }} elseif {{[string match "*.v" $f] || [string match "*.sv" $f]}} {{
            add_files -norecurse $f
        }}
    }}
}}
add_rtl_files $rtl_dir

# æ·»åŠ çº¦æŸæ–‡ä»¶ï¼ˆå¦‚æœæä¾›ï¼‰
if {{$xdc_file != "" && [file exists $xdc_file]}} {{
    add_files -fileset constrs_1 -norecurse $xdc_file
}}

# è®¾ç½®é¡¶å±‚è®¾è®¡æ¨¡å—
set_property top {top_module} [current_fileset]

# å¯åŠ¨ç»¼åˆä¸å®ç°æµç¨‹
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1

# ç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶
write_bitstream -force ${{proj_dir}}/${{proj_name}}.bit
puts "âœ… æ¯”ç‰¹æµå·²ç”Ÿæˆ: ${{proj_dir}}/${{proj_name}}.bit"
''')


if __name__ == "__main__":
    main()