Analysis & Elaboration report for de0nano_embedding
Mon Apr 29 21:07:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ALU:inst2
  5. Parameter Settings for User Entity Instance: mux2:inst15
  6. Parameter Settings for User Entity Instance: control_unit:inst12
  7. Parameter Settings for User Entity Instance: mux2:inst3
  8. Parameter Settings for User Entity Instance: PC:inst000
  9. Parameter Settings for User Entity Instance: mux4:inst18
 10. Parameter Settings for User Entity Instance: mux2:inst10
 11. Parameter Settings for User Entity Instance: mux2:inst16
 12. Parameter Settings for User Entity Instance: CONSTANT:inst8
 13. Analysis & Elaboration Settings
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Apr 29 21:07:01 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de0nano_embedding                           ;
; Top-level Entity Name              ; multicycle                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; W              ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst15 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:inst12 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; S0             ; 0000  ; Unsigned Binary                         ;
; S1             ; 0001  ; Unsigned Binary                         ;
; S2             ; 0010  ; Unsigned Binary                         ;
; S3             ; 0011  ; Unsigned Binary                         ;
; S4             ; 0100  ; Unsigned Binary                         ;
; S5             ; 0101  ; Unsigned Binary                         ;
; S6             ; 0110  ; Unsigned Binary                         ;
; S7             ; 0111  ; Unsigned Binary                         ;
; S8             ; 1000  ; Unsigned Binary                         ;
; S9             ; 1001  ; Unsigned Binary                         ;
; S10            ; 1010  ; Unsigned Binary                         ;
; S11            ; 1011  ; Unsigned Binary                         ;
; S12            ; 1100  ; Unsigned Binary                         ;
; S13            ; 1101  ; Unsigned Binary                         ;
; S14            ; 1110  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst000 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:inst18 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst10 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst16 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONSTANT:inst8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
; V              ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; multicycle         ; de0nano_embedding  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 29 21:06:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.bdf
    Info (12023): Found entity 1: multicycle
Info (12021): Found 1 design units, including 1 entities, in source file shift.v
    Info (12023): Found entity 1: SHIFT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: REG_FILE File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_b.v
    Info (12023): Found entity 1: register_B File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_a.v
    Info (12023): Found entity 1: register_A File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_A.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_tb.v
    Info (12023): Found entity 1: multicycle_tb File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_reg.v
    Info (12023): Found entity 1: INST_REG File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: INST_MEM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file idm.v
    Info (12023): Found entity 1: IDM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: EXTEND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec.v
    Info (12023): Found entity 1: DEC File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0nano_embedding.v
    Info (12023): Found entity 1: de0nano_embedding File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file data_reg.v
    Info (12023): Found entity 1: DATA_REG File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: DATA_MEM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constant.v
    Info (12023): Found entity 1: CONSTANT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v Line: 1
Warning (10463): Verilog HDL Declaration warning at ALU.v(13): "bit" is SystemVerilog-2005 keyword File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(24): created implicit net for "R0" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(25): created implicit net for "R1" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(28): created implicit net for "R4" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(29): created implicit net for "R5" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(30): created implicit net for "R6" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(31): created implicit net for "R_15" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Info (12127): Elaborating entity "multicycle" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst2"
Warning (10036): Verilog HDL or VHDL warning at ALU.v(10): object "negative_output" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 10
Warning (10036): Verilog HDL or VHDL warning at ALU.v(13): object "bit" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 13
Warning (10230): Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 25
Warning (10230): Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (9) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 40
Warning (10230): Verilog HDL assignment warning at ALU.v(41): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 41
Warning (10230): Verilog HDL assignment warning at ALU.v(59): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 59
Warning (10230): Verilog HDL assignment warning at ALU.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 72
Warning (10230): Verilog HDL assignment warning at ALU.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 85
Warning (10230): Verilog HDL assignment warning at ALU.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 98
Warning (10230): Verilog HDL assignment warning at ALU.v(111): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "co", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "ovf", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "n", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "n" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "z" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "ovf" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "co" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst15"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst12"
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(124): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(131): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(139): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(147): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(150): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(155): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(160): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 160
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(213): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(217): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(221): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(225): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(229): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 229
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(233): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(237): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(241): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(283): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 283
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(291): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(299): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 299
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(307): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 307
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(309): variable "Z" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(325): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 325
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(333): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 333
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(341): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(360): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 360
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(366): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 366
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(372): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 372
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(378): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 378
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(384): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 384
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(92): incomplete case statement has no default case item File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "IDMSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "ALUCtrl", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "BSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "ASrc1", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "IRegen", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "RegSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "IDMWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "PCen", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "Shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable "ASrc0", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 71
Info (10041): Inferred latch for "ASrc0" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "Shift[0]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "Shift[1]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "Shift[2]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "PCen" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "IDMWrite" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "RegSrc[0]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "RegSrc[1]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "IRegen" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "RegWrite" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "ASrc1" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "BSrc" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "ALUCtrl[0]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "ALUCtrl[1]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "ALUCtrl[2]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "IDMSrc" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "next_state[0]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "next_state[1]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "next_state[2]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (10041): Inferred latch for "next_state[3]" at control_unit.v(92) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 92
Info (12128): Elaborating entity "INST_REG" for hierarchy "INST_REG:inst5"
Info (12128): Elaborating entity "IDM" for hierarchy "IDM:inst4"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst000"
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:inst18"
Info (12128): Elaborating entity "DATA_REG" for hierarchy "DATA_REG:inst17"
Info (12128): Elaborating entity "REG_FILE" for hierarchy "REG_FILE:inst11"
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(24): object "R0" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(25): object "R1" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(28): object "R4" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(29): object "R5" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(30): object "R6" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(31): object "R_15" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Warning (10855): Verilog HDL warning at REG_FILE.v(10): initial value for variable RF should be constant File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 10
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(24): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 24
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(25): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(28): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(29): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(30): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(31): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Info (12128): Elaborating entity "SHIFT" for hierarchy "SHIFT:inst9"
Warning (10240): Verilog HDL Always Construct warning at SHIFT.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 9
Info (10041): Inferred latch for "out[0]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[1]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[2]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[3]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[4]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[5]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[6]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[7]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (12128): Elaborating entity "CONSTANT" for hierarchy "CONSTANT:inst8"
Warning (10230): Verilog HDL assignment warning at CONSTANT.v(5): truncated value with size 32 to match size of target (8) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v Line: 5
Info (144001): Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Mon Apr 29 21:07:01 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg.


