// Seed: 1207185982
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_0 = id_2;
  tri0 id_7;
  assign id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  nor primCall (id_1, id_4, id_2, id_3, id_8, id_5, id_6, id_7);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  wire id_10;
endmodule
