{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497329910166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497329910176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 01:58:30 2017 " "Processing started: Tue Jun 13 01:58:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497329910176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329910176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329910176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497329910558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497329910558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_destuffing.v(15) " "Verilog HDL information at can_destuffing.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "can_destuffing.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_destuffing.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497329923237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_destuffing.v 1 1 " "Found 1 design units, including 1 entities, in source file can_destuffing.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_destuffing " "Found entity 1: can_destuffing" {  } { { "can_destuffing.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_destuffing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497329923239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923239 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_crc_checker.v(13) " "Verilog HDL information at can_crc_checker.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497329923242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_receiver.v(78) " "Verilog HDL information at can_receiver.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "can_receiver.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_receiver.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497329923243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_receiver.v(84) " "Verilog HDL information at can_receiver.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "can_receiver.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_receiver.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497329923244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_receiver.v 3 3 " "Found 3 design units, including 3 entities, in source file can_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_form_error " "Found entity 1: can_form_error" {  } { { "can_form_error.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_form_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497329923245 ""} { "Info" "ISGN_ENTITY_NAME" "2 can_crc_checker " "Found entity 2: can_crc_checker" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497329923245 ""} { "Info" "ISGN_ENTITY_NAME" "3 can_receiver " "Found entity 3: can_receiver" {  } { { "can_receiver.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497329923245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923245 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "can_form_error can_form_error.v(1) " "Verilog HDL error at can_form_error.v(1): module \"can_form_error\" cannot be declared more than once" {  } { { "can_form_error.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_form_error.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1497329923247 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "can_form_error can_form_error.v(1) " "HDL info at can_form_error.v(1): see declaration for object \"can_form_error\"" {  } { { "can_form_error.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_form_error.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497329923247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_form_error.v 0 0 " "Found 0 design units, including 0 entities, in source file can_form_error.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_crc_checker.v(13) " "Verilog HDL information at can_crc_checker.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497329923250 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "can_crc_checker can_crc_checker.v(1) " "Verilog HDL error at can_crc_checker.v(1): module \"can_crc_checker\" cannot be declared more than once" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1497329923250 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "can_crc_checker can_crc_checker.v(1) " "HDL info at can_crc_checker.v(1): see declaration for object \"can_crc_checker\"" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497329923250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc_checker.v 0 0 " "Found 0 design units, including 0 entities, in source file can_crc_checker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carol/Documents/quartusworkspace/CanBus/output_files/CanBus.map.smsg " "Generated suppressed messages file C:/Users/Carol/Documents/quartusworkspace/CanBus/output_files/CanBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923282 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497329923372 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 13 01:58:43 2017 " "Processing ended: Tue Jun 13 01:58:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497329923372 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497329923372 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497329923372 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329923372 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497329924021 ""}
