This directory contains verilog and db netlists after synthesis run.
