#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Sep 07 13:13:50 2016
# Process ID: 10224
# Current directory: C:/Users/yu5866da-s/vivado/lab0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6168 C:\Users\yu5866da-s\vivado\lab0\lab0.xpr
# Log file: C:/Users/yu5866da-s/vivado/lab0/vivado.log
# Journal file: C:/Users/yu5866da-s/vivado/lab0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yu5866da-s/vivado/lab0/lab0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: my_counter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 850.730 ; gain = 643.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_counter' [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sources_1/new/lab0.vhd:14]
INFO: [Synth 8-637] synthesizing blackbox instance 'my_clock_gen' of component 'clk_wiz_0' [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sources_1/new/lab0.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'my_counter' (1#1) [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sources_1/new/lab0.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 855.445 ; gain = 648.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 855.445 ; gain = 648.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1158.395 ; gain = 951.598
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1158.395 ; gain = 357.996
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 07 13:26:03 2016...
