<p>Architecture documents can be found at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p><p>Micro-Architecture documents can be found at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565118/Ncore+3.6+Micro-Architecture+Specifications" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565118/Ncore+3.6+Micro-Architecture+Specifications</a> </p><h2 id="Ncore3.6scope-Micro-ArchitectureFeatureLists">Micro-Architecture Feature Lists</h2><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367497/Ncore+3.6_Slow+Sram+Micro-Architecture+Specification+-+Copied+into+Micro-Archs" data-linked-resource-id="247367497" data-linked-resource-version="3" data-linked-resource-type="page">Slow Sram Support on SMC</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Interface Support</a></p><ul><li><p>Update to DVM Tables in CAIU, IOAIU &amp; DVE are defined in “Supplemental Architecture Doc” found at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a>   </p></li><li><p>Error Handling of new CHI-E Transactions</p></li></ul></li><li><p><a href="https://arterisip.atlassian.net/wiki/x/MYClEg" rel="nofollow">Replacement policy update for SMC, Proxy Cache &amp; Snoop Filter</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/x/v4e_Dg" rel="nofollow">Hashing support update for SMC, Proxy Cache &amp; Snoop Filter</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/x/q4e_Dg" rel="nofollow">Event Messaging Support</a></p></li><li><p>APB 4 Support in CSR Network</p><ul><li><p>Link to <a href="https://arterisip.atlassian.net/wiki/download/attachments/16154948/IHI0024C_amba_apb_protocol_spec.pdf?version=1&amp;modificationDate=1568798362859&amp;cacheVersion=1&amp;api=v2" rel="nofollow">APB4 specification</a></p></li></ul></li><li><p>Exclusive Monitor Support in DMI &amp; DII</p><ul><li><p>Corresponding details in micro-archs of DII and DMI will be updated with instantiation details. Please see the following document for further details of monitor details. <a href="https://arterisip.atlassian.net/wiki/x/zIvBDg" rel="nofollow">https://arterisip.atlassian.net/wiki/x/zIvBDg</a> </p></li></ul></li><li><p>Network Performance Optimizations</p><ul><li><p>Stage 1: All connectivity changes are defined in latest “connectivity spec” document found at:  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p></li><li><p>Stage 2: RB ID Management updates and new GID, effecting only DCE &amp; DMI. CCMP updates to follow.</p></li></ul></li><li><p>Functional Safety Enhancements - Partial Duplication</p><ul><li><p>Functional Safety Controller Arch Spec in: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p></li></ul></li></ul><p />