Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 105e55ba3fe643b197a0abe472c6e3c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_upgrade_sim_behav xil_defaultlib.fifo_upgrade_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1037] module ness_christer_fifo does not have a parameter named DEPTH [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv" Line 37. Module check_p doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ness_christer_fifo_default
Compiling module xil_defaultlib.fifo_upgrade_sim
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot fifo_upgrade_sim_behav
