
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000318    4.368781 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.023938    0.404285    0.306042    4.674823 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.404285    0.000296    4.675118 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004936    0.435847    0.327854    5.002973 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.435847    0.000065    5.003038 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.003038   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000288   20.543848 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.293848   clock uncertainty
                                  0.000000   20.293848   clock reconvergence pessimism
                                 -0.359298   19.934551   library setup time
                                             19.934551   data required time
---------------------------------------------------------------------------------------------
                                             19.934551   data required time
                                             -5.003038   data arrival time
---------------------------------------------------------------------------------------------
                                             14.931513   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000318    4.368781 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.023938    0.404285    0.306042    4.674823 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.404286    0.000524    4.675346 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005492    0.303631    0.270385    4.945731 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.303631    0.000122    4.945853 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.945853   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000485   20.545906 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295906   clock uncertainty
                                  0.000000   20.295906   clock reconvergence pessimism
                                 -0.337643   19.958263   library setup time
                                             19.958263   data required time
---------------------------------------------------------------------------------------------
                                             19.958263   data required time
                                             -4.945853   data arrival time
---------------------------------------------------------------------------------------------
                                             15.012411   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000318    4.368781 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.023938    0.404285    0.306042    4.674823 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.404286    0.000519    4.675342 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004296    0.272840    0.249700    4.925042 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.272840    0.000083    4.925126 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.925126   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000419   20.545839 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295839   clock uncertainty
                                  0.000000   20.295839   clock reconvergence pessimism
                                 -0.331836   19.964005   library setup time
                                             19.964005   data required time
---------------------------------------------------------------------------------------------
                                             19.964005   data required time
                                             -4.925126   data arrival time
---------------------------------------------------------------------------------------------
                                             15.038879   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000318    4.368781 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.023938    0.404285    0.306042    4.674823 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.404286    0.000509    4.675332 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004279    0.276288    0.236656    4.911987 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.276288    0.000086    4.912073 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.912073   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000478   20.545898 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295898   clock uncertainty
                                  0.000000   20.295898   clock reconvergence pessimism
                                 -0.332486   19.963413   library setup time
                                             19.963413   data required time
---------------------------------------------------------------------------------------------
                                             19.963413   data required time
                                             -4.912073   data arrival time
---------------------------------------------------------------------------------------------
                                             15.051340   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001133    5.384513 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384513   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000288   20.543848 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.293848   clock uncertainty
                                  0.000000   20.293848   clock reconvergence pessimism
                                  0.199700   20.493549   library recovery time
                                             20.493549   data required time
---------------------------------------------------------------------------------------------
                                             20.493549   data required time
                                             -5.384513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109035   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001132    5.384512 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384512   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000421   20.543982 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.293982   clock uncertainty
                                  0.000000   20.293982   clock reconvergence pessimism
                                  0.199700   20.493683   library recovery time
                                             20.493683   data required time
---------------------------------------------------------------------------------------------
                                             20.493683   data required time
                                             -5.384512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109169   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001146    5.384526 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384526   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000439   20.543999 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294001   clock uncertainty
                                  0.000000   20.294001   clock reconvergence pessimism
                                  0.199700   20.493700   library recovery time
                                             20.493700   data required time
---------------------------------------------------------------------------------------------
                                             20.493700   data required time
                                             -5.384526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109173   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394030    0.001722    5.385102 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.385102   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000478   20.545898 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295898   clock uncertainty
                                  0.000000   20.295898   clock reconvergence pessimism
                                  0.200025   20.495924   library recovery time
                                             20.495924   data required time
---------------------------------------------------------------------------------------------
                                             20.495924   data required time
                                             -5.385102   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110822   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394028    0.001610    5.384990 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000419   20.545839 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295839   clock uncertainty
                                  0.000000   20.295839   clock reconvergence pessimism
                                  0.200026   20.495867   library recovery time
                                             20.495867   data required time
---------------------------------------------------------------------------------------------
                                             20.495867   data required time
                                             -5.384990   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110876   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394027    0.001563    5.384943 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384943   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000430   20.545851 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295851   clock uncertainty
                                  0.000000   20.295851   clock reconvergence pessimism
                                  0.200026   20.495878   library recovery time
                                             20.495878   data required time
---------------------------------------------------------------------------------------------
                                             20.495878   data required time
                                             -5.384943   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110935   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394025    0.001440    5.384820 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384820   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097620    0.000298   20.545719 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295719   clock uncertainty
                                  0.000000   20.295719   clock reconvergence pessimism
                                  0.200026   20.495747   library recovery time
                                             20.495747   data required time
---------------------------------------------------------------------------------------------
                                             20.495747   data required time
                                             -5.384820   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110927   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394020    0.001177    5.384557 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384557   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097620    0.000309   20.545729 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295731   clock uncertainty
                                  0.000000   20.295731   clock reconvergence pessimism
                                  0.200027   20.495756   library recovery time
                                             20.495756   data required time
---------------------------------------------------------------------------------------------
                                             20.495756   data required time
                                             -5.384557   data arrival time
---------------------------------------------------------------------------------------------
                                             15.111199   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001137    5.384517 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384517   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192   20.311586 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233834   20.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000485   20.545906 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295906   clock uncertainty
                                  0.000000   20.295906   clock reconvergence pessimism
                                  0.200027   20.495934   library recovery time
                                             20.495934   data required time
---------------------------------------------------------------------------------------------
                                             20.495934   data required time
                                             -5.384517   data arrival time
---------------------------------------------------------------------------------------------
                                             15.111415   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000148    4.368611 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005284    0.205331    0.478877    4.847487 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.205331    0.000073    4.847560 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.847560   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000439   20.543999 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294001   clock uncertainty
                                  0.000000   20.294001   clock reconvergence pessimism
                                 -0.319604   19.974396   library setup time
                                             19.974396   data required time
---------------------------------------------------------------------------------------------
                                             19.974396   data required time
                                             -4.847560   data arrival time
---------------------------------------------------------------------------------------------
                                             15.126835   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005768    0.141937    0.056787    4.056787 ^ ena (in)
                                                         ena (net)
                      0.141937    0.000000    4.056787 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015257    0.291907    0.311676    4.368463 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.291907    0.000290    4.368753 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005844    0.168949    0.321610    4.690364 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.168949    0.000122    4.690485 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.690485   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024137    0.132267    0.060435   20.060436 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000   20.060436 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249958   20.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135   20.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031   20.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000421   20.543982 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.293982   clock uncertainty
                                  0.000000   20.293982   clock reconvergence pessimism
                                 -0.312796   19.981188   library setup time
                                             19.981188   data required time
---------------------------------------------------------------------------------------------
                                             19.981188   data required time
                                             -4.690485   data arrival time
---------------------------------------------------------------------------------------------
                                             15.290703   slack (MET)



