{
  "key": "ctrl+shift+i",
  "command": "workbench.action.tasks.runTask",
  "args": "Format Verilog with Verible"
}
