-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity findmax is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_TDATA : IN STD_LOGIC_VECTOR (95 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC );
end;


architecture behav of findmax is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "findmax_findmax,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7s50-csga324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.298000,HLS_SYN_LAT=10,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=191,HLS_SYN_LUT=279,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal current_index : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_max_value_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_max_value_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_max_value : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_out_data_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_out_data_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal findmax_stream_stream_axis_0_out_data_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal stream_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal in_last_reg_203 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_data_re_fu_137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_re_reg_207 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_re_1_reg_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_re_2_reg_217 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln22_fu_169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_idle : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_idle : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld : STD_LOGIC;
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld : STD_LOGIC;
    signal ap_phi_mux_current_index_new_0_phi_fu_92_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal current_index_new_0_reg_89 : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_stream_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg : STD_LOGIC := '0';
    signal grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TDATA_int_regslice : STD_LOGIC_VECTOR (95 downto 0);
    signal stream_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_V_last_V_U_ack_in : STD_LOGIC;
    signal stream_out_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal stream_out_TVALID_int_regslice : STD_LOGIC;
    signal stream_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_out_V_data_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component findmax_findmax_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_re_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_re_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        current_index_load : IN STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_2_o_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_max_value_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_1_o_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_max_value_i : IN STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_o_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_out_data_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_out_data_0_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_out_data_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_out_data_1_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_out_data_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_out_data_2_ap_vld : OUT STD_LOGIC );
    end component;


    component findmax_findmax_Pipeline_VITIS_LOOP_28_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_max_value_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_2_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_max_value_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_1_ap_vld : OUT STD_LOGIC;
        findmax_stream_stream_axis_0_max_value : OUT STD_LOGIC_VECTOR (15 downto 0);
        findmax_stream_stream_axis_0_max_value_ap_vld : OUT STD_LOGIC );
    end component;


    component findmax_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99 : component findmax_findmax_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start,
        ap_done => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done,
        ap_idle => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_idle,
        ap_ready => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready,
        empty => in_data_re_reg_207,
        in_data_re_1 => in_data_re_1_reg_212,
        in_data_re_2 => in_data_re_2_reg_217,
        current_index_load => current_index,
        findmax_stream_stream_axis_0_max_value_2_i => findmax_stream_stream_axis_0_max_value_2,
        findmax_stream_stream_axis_0_max_value_2_o => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o,
        findmax_stream_stream_axis_0_max_value_2_o_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld,
        findmax_stream_stream_axis_0_max_value_1_i => findmax_stream_stream_axis_0_max_value_1,
        findmax_stream_stream_axis_0_max_value_1_o => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o,
        findmax_stream_stream_axis_0_max_value_1_o_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld,
        findmax_stream_stream_axis_0_max_value_i => findmax_stream_stream_axis_0_max_value,
        findmax_stream_stream_axis_0_max_value_o => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o,
        findmax_stream_stream_axis_0_max_value_o_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld,
        findmax_stream_stream_axis_0_out_data_0 => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0,
        findmax_stream_stream_axis_0_out_data_0_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld,
        findmax_stream_stream_axis_0_out_data_1 => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1,
        findmax_stream_stream_axis_0_out_data_1_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld,
        findmax_stream_stream_axis_0_out_data_2 => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2,
        findmax_stream_stream_axis_0_out_data_2_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld);

    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119 : component findmax_findmax_Pipeline_VITIS_LOOP_28_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start,
        ap_done => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done,
        ap_idle => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_idle,
        ap_ready => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready,
        findmax_stream_stream_axis_0_max_value_2 => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2,
        findmax_stream_stream_axis_0_max_value_2_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld,
        findmax_stream_stream_axis_0_max_value_1 => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1,
        findmax_stream_stream_axis_0_max_value_1_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld,
        findmax_stream_stream_axis_0_max_value => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value,
        findmax_stream_stream_axis_0_max_value_ap_vld => grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld);

    regslice_both_stream_in_V_data_V_U : component findmax_regslice_both
    generic map (
        DataWidth => 96)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TDATA,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_data_V_U_ack_in,
        data_out => stream_in_TDATA_int_regslice,
        vld_out => stream_in_TVALID_int_regslice,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_data_V_U_apdone_blk);

    regslice_both_stream_in_V_last_V_U : component findmax_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TLAST,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_last_V_U_ack_in,
        data_out => stream_in_TLAST_int_regslice,
        vld_out => regslice_both_stream_in_V_last_V_U_vld_out,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_last_V_U_apdone_blk);

    regslice_both_stream_out_V_data_V_U : component findmax_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_out_TDATA_int_regslice,
        vld_in => stream_out_TVALID_int_regslice,
        ack_in => stream_out_TREADY_int_regslice,
        data_out => stream_out_TDATA,
        vld_out => regslice_both_stream_out_V_data_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_data_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= ap_const_logic_0;
            else
                if (((stream_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready = ap_const_logic_1)) then 
                    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= ap_const_logic_0;
            else
                if (((stream_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready = ap_const_logic_1)) then 
                    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_index_new_0_reg_89_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state4_on_subcall_done) or (ap_const_boolean_1 = ap_block_state4))) and (in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                current_index_new_0_reg_89 <= ap_const_lv16_0;
            elsif (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done = ap_const_logic_1) and (in_last_reg_203 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                current_index_new_0_reg_89 <= add_ln22_fu_169_p2;
            end if; 
        end if;
    end process;

    findmax_stream_stream_axis_0_max_value_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld = ap_const_logic_1))) then 
                findmax_stream_stream_axis_0_max_value <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value;
            elsif (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                findmax_stream_stream_axis_0_max_value <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o;
            end if; 
        end if;
    end process;

    findmax_stream_stream_axis_0_max_value_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld = ap_const_logic_1))) then 
                findmax_stream_stream_axis_0_max_value_1 <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1;
            elsif (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                findmax_stream_stream_axis_0_max_value_1 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o;
            end if; 
        end if;
    end process;

    findmax_stream_stream_axis_0_max_value_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld = ap_const_logic_1))) then 
                findmax_stream_stream_axis_0_max_value_2 <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2;
            elsif (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                findmax_stream_stream_axis_0_max_value_2 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state4_on_subcall_done) or (ap_const_boolean_1 = ap_block_state4))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                current_index <= ap_phi_mux_current_index_new_0_phi_fu_92_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                findmax_stream_stream_axis_0_out_data_0 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                findmax_stream_stream_axis_0_out_data_1 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                findmax_stream_stream_axis_0_out_data_2 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                in_data_re_1_reg_212 <= stream_in_TDATA_int_regslice(47 downto 32);
                in_data_re_2_reg_217 <= stream_in_TDATA_int_regslice(79 downto 64);
                in_data_re_reg_207 <= in_data_re_fu_137_p1;
                in_last_reg_203 <= stream_in_TLAST_int_regslice;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, in_last_reg_203, ap_CS_fsm_state2, grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done, ap_block_state4, ap_block_state4_on_subcall_done, stream_in_TVALID_int_regslice, stream_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((stream_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done = ap_const_logic_1) and (in_last_reg_203 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done = ap_const_logic_1) and (in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((stream_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4_on_subcall_done) or (ap_const_boolean_1 = ap_block_state4))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln22_fu_169_p2 <= std_logic_vector(unsigned(current_index) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(stream_in_TVALID_int_regslice)
    begin
        if ((stream_in_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done)
    begin
        if ((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(stream_out_TREADY_int_regslice)
    begin
        if ((stream_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state4_on_subcall_done) or (ap_const_boolean_1 = ap_block_state4))) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_assign_proc : process(in_last_reg_203, regslice_both_stream_out_V_data_V_U_apdone_blk, stream_out_TREADY_int_regslice)
    begin
                ap_block_state4 <= ((regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((in_last_reg_203 = ap_const_lv1_1) and (stream_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(in_last_reg_203, grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done = ap_const_logic_0) and (in_last_reg_203 = ap_const_lv1_1));
    end process;


    ap_phi_mux_current_index_new_0_phi_fu_92_p4_assign_proc : process(ap_CS_fsm_state4, in_last_reg_203, current_index_new_0_reg_89)
    begin
        if (((in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_current_index_new_0_phi_fu_92_p4 <= ap_const_lv16_0;
        else 
            ap_phi_mux_current_index_new_0_phi_fu_92_p4 <= current_index_new_0_reg_89;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg;
    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg;
    in_data_re_fu_137_p1 <= stream_in_TDATA_int_regslice(16 - 1 downto 0);

    stream_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, stream_in_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            stream_in_TDATA_blk_n <= stream_in_TVALID_int_regslice;
        else 
            stream_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_TREADY <= regslice_both_stream_in_V_data_V_U_ack_in;

    stream_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, stream_in_TVALID_int_regslice)
    begin
        if (((stream_in_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            stream_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, in_last_reg_203, stream_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((in_last_reg_203 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            stream_out_TDATA_blk_n <= stream_out_TREADY_int_regslice;
        else 
            stream_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_TDATA_int_regslice <= ((findmax_stream_stream_axis_0_out_data_2 & findmax_stream_stream_axis_0_out_data_1) & findmax_stream_stream_axis_0_out_data_0);
    stream_out_TVALID <= regslice_both_stream_out_V_data_V_U_vld_out;

    stream_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state3, stream_out_TREADY_int_regslice)
    begin
        if (((stream_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
