
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== top ===

   Number of wires:                 13
   Number of wire bits:             75
   Number of public wires:          10
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $cover                          1
     $dff                            3
     $mux                            3
     dut                             1

=== dut ===

   Number of wires:                 23
   Number of wire bits:            209
   Number of public wires:          14
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dff                            8
     $mux                            8
     $ne                             1
     delayer                         1

=== delayer ===

   Number of wires:                 32
   Number of wire bits:            318
   Number of public wires:           7
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $and                            1
     $dff                            2
     $eq                             3
     $gt                             2
     $logic_not                      1
     $mux                            9
     $ne                             3
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    1
     $sub                            2

=== design hierarchy ===

   top                               1
     dut                             1
       delayer                       1

   Number of wires:                 68
   Number of wire bits:            602
   Number of public wires:          31
   Number of public wire bits:     280
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $and                            1
     $cover                          1
     $dff                           13
     $eq                             3
     $gt                             2
     $logic_not                      1
     $mux                           20
     $ne                             4
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    1
     $sub                            2

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module delayer.
Creating SMT-LIBv2 representation of module dut.
Creating SMT-LIBv2 representation of module top.

End of script. Logfile hash: b888e54dad, CPU: user 0.01s system 0.01s, MEM: 5.45 MB peak
Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 61% 2x write_smt2 (0 sec), 28% 2x read_ilang (0 sec), ...
