/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [114:0] _05_;
  wire [15:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [28:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_56z;
  reg [8:0] celloutsig_0_57z;
  reg [2:0] celloutsig_0_67z;
  wire [27:0] celloutsig_0_68z;
  wire [22:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_0_41z = ~(celloutsig_0_2z | in_data[35]);
  assign celloutsig_1_9z = ~(in_data[174] | celloutsig_1_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_15z | celloutsig_0_10z);
  assign celloutsig_0_22z = ~(celloutsig_0_18z | celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_8z | celloutsig_0_24z[2]);
  assign celloutsig_0_30z = ~(celloutsig_0_8z | celloutsig_0_13z[3]);
  assign celloutsig_0_80z = celloutsig_0_29z | celloutsig_0_28z;
  assign celloutsig_0_9z = celloutsig_0_6z[22] | celloutsig_0_1z;
  assign celloutsig_1_18z = celloutsig_1_0z | celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_5z | celloutsig_1_0z;
  assign celloutsig_0_19z = celloutsig_0_7z | _01_;
  assign celloutsig_0_21z = celloutsig_0_16z | celloutsig_0_14z[0];
  assign celloutsig_0_23z = celloutsig_0_8z | celloutsig_0_3z;
  assign celloutsig_0_0z = ~(in_data[24] ^ in_data[20]);
  assign celloutsig_1_0z = ~(in_data[139] ^ in_data[158]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ in_data[116]);
  assign celloutsig_0_11z = ~(_03_ ^ celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_1z ^ celloutsig_0_19z);
  assign celloutsig_0_28z = ~(celloutsig_0_11z ^ celloutsig_0_6z[0]);
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 7'h00;
    else _27_ <= { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_29z };
  assign { _04_[6:5], _00_, _04_[3:0] } = _27_;
  reg [114:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 115'h00000000000000000000000000000;
    else _28_ <= { celloutsig_0_17z[4:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_20z };
  assign { _05_[114:75], _02_, _05_[73:0] } = _28_;
  reg [15:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _29_ <= 16'h0000;
    else _29_ <= { in_data[82:68], celloutsig_0_3z };
  assign { _06_[15:8], _01_, _06_[6:3], _03_, _06_[1:0] } = _29_;
  assign celloutsig_0_49z = { celloutsig_0_17z[17:15], celloutsig_0_7z } & { celloutsig_0_24z[0], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_0_6z = { in_data[21:0], celloutsig_0_1z } & { in_data[53:32], celloutsig_0_3z };
  assign celloutsig_0_79z = { celloutsig_0_68z[26:11], celloutsig_0_30z } & { _05_[65:52], celloutsig_0_67z };
  assign celloutsig_0_13z = { celloutsig_0_6z[8:4], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z } & celloutsig_0_6z[16:4];
  assign celloutsig_0_10z = in_data[75:64] === { in_data[32:26], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_6z[19:5], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_19z } === in_data[62:42];
  assign celloutsig_0_33z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_24z } != { _06_[14:8], _01_, _06_[6:3], _03_, celloutsig_0_11z };
  assign celloutsig_0_51z = { celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_10z } != { _04_[5], _00_, celloutsig_0_23z };
  assign celloutsig_0_8z = { in_data[70:69], celloutsig_0_1z, celloutsig_0_0z } != { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_2z } != celloutsig_1_1z[2:1];
  assign celloutsig_0_26z = { celloutsig_0_4z[2:0], celloutsig_0_7z } != { celloutsig_0_14z[2:0], celloutsig_0_19z };
  assign celloutsig_0_34z = - { celloutsig_0_17z[22:3], celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_4z = - { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = & { in_data[30:23], celloutsig_0_0z };
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, in_data[30:23], in_data[19:11], celloutsig_0_0z };
  assign celloutsig_0_29z = & { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_17z[19:12], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, in_data[30:23], in_data[19:11], celloutsig_0_0z };
  assign celloutsig_0_56z = celloutsig_0_49z >> { celloutsig_0_34z[7], celloutsig_0_51z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_68z = { celloutsig_0_14z[3:0], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_56z, celloutsig_0_57z, celloutsig_0_18z, celloutsig_0_2z, _04_[6:5], _00_, _04_[3:0] } >> { celloutsig_0_17z[26:0], celloutsig_0_41z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[141:139];
  assign celloutsig_0_17z = { in_data[89:65], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z } >> { celloutsig_0_6z[22:19], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_7z, _06_[15:8], _01_, _06_[6:3], _03_, _06_[1:0], celloutsig_0_10z };
  assign celloutsig_0_47z = ~((celloutsig_0_14z[3] & _03_) | celloutsig_0_26z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_0z) | celloutsig_0_2z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] & in_data[107]) | celloutsig_1_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_7z & celloutsig_0_4z[1]) | celloutsig_0_6z[15]);
  assign celloutsig_0_16z = ~((celloutsig_0_4z[2] & celloutsig_0_11z) | celloutsig_0_12z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | in_data[43]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_57z = 9'h000;
    else if (!clkin_data[64]) celloutsig_0_57z = { _04_[5], _00_, _04_[3:0], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_20z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_67z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_67z = { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_47z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 3'h0;
    else if (clkin_data[64]) celloutsig_0_24z = celloutsig_0_6z[20:18];
  assign _04_[4] = _00_;
  assign _05_[74] = _02_;
  assign { _06_[7], _06_[2] } = { _01_, _03_ };
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
