// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "10/14/2017 12:53:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	reg0,
	reg1,
	reg2,
	reg3,
	reg4,
	crtlMuxDireccionPC,
	inst,
	OpCodeIFDOUT,
	DirRegAIFDOUT,
	DirRegBIFDOUT,
	InmCorrimIFDOUT,
	DirWriteIFDOUT,
	WriteRegMWBOUT,
	DatoMWBOUT,
	DirWriteMWBOUT,
	newpc,
	pcout,
	DireccionIFDOUT);
input 	clk;
output 	[31:0] reg0;
output 	[31:0] reg1;
output 	[31:0] reg2;
output 	[31:0] reg3;
output 	[31:0] reg4;
output 	crtlMuxDireccionPC;
output 	[31:0] inst;
output 	[4:0] OpCodeIFDOUT;
output 	[4:0] DirRegAIFDOUT;
output 	[4:0] DirRegBIFDOUT;
output 	[31:0] InmCorrimIFDOUT;
output 	[4:0] DirWriteIFDOUT;
output 	WriteRegMWBOUT;
output 	[31:0] DatoMWBOUT;
output 	[4:0] DirWriteMWBOUT;
output 	[31:0] newpc;
output 	[31:0] pcout;
output 	[31:0] DireccionIFDOUT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu|Mult0~52 ;
wire \alu|Mult0~53 ;
wire \alu|Mult0~54 ;
wire \alu|Mult0~55 ;
wire \alu|Mult0~56 ;
wire \alu|Mult0~57 ;
wire \alu|Mult0~58 ;
wire \alu|Mult0~59 ;
wire \alu|Mult0~60 ;
wire \alu|Mult0~61 ;
wire \alu|Mult0~62 ;
wire \alu|Mult0~63 ;
wire \alu|Mult0~64 ;
wire \alu|Mult0~65 ;
wire \alu|Mult0~66 ;
wire \alu|Mult0~67 ;
wire \alu|Mult0~68 ;
wire \alu|Mult0~69 ;
wire \alu|Mult0~70 ;
wire \alu|Mult0~71 ;
wire \alu|Mult0~72 ;
wire \alu|Mult0~73 ;
wire \alu|Mult0~74 ;
wire \alu|Mult0~75 ;
wire \alu|Mult0~76 ;
wire \alu|Mult0~77 ;
wire \alu|Mult0~78 ;
wire \alu|Mult0~79 ;
wire \alu|Mult0~80 ;
wire \alu|Mult0~81 ;
wire \alu|Mult0~82 ;
wire \alu|Mult0~83 ;
wire \alu|Mult0~419 ;
wire \alu|Mult0~420 ;
wire \alu|Mult0~421 ;
wire \alu|Mult0~422 ;
wire \alu|Mult0~423 ;
wire \alu|Mult0~424 ;
wire \alu|Mult0~425 ;
wire \alu|Mult0~426 ;
wire \alu|Mult0~427 ;
wire \alu|Mult0~428 ;
wire \alu|Mult0~429 ;
wire \alu|Mult0~430 ;
wire \alu|Mult0~431 ;
wire \alu|Mult0~432 ;
wire \alu|Mult0~433 ;
wire \alu|Mult0~434 ;
wire \alu|Mult0~435 ;
wire \alu|Mult0~436 ;
wire \alu|Mult0~437 ;
wire \alu|Mult0~438 ;
wire \alu|Mult0~439 ;
wire \alu|Mult0~440 ;
wire \alu|Mult0~441 ;
wire \alu|Mult0~442 ;
wire \alu|Mult0~443 ;
wire \alu|Mult0~444 ;
wire \alu|Mult0~445 ;
wire \alu|Mult0~446 ;
wire \alu|Mult0~447 ;
wire \alu|Mult0~448 ;
wire \alu|Mult0~449 ;
wire \alu|Mult0~450 ;
wire \alu|Mult0~451 ;
wire \alu|Mult0~452 ;
wire \alu|Mult0~453 ;
wire \alu|Mult0~454 ;
wire \alu|Mult0~455 ;
wire \alu|Mult0~456 ;
wire \alu|Mult0~457 ;
wire \alu|Mult0~458 ;
wire \alu|Mult0~459 ;
wire \alu|Mult0~460 ;
wire \alu|Mult0~461 ;
wire \alu|Mult0~462 ;
wire \alu|Mult0~463 ;
wire \alu|Mult0~464 ;
wire \alu|Mult0~465 ;
wire \alu|Mult0~466 ;
wire \alu|Mult0~467 ;
wire \alu|Mult0~468 ;
wire \clk~input_o ;
wire \pcplus4|Add0~1_sumout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \unidadControl|WriteRegIN~0_combout ;
wire \pipeDE|WriteRegTMP~q ;
wire \pipeEm|WriteRegTMP~q ;
wire \pipeWB|WriteRegTMP~q ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \unidadControl|MuxDireccionPC~0_combout ;
wire \unidadControl|MuxResultIN~2_combout ;
wire \pipeDE|MuxDirWriteTMP~q ;
wire \muxDirW|C[0]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ;
wire \muxDirW|C[1]~1_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ;
wire \muxDirW|C[2]~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ;
wire \muxDirW|C[3]~3_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ;
wire \muxDirW|C[4]~4_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \unidadControl|crtlMuxValA~0_combout ;
wire \unidadControl|CodigoALUIN[0]~0_combout ;
wire \unidadControl|CodigoALUIN[1]~2_combout ;
wire \unidadControl|CodigoALUIN[2]~1_combout ;
wire \alu|Result[21]~0_combout ;
wire \alu|Result~1_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \muxDirRegB|C[4]~4_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \muxDirRegB|C[2]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \muxDirRegB|C[3]~1_combout ;
wire \pipeDE|ValBTMP[31]~0_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \unidadControl|MuxResultIN[1]~4_combout ;
wire \unidadControl|MuxResultIN[1]~1_combout ;
wire \MuxResultSelect|Equal0~0_combout ;
wire \unidadControl|crtlMuxValB~0_combout ;
wire \registerBank|Decoder0~5_combout ;
wire \registerBank|RF[16][0]~q ;
wire \registerBank|Decoder0~6_combout ;
wire \registerBank|RF[20][0]~q ;
wire \registerBank|Decoder0~7_combout ;
wire \registerBank|RF[24][0]~q ;
wire \registerBank|Decoder0~8_combout ;
wire \registerBank|RF[28][0]~q ;
wire \muxValB|C[0]~330_combout ;
wire \registerBank|Decoder0~9_combout ;
wire \registerBank|RF[17][0]~q ;
wire \registerBank|Decoder0~10_combout ;
wire \registerBank|RF[21][0]~q ;
wire \registerBank|Decoder0~11_combout ;
wire \registerBank|RF[25][0]~q ;
wire \registerBank|Decoder0~12_combout ;
wire \registerBank|RF[29][0]~q ;
wire \muxValB|C[0]~331_combout ;
wire \registerBank|Decoder0~13_combout ;
wire \registerBank|RF[18][0]~q ;
wire \registerBank|Decoder0~14_combout ;
wire \registerBank|RF[22][0]~q ;
wire \registerBank|Decoder0~15_combout ;
wire \registerBank|RF[26][0]~q ;
wire \registerBank|Decoder0~16_combout ;
wire \registerBank|RF[30][0]~q ;
wire \muxValB|C[0]~332_combout ;
wire \registerBank|Decoder0~17_combout ;
wire \registerBank|RF[19][0]~q ;
wire \registerBank|Decoder0~18_combout ;
wire \registerBank|RF[23][0]~q ;
wire \registerBank|Decoder0~19_combout ;
wire \registerBank|RF[27][0]~q ;
wire \registerBank|Decoder0~20_combout ;
wire \registerBank|RF[31][0]~q ;
wire \muxValB|C[0]~333_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \muxDirRegB|C[0]~2_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \muxDirRegB|C[1]~3_combout ;
wire \muxValB|C[0]~334_combout ;
wire \registerBank|Decoder0~1_combout ;
wire \registerBank|RF[1][0]~q ;
wire \registerBank|Decoder0~2_combout ;
wire \registerBank|RF[2][0]~q ;
wire \registerBank|Decoder0~3_combout ;
wire \registerBank|RF[3][0]~q ;
wire \muxValB|C[0]~335_combout ;
wire \registerBank|Decoder0~4_combout ;
wire \registerBank|RF[4][0]~q ;
wire \registerBank|Decoder0~29_combout ;
wire \registerBank|RF[5][0]~q ;
wire \registerBank|Decoder0~30_combout ;
wire \registerBank|RF[6][0]~q ;
wire \registerBank|Decoder0~31_combout ;
wire \registerBank|RF[7][0]~q ;
wire \muxValB|C[0]~336_combout ;
wire \registerBank|Decoder0~21_combout ;
wire \registerBank|RF[8][0]~q ;
wire \registerBank|Decoder0~22_combout ;
wire \registerBank|RF[9][0]~q ;
wire \registerBank|Decoder0~23_combout ;
wire \registerBank|RF[10][0]~q ;
wire \registerBank|Decoder0~24_combout ;
wire \registerBank|RF[11][0]~q ;
wire \muxValB|C[0]~337_combout ;
wire \registerBank|Decoder0~25_combout ;
wire \registerBank|RF[12][0]~q ;
wire \registerBank|Decoder0~26_combout ;
wire \registerBank|RF[13][0]~q ;
wire \registerBank|Decoder0~27_combout ;
wire \registerBank|RF[14][0]~q ;
wire \registerBank|Decoder0~28_combout ;
wire \registerBank|RF[15][0]~q ;
wire \muxValB|C[0]~338_combout ;
wire \muxValB|C[0]~339_combout ;
wire \muxValB|C[0]~340_combout ;
wire \unidadControl|MuxDirMemIN~0_combout ;
wire \pipeDE|MuxDirMemTMP~q ;
wire \pipeEm|MuxDirMemTMP~q ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \muxDirMem|C[0]~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \alu|Add0~126 ;
wire \alu|Add0~86 ;
wire \alu|Add0~66 ;
wire \alu|Add0~54 ;
wire \alu|Add0~34 ;
wire \alu|Add0~94 ;
wire \alu|Add0~110 ;
wire \alu|Add0~106 ;
wire \alu|Add0~102 ;
wire \alu|Add0~74 ;
wire \alu|Add0~78 ;
wire \alu|Add0~50 ;
wire \alu|Add0~46 ;
wire \alu|Add0~18 ;
wire \alu|Add0~22 ;
wire \alu|Add0~14 ;
wire \alu|Add0~121_sumout ;
wire \alu|Add1~126 ;
wire \alu|Add1~127 ;
wire \alu|Add1~86 ;
wire \alu|Add1~87 ;
wire \alu|Add1~66 ;
wire \alu|Add1~67 ;
wire \alu|Add1~54 ;
wire \alu|Add1~55 ;
wire \alu|Add1~34 ;
wire \alu|Add1~35 ;
wire \alu|Add1~94 ;
wire \alu|Add1~95 ;
wire \alu|Add1~110 ;
wire \alu|Add1~111 ;
wire \alu|Add1~106 ;
wire \alu|Add1~107 ;
wire \alu|Add1~102 ;
wire \alu|Add1~103 ;
wire \alu|Add1~74 ;
wire \alu|Add1~75 ;
wire \alu|Add1~78 ;
wire \alu|Add1~79 ;
wire \alu|Add1~50 ;
wire \alu|Add1~51 ;
wire \alu|Add1~46 ;
wire \alu|Add1~47 ;
wire \alu|Add1~18 ;
wire \alu|Add1~19 ;
wire \alu|Add1~22 ;
wire \alu|Add1~23 ;
wire \alu|Add1~14 ;
wire \alu|Add1~15 ;
wire \alu|Add1~121_sumout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \alu|Add1~122 ;
wire \alu|Add1~123 ;
wire \alu|Add1~113_sumout ;
wire \alu|Result[31]~2_combout ;
wire \alu|Mult0~37 ;
wire \alu|Add0~122 ;
wire \alu|Add0~113_sumout ;
wire \alu|Result[17]~85_combout ;
wire \alu|Result[17]~29_combout ;
wire \muxDirMem|C[2]~2_combout ;
wire \muxDirMem|C[3]~3_combout ;
wire \muxDirMem|C[4]~4_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \unidadControl|MuxDatoIN~1_combout ;
wire \unidadControl|MuxDatoIN~0_combout ;
wire \pipeDE|MuxDatoTMP~q ;
wire \pipeEm|MuxDatoTMP~q ;
wire \registerBank|RF[16][17]~q ;
wire \registerBank|RF[17][17]~q ;
wire \registerBank|RF[18][17]~q ;
wire \registerBank|RF[19][17]~q ;
wire \muxValB|C[17]~308_combout ;
wire \registerBank|RF[20][17]~q ;
wire \registerBank|RF[21][17]~q ;
wire \registerBank|RF[22][17]~q ;
wire \registerBank|RF[23][17]~q ;
wire \muxValB|C[17]~309_combout ;
wire \registerBank|RF[24][17]~q ;
wire \registerBank|RF[25][17]~q ;
wire \registerBank|RF[26][17]~q ;
wire \registerBank|RF[27][17]~q ;
wire \muxValB|C[17]~310_combout ;
wire \registerBank|RF[28][17]~q ;
wire \registerBank|RF[29][17]~q ;
wire \registerBank|RF[30][17]~q ;
wire \registerBank|RF[31][17]~q ;
wire \muxValB|C[17]~311_combout ;
wire \muxValB|C[17]~312_combout ;
wire \registerBank|RF[8][17]~q ;
wire \registerBank|RF[9][17]~q ;
wire \registerBank|RF[10][17]~q ;
wire \registerBank|RF[11][17]~q ;
wire \muxValB|C[17]~313_combout ;
wire \registerBank|RF[12][17]~q ;
wire \registerBank|RF[13][17]~q ;
wire \registerBank|RF[14][17]~q ;
wire \registerBank|RF[15][17]~q ;
wire \muxValB|C[17]~314_combout ;
wire \registerBank|RF[4][17]~q ;
wire \registerBank|RF[5][17]~q ;
wire \registerBank|RF[6][17]~q ;
wire \registerBank|RF[7][17]~q ;
wire \muxValB|C[17]~315_combout ;
wire \registerBank|Decoder0~0_combout ;
wire \registerBank|RF[0][17]~q ;
wire \registerBank|RF[1][17]~q ;
wire \registerBank|RF[2][17]~q ;
wire \registerBank|RF[3][17]~q ;
wire \muxValB|C[17]~316_combout ;
wire \muxValB|C[17]~317_combout ;
wire \muxValB|C[17]~318_combout ;
wire \alu|Mult0~36 ;
wire \alu|Result[16]~89_combout ;
wire \alu|Result[16]~32_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \registerBank|RF[16][16]~q ;
wire \registerBank|RF[20][16]~q ;
wire \registerBank|RF[24][16]~q ;
wire \registerBank|RF[28][16]~q ;
wire \muxValB|C[16]~341_combout ;
wire \registerBank|RF[17][16]~q ;
wire \registerBank|RF[21][16]~q ;
wire \registerBank|RF[25][16]~q ;
wire \registerBank|RF[29][16]~q ;
wire \muxValB|C[16]~342_combout ;
wire \registerBank|RF[18][16]~q ;
wire \registerBank|RF[22][16]~q ;
wire \registerBank|RF[26][16]~q ;
wire \registerBank|RF[30][16]~q ;
wire \muxValB|C[16]~343_combout ;
wire \registerBank|RF[19][16]~q ;
wire \registerBank|RF[23][16]~q ;
wire \registerBank|RF[27][16]~q ;
wire \registerBank|RF[31][16]~q ;
wire \muxValB|C[16]~344_combout ;
wire \muxValB|C[16]~345_combout ;
wire \registerBank|RF[8][16]~q ;
wire \registerBank|RF[9][16]~q ;
wire \registerBank|RF[10][16]~q ;
wire \registerBank|RF[11][16]~q ;
wire \muxValB|C[16]~346_combout ;
wire \registerBank|RF[12][16]~q ;
wire \registerBank|RF[13][16]~q ;
wire \registerBank|RF[14][16]~q ;
wire \registerBank|RF[15][16]~q ;
wire \muxValB|C[16]~347_combout ;
wire \registerBank|RF[4][16]~q ;
wire \registerBank|RF[5][16]~q ;
wire \registerBank|RF[6][16]~q ;
wire \registerBank|RF[7][16]~q ;
wire \muxValB|C[16]~348_combout ;
wire \registerBank|RF[0][16]~q ;
wire \registerBank|RF[1][16]~q ;
wire \registerBank|RF[2][16]~q ;
wire \registerBank|RF[3][16]~q ;
wire \muxValB|C[16]~349_combout ;
wire \muxValB|C[16]~350_combout ;
wire \muxValB|C[16]~351_combout ;
wire \alu|Mult0~35 ;
wire \alu|Add1~13_sumout ;
wire \alu|Add0~13_sumout ;
wire \alu|Result[15]~43_combout ;
wire \alu|Result[15]~8_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \registerBank|RF[16][15]~q ;
wire \registerBank|RF[20][15]~q ;
wire \registerBank|RF[24][15]~q ;
wire \registerBank|RF[28][15]~q ;
wire \muxValB|C[15]~33_combout ;
wire \registerBank|RF[17][15]~q ;
wire \registerBank|RF[21][15]~q ;
wire \registerBank|RF[25][15]~q ;
wire \registerBank|RF[29][15]~q ;
wire \muxValB|C[15]~34_combout ;
wire \registerBank|RF[18][15]~q ;
wire \registerBank|RF[22][15]~q ;
wire \registerBank|RF[26][15]~q ;
wire \registerBank|RF[30][15]~q ;
wire \muxValB|C[15]~35_combout ;
wire \registerBank|RF[19][15]~q ;
wire \registerBank|RF[23][15]~q ;
wire \registerBank|RF[27][15]~q ;
wire \registerBank|RF[31][15]~q ;
wire \muxValB|C[15]~36_combout ;
wire \muxValB|C[15]~37_combout ;
wire \registerBank|RF[0][15]~q ;
wire \registerBank|RF[1][15]~q ;
wire \registerBank|RF[2][15]~q ;
wire \registerBank|RF[3][15]~q ;
wire \muxValB|C[15]~38_combout ;
wire \registerBank|RF[4][15]~q ;
wire \registerBank|RF[5][15]~q ;
wire \registerBank|RF[6][15]~q ;
wire \registerBank|RF[7][15]~q ;
wire \muxValB|C[15]~39_combout ;
wire \registerBank|RF[8][15]~q ;
wire \registerBank|RF[9][15]~q ;
wire \registerBank|RF[10][15]~q ;
wire \registerBank|RF[11][15]~q ;
wire \muxValB|C[15]~40_combout ;
wire \registerBank|RF[12][15]~q ;
wire \registerBank|RF[13][15]~q ;
wire \registerBank|RF[14][15]~q ;
wire \registerBank|RF[15][15]~q ;
wire \muxValB|C[15]~41_combout ;
wire \muxValB|C[15]~42_combout ;
wire \muxValB|C[15]~43_combout ;
wire \alu|Mult0~34 ;
wire \alu|Add1~21_sumout ;
wire \alu|Add0~21_sumout ;
wire \alu|Result[14]~51_combout ;
wire \alu|Result[14]~10_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \registerBank|RF[16][14]~q ;
wire \registerBank|RF[20][14]~q ;
wire \registerBank|RF[24][14]~q ;
wire \registerBank|RF[28][14]~q ;
wire \muxValB|C[14]~55_combout ;
wire \registerBank|RF[17][14]~q ;
wire \registerBank|RF[21][14]~q ;
wire \registerBank|RF[25][14]~q ;
wire \registerBank|RF[29][14]~q ;
wire \muxValB|C[14]~56_combout ;
wire \registerBank|RF[18][14]~q ;
wire \registerBank|RF[22][14]~q ;
wire \registerBank|RF[26][14]~q ;
wire \registerBank|RF[30][14]~q ;
wire \muxValB|C[14]~57_combout ;
wire \registerBank|RF[19][14]~q ;
wire \registerBank|RF[23][14]~q ;
wire \registerBank|RF[27][14]~q ;
wire \registerBank|RF[31][14]~q ;
wire \muxValB|C[14]~58_combout ;
wire \muxValB|C[14]~59_combout ;
wire \registerBank|RF[0][14]~q ;
wire \registerBank|RF[1][14]~q ;
wire \registerBank|RF[2][14]~q ;
wire \registerBank|RF[3][14]~q ;
wire \muxValB|C[14]~60_combout ;
wire \registerBank|RF[4][14]~q ;
wire \registerBank|RF[5][14]~q ;
wire \registerBank|RF[6][14]~q ;
wire \registerBank|RF[7][14]~q ;
wire \muxValB|C[14]~61_combout ;
wire \registerBank|RF[8][14]~q ;
wire \registerBank|RF[9][14]~q ;
wire \registerBank|RF[10][14]~q ;
wire \registerBank|RF[11][14]~q ;
wire \muxValB|C[14]~62_combout ;
wire \registerBank|RF[12][14]~q ;
wire \registerBank|RF[13][14]~q ;
wire \registerBank|RF[14][14]~q ;
wire \registerBank|RF[15][14]~q ;
wire \muxValB|C[14]~63_combout ;
wire \muxValB|C[14]~64_combout ;
wire \muxValB|C[14]~65_combout ;
wire \alu|Mult0~33 ;
wire \alu|Add1~17_sumout ;
wire \alu|Add0~17_sumout ;
wire \alu|Result[13]~44_combout ;
wire \alu|Result[13]~9_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \registerBank|RF[16][13]~q ;
wire \registerBank|RF[20][13]~q ;
wire \registerBank|RF[24][13]~q ;
wire \registerBank|RF[28][13]~q ;
wire \muxValB|C[13]~44_combout ;
wire \registerBank|RF[17][13]~q ;
wire \registerBank|RF[21][13]~q ;
wire \registerBank|RF[25][13]~q ;
wire \registerBank|RF[29][13]~q ;
wire \muxValB|C[13]~45_combout ;
wire \registerBank|RF[18][13]~q ;
wire \registerBank|RF[22][13]~q ;
wire \registerBank|RF[26][13]~q ;
wire \registerBank|RF[30][13]~q ;
wire \muxValB|C[13]~46_combout ;
wire \registerBank|RF[19][13]~q ;
wire \registerBank|RF[23][13]~q ;
wire \registerBank|RF[27][13]~q ;
wire \registerBank|RF[31][13]~q ;
wire \muxValB|C[13]~47_combout ;
wire \muxValB|C[13]~48_combout ;
wire \registerBank|RF[0][13]~q ;
wire \registerBank|RF[1][13]~q ;
wire \registerBank|RF[2][13]~q ;
wire \registerBank|RF[3][13]~q ;
wire \muxValB|C[13]~49_combout ;
wire \registerBank|RF[4][13]~q ;
wire \registerBank|RF[5][13]~q ;
wire \registerBank|RF[6][13]~q ;
wire \registerBank|RF[7][13]~q ;
wire \muxValB|C[13]~50_combout ;
wire \registerBank|RF[8][13]~q ;
wire \registerBank|RF[9][13]~q ;
wire \registerBank|RF[10][13]~q ;
wire \registerBank|RF[11][13]~q ;
wire \muxValB|C[13]~51_combout ;
wire \registerBank|RF[12][13]~q ;
wire \registerBank|RF[13][13]~q ;
wire \registerBank|RF[14][13]~q ;
wire \registerBank|RF[15][13]~q ;
wire \muxValB|C[13]~52_combout ;
wire \muxValB|C[13]~53_combout ;
wire \muxValB|C[13]~54_combout ;
wire \alu|Mult0~32 ;
wire \alu|Add1~45_sumout ;
wire \alu|Add0~45_sumout ;
wire \alu|Result[12]~45_combout ;
wire \alu|Result[12]~15_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \registerBank|RF[16][12]~q ;
wire \registerBank|RF[20][12]~q ;
wire \registerBank|RF[24][12]~q ;
wire \registerBank|RF[28][12]~q ;
wire \muxValB|C[12]~121_combout ;
wire \registerBank|RF[17][12]~q ;
wire \registerBank|RF[21][12]~q ;
wire \registerBank|RF[25][12]~q ;
wire \registerBank|RF[29][12]~q ;
wire \muxValB|C[12]~122_combout ;
wire \registerBank|RF[18][12]~q ;
wire \registerBank|RF[22][12]~q ;
wire \registerBank|RF[26][12]~q ;
wire \registerBank|RF[30][12]~q ;
wire \muxValB|C[12]~123_combout ;
wire \registerBank|RF[19][12]~q ;
wire \registerBank|RF[23][12]~q ;
wire \registerBank|RF[27][12]~q ;
wire \registerBank|RF[31][12]~q ;
wire \muxValB|C[12]~124_combout ;
wire \muxValB|C[12]~125_combout ;
wire \registerBank|RF[0][12]~q ;
wire \registerBank|RF[1][12]~q ;
wire \registerBank|RF[2][12]~q ;
wire \registerBank|RF[3][12]~q ;
wire \muxValB|C[12]~126_combout ;
wire \registerBank|RF[4][12]~q ;
wire \registerBank|RF[5][12]~q ;
wire \registerBank|RF[6][12]~q ;
wire \registerBank|RF[7][12]~q ;
wire \muxValB|C[12]~127_combout ;
wire \registerBank|RF[8][12]~q ;
wire \registerBank|RF[9][12]~q ;
wire \registerBank|RF[10][12]~q ;
wire \registerBank|RF[11][12]~q ;
wire \muxValB|C[12]~128_combout ;
wire \registerBank|RF[12][12]~q ;
wire \registerBank|RF[13][12]~q ;
wire \registerBank|RF[14][12]~q ;
wire \registerBank|RF[15][12]~q ;
wire \muxValB|C[12]~129_combout ;
wire \muxValB|C[12]~130_combout ;
wire \muxValB|C[12]~131_combout ;
wire \alu|Mult0~31 ;
wire \alu|Add1~49_sumout ;
wire \alu|Add0~49_sumout ;
wire \alu|Result[11]~46_combout ;
wire \alu|Result[11]~16_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \registerBank|RF[16][11]~q ;
wire \registerBank|RF[20][11]~q ;
wire \registerBank|RF[24][11]~q ;
wire \registerBank|RF[28][11]~q ;
wire \muxValB|C[11]~132_combout ;
wire \registerBank|RF[17][11]~q ;
wire \registerBank|RF[21][11]~q ;
wire \registerBank|RF[25][11]~q ;
wire \registerBank|RF[29][11]~q ;
wire \muxValB|C[11]~133_combout ;
wire \registerBank|RF[18][11]~q ;
wire \registerBank|RF[22][11]~q ;
wire \registerBank|RF[26][11]~q ;
wire \registerBank|RF[30][11]~q ;
wire \muxValB|C[11]~134_combout ;
wire \registerBank|RF[19][11]~q ;
wire \registerBank|RF[23][11]~q ;
wire \registerBank|RF[27][11]~q ;
wire \registerBank|RF[31][11]~q ;
wire \muxValB|C[11]~135_combout ;
wire \muxValB|C[11]~136_combout ;
wire \registerBank|RF[0][11]~q ;
wire \registerBank|RF[1][11]~q ;
wire \registerBank|RF[2][11]~q ;
wire \registerBank|RF[3][11]~q ;
wire \muxValB|C[11]~137_combout ;
wire \registerBank|RF[4][11]~q ;
wire \registerBank|RF[5][11]~q ;
wire \registerBank|RF[6][11]~q ;
wire \registerBank|RF[7][11]~q ;
wire \muxValB|C[11]~138_combout ;
wire \registerBank|RF[8][11]~q ;
wire \registerBank|RF[9][11]~q ;
wire \registerBank|RF[10][11]~q ;
wire \registerBank|RF[11][11]~q ;
wire \muxValB|C[11]~139_combout ;
wire \registerBank|RF[12][11]~q ;
wire \registerBank|RF[13][11]~q ;
wire \registerBank|RF[14][11]~q ;
wire \registerBank|RF[15][11]~q ;
wire \muxValB|C[11]~140_combout ;
wire \muxValB|C[11]~141_combout ;
wire \muxValB|C[11]~142_combout ;
wire \alu|Mult0~30 ;
wire \alu|Add1~77_sumout ;
wire \alu|Add0~77_sumout ;
wire \alu|Result[10]~47_combout ;
wire \alu|Result[10]~22_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \registerBank|RF[16][10]~q ;
wire \registerBank|RF[20][10]~q ;
wire \registerBank|RF[24][10]~q ;
wire \registerBank|RF[28][10]~q ;
wire \muxValB|C[10]~209_combout ;
wire \registerBank|RF[17][10]~q ;
wire \registerBank|RF[21][10]~q ;
wire \registerBank|RF[25][10]~q ;
wire \registerBank|RF[29][10]~q ;
wire \muxValB|C[10]~210_combout ;
wire \registerBank|RF[18][10]~q ;
wire \registerBank|RF[22][10]~q ;
wire \registerBank|RF[26][10]~q ;
wire \registerBank|RF[30][10]~q ;
wire \muxValB|C[10]~211_combout ;
wire \registerBank|RF[19][10]~q ;
wire \registerBank|RF[23][10]~q ;
wire \registerBank|RF[27][10]~q ;
wire \registerBank|RF[31][10]~q ;
wire \muxValB|C[10]~212_combout ;
wire \muxValB|C[10]~213_combout ;
wire \registerBank|RF[0][10]~q ;
wire \registerBank|RF[1][10]~q ;
wire \registerBank|RF[2][10]~q ;
wire \registerBank|RF[3][10]~q ;
wire \muxValB|C[10]~214_combout ;
wire \registerBank|RF[4][10]~q ;
wire \registerBank|RF[5][10]~q ;
wire \registerBank|RF[6][10]~q ;
wire \registerBank|RF[7][10]~q ;
wire \muxValB|C[10]~215_combout ;
wire \registerBank|RF[8][10]~q ;
wire \registerBank|RF[9][10]~q ;
wire \registerBank|RF[10][10]~q ;
wire \registerBank|RF[11][10]~q ;
wire \muxValB|C[10]~216_combout ;
wire \registerBank|RF[12][10]~q ;
wire \registerBank|RF[13][10]~q ;
wire \registerBank|RF[14][10]~q ;
wire \registerBank|RF[15][10]~q ;
wire \muxValB|C[10]~217_combout ;
wire \muxValB|C[10]~218_combout ;
wire \muxValB|C[10]~219_combout ;
wire \alu|Mult0~29 ;
wire \alu|Add1~73_sumout ;
wire \alu|Add0~73_sumout ;
wire \alu|Result[9]~38_combout ;
wire \alu|Result[9]~21_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \registerBank|RF[16][9]~q ;
wire \registerBank|RF[20][9]~q ;
wire \registerBank|RF[24][9]~q ;
wire \registerBank|RF[28][9]~q ;
wire \muxValB|C[9]~198_combout ;
wire \registerBank|RF[17][9]~q ;
wire \registerBank|RF[21][9]~q ;
wire \registerBank|RF[25][9]~q ;
wire \registerBank|RF[29][9]~q ;
wire \muxValB|C[9]~199_combout ;
wire \registerBank|RF[18][9]~q ;
wire \registerBank|RF[22][9]~q ;
wire \registerBank|RF[26][9]~q ;
wire \registerBank|RF[30][9]~q ;
wire \muxValB|C[9]~200_combout ;
wire \registerBank|RF[19][9]~q ;
wire \registerBank|RF[23][9]~q ;
wire \registerBank|RF[27][9]~q ;
wire \registerBank|RF[31][9]~q ;
wire \muxValB|C[9]~201_combout ;
wire \muxValB|C[9]~202_combout ;
wire \registerBank|RF[0][9]~q ;
wire \registerBank|RF[1][9]~q ;
wire \registerBank|RF[2][9]~q ;
wire \registerBank|RF[3][9]~q ;
wire \muxValB|C[9]~203_combout ;
wire \registerBank|RF[4][9]~q ;
wire \registerBank|RF[5][9]~q ;
wire \registerBank|RF[6][9]~q ;
wire \registerBank|RF[7][9]~q ;
wire \muxValB|C[9]~204_combout ;
wire \registerBank|RF[8][9]~q ;
wire \registerBank|RF[9][9]~q ;
wire \registerBank|RF[10][9]~q ;
wire \registerBank|RF[11][9]~q ;
wire \muxValB|C[9]~205_combout ;
wire \registerBank|RF[12][9]~q ;
wire \registerBank|RF[13][9]~q ;
wire \registerBank|RF[14][9]~q ;
wire \registerBank|RF[15][9]~q ;
wire \muxValB|C[9]~206_combout ;
wire \muxValB|C[9]~207_combout ;
wire \muxValB|C[9]~208_combout ;
wire \alu|Mult0~28 ;
wire \alu|Add1~101_sumout ;
wire \alu|Add0~101_sumout ;
wire \alu|Result[8]~39_combout ;
wire \alu|Result[8]~26_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \registerBank|RF[16][8]~q ;
wire \registerBank|RF[20][8]~q ;
wire \registerBank|RF[24][8]~q ;
wire \registerBank|RF[28][8]~q ;
wire \muxValB|C[8]~275_combout ;
wire \registerBank|RF[17][8]~q ;
wire \registerBank|RF[21][8]~q ;
wire \registerBank|RF[25][8]~q ;
wire \registerBank|RF[29][8]~q ;
wire \muxValB|C[8]~276_combout ;
wire \registerBank|RF[18][8]~q ;
wire \registerBank|RF[22][8]~q ;
wire \registerBank|RF[26][8]~q ;
wire \registerBank|RF[30][8]~q ;
wire \muxValB|C[8]~277_combout ;
wire \registerBank|RF[19][8]~q ;
wire \registerBank|RF[23][8]~q ;
wire \registerBank|RF[27][8]~q ;
wire \registerBank|RF[31][8]~q ;
wire \muxValB|C[8]~278_combout ;
wire \muxValB|C[8]~279_combout ;
wire \registerBank|RF[0][8]~q ;
wire \registerBank|RF[1][8]~q ;
wire \registerBank|RF[2][8]~q ;
wire \registerBank|RF[3][8]~q ;
wire \muxValB|C[8]~280_combout ;
wire \registerBank|RF[4][8]~q ;
wire \registerBank|RF[5][8]~q ;
wire \registerBank|RF[6][8]~q ;
wire \registerBank|RF[7][8]~q ;
wire \muxValB|C[8]~281_combout ;
wire \registerBank|RF[8][8]~q ;
wire \registerBank|RF[9][8]~q ;
wire \registerBank|RF[10][8]~q ;
wire \registerBank|RF[11][8]~q ;
wire \muxValB|C[8]~282_combout ;
wire \registerBank|RF[12][8]~q ;
wire \registerBank|RF[13][8]~q ;
wire \registerBank|RF[14][8]~q ;
wire \registerBank|RF[15][8]~q ;
wire \muxValB|C[8]~283_combout ;
wire \muxValB|C[8]~284_combout ;
wire \muxValB|C[8]~285_combout ;
wire \alu|Mult0~27 ;
wire \alu|Add1~105_sumout ;
wire \alu|Add0~105_sumout ;
wire \alu|Result[7]~40_combout ;
wire \alu|Result[7]~27_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \registerBank|RF[16][7]~q ;
wire \registerBank|RF[20][7]~q ;
wire \registerBank|RF[24][7]~q ;
wire \registerBank|RF[28][7]~q ;
wire \muxValB|C[7]~286_combout ;
wire \registerBank|RF[17][7]~q ;
wire \registerBank|RF[21][7]~q ;
wire \registerBank|RF[25][7]~q ;
wire \registerBank|RF[29][7]~q ;
wire \muxValB|C[7]~287_combout ;
wire \registerBank|RF[18][7]~q ;
wire \registerBank|RF[22][7]~q ;
wire \registerBank|RF[26][7]~q ;
wire \registerBank|RF[30][7]~q ;
wire \muxValB|C[7]~288_combout ;
wire \registerBank|RF[19][7]~q ;
wire \registerBank|RF[23][7]~q ;
wire \registerBank|RF[27][7]~q ;
wire \registerBank|RF[31][7]~q ;
wire \muxValB|C[7]~289_combout ;
wire \muxValB|C[7]~290_combout ;
wire \registerBank|RF[0][7]~q ;
wire \registerBank|RF[1][7]~q ;
wire \registerBank|RF[2][7]~q ;
wire \registerBank|RF[3][7]~q ;
wire \muxValB|C[7]~291_combout ;
wire \registerBank|RF[4][7]~q ;
wire \registerBank|RF[5][7]~q ;
wire \registerBank|RF[6][7]~q ;
wire \registerBank|RF[7][7]~q ;
wire \muxValB|C[7]~292_combout ;
wire \registerBank|RF[8][7]~q ;
wire \registerBank|RF[9][7]~q ;
wire \registerBank|RF[10][7]~q ;
wire \registerBank|RF[11][7]~q ;
wire \muxValB|C[7]~293_combout ;
wire \registerBank|RF[12][7]~q ;
wire \registerBank|RF[13][7]~q ;
wire \registerBank|RF[14][7]~q ;
wire \registerBank|RF[15][7]~q ;
wire \muxValB|C[7]~294_combout ;
wire \muxValB|C[7]~295_combout ;
wire \muxValB|C[7]~296_combout ;
wire \alu|Mult0~26 ;
wire \alu|Add1~109_sumout ;
wire \alu|Add0~109_sumout ;
wire \alu|Result[6]~41_combout ;
wire \alu|Result[6]~28_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \registerBank|RF[16][6]~q ;
wire \registerBank|RF[20][6]~q ;
wire \registerBank|RF[24][6]~q ;
wire \registerBank|RF[28][6]~q ;
wire \muxValB|C[6]~297_combout ;
wire \registerBank|RF[17][6]~q ;
wire \registerBank|RF[21][6]~q ;
wire \registerBank|RF[25][6]~q ;
wire \registerBank|RF[29][6]~q ;
wire \muxValB|C[6]~298_combout ;
wire \registerBank|RF[18][6]~q ;
wire \registerBank|RF[22][6]~q ;
wire \registerBank|RF[26][6]~q ;
wire \registerBank|RF[30][6]~q ;
wire \muxValB|C[6]~299_combout ;
wire \registerBank|RF[19][6]~q ;
wire \registerBank|RF[23][6]~q ;
wire \registerBank|RF[27][6]~q ;
wire \registerBank|RF[31][6]~q ;
wire \muxValB|C[6]~300_combout ;
wire \muxValB|C[6]~301_combout ;
wire \registerBank|RF[0][6]~q ;
wire \registerBank|RF[1][6]~q ;
wire \registerBank|RF[2][6]~q ;
wire \registerBank|RF[3][6]~q ;
wire \muxValB|C[6]~302_combout ;
wire \registerBank|RF[4][6]~q ;
wire \registerBank|RF[5][6]~q ;
wire \registerBank|RF[6][6]~q ;
wire \registerBank|RF[7][6]~q ;
wire \muxValB|C[6]~303_combout ;
wire \registerBank|RF[8][6]~q ;
wire \registerBank|RF[9][6]~q ;
wire \registerBank|RF[10][6]~q ;
wire \registerBank|RF[11][6]~q ;
wire \muxValB|C[6]~304_combout ;
wire \registerBank|RF[12][6]~q ;
wire \registerBank|RF[13][6]~q ;
wire \registerBank|RF[14][6]~q ;
wire \registerBank|RF[15][6]~q ;
wire \muxValB|C[6]~305_combout ;
wire \muxValB|C[6]~306_combout ;
wire \muxValB|C[6]~307_combout ;
wire \alu|Mult0~25 ;
wire \alu|Add1~93_sumout ;
wire \alu|Add0~93_sumout ;
wire \alu|Result[5]~42_combout ;
wire \alu|Result[5]~25_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \registerBank|RF[16][5]~q ;
wire \registerBank|RF[20][5]~q ;
wire \registerBank|RF[24][5]~q ;
wire \registerBank|RF[28][5]~q ;
wire \muxValB|C[5]~253_combout ;
wire \registerBank|RF[17][5]~q ;
wire \registerBank|RF[21][5]~q ;
wire \registerBank|RF[25][5]~q ;
wire \registerBank|RF[29][5]~q ;
wire \muxValB|C[5]~254_combout ;
wire \registerBank|RF[18][5]~q ;
wire \registerBank|RF[22][5]~q ;
wire \registerBank|RF[26][5]~q ;
wire \registerBank|RF[30][5]~q ;
wire \muxValB|C[5]~255_combout ;
wire \registerBank|RF[19][5]~q ;
wire \registerBank|RF[23][5]~q ;
wire \registerBank|RF[27][5]~q ;
wire \registerBank|RF[31][5]~q ;
wire \muxValB|C[5]~256_combout ;
wire \muxValB|C[5]~257_combout ;
wire \registerBank|RF[0][5]~q ;
wire \registerBank|RF[1][5]~q ;
wire \registerBank|RF[2][5]~q ;
wire \registerBank|RF[3][5]~q ;
wire \muxValB|C[5]~258_combout ;
wire \registerBank|RF[4][5]~q ;
wire \registerBank|RF[5][5]~q ;
wire \registerBank|RF[6][5]~q ;
wire \registerBank|RF[7][5]~q ;
wire \muxValB|C[5]~259_combout ;
wire \registerBank|RF[8][5]~q ;
wire \registerBank|RF[9][5]~q ;
wire \registerBank|RF[10][5]~q ;
wire \registerBank|RF[11][5]~q ;
wire \muxValB|C[5]~260_combout ;
wire \registerBank|RF[12][5]~q ;
wire \registerBank|RF[13][5]~q ;
wire \registerBank|RF[14][5]~q ;
wire \registerBank|RF[15][5]~q ;
wire \muxValB|C[5]~261_combout ;
wire \muxValB|C[5]~262_combout ;
wire \muxValB|C[5]~263_combout ;
wire \alu|Mult0~24 ;
wire \alu|Add1~33_sumout ;
wire \alu|Add0~33_sumout ;
wire \alu|Result[4]~37_combout ;
wire \alu|Result[4]~13_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \registerBank|RF[16][4]~q ;
wire \registerBank|RF[20][4]~q ;
wire \registerBank|RF[24][4]~q ;
wire \registerBank|RF[28][4]~q ;
wire \muxValB|C[4]~88_combout ;
wire \registerBank|RF[17][4]~q ;
wire \registerBank|RF[21][4]~q ;
wire \registerBank|RF[25][4]~q ;
wire \registerBank|RF[29][4]~q ;
wire \muxValB|C[4]~89_combout ;
wire \registerBank|RF[18][4]~q ;
wire \registerBank|RF[22][4]~q ;
wire \registerBank|RF[26][4]~q ;
wire \registerBank|RF[30][4]~q ;
wire \muxValB|C[4]~90_combout ;
wire \registerBank|RF[19][4]~q ;
wire \registerBank|RF[23][4]~q ;
wire \registerBank|RF[27][4]~q ;
wire \registerBank|RF[31][4]~q ;
wire \muxValB|C[4]~91_combout ;
wire \muxValB|C[4]~92_combout ;
wire \registerBank|RF[0][4]~q ;
wire \registerBank|RF[4][4]~q ;
wire \registerBank|RF[8][4]~q ;
wire \registerBank|RF[12][4]~q ;
wire \muxValB|C[4]~93_combout ;
wire \registerBank|RF[1][4]~q ;
wire \registerBank|RF[5][4]~q ;
wire \registerBank|RF[9][4]~q ;
wire \registerBank|RF[13][4]~q ;
wire \muxValB|C[4]~94_combout ;
wire \registerBank|RF[2][4]~q ;
wire \registerBank|RF[6][4]~q ;
wire \registerBank|RF[10][4]~q ;
wire \registerBank|RF[14][4]~q ;
wire \muxValB|C[4]~95_combout ;
wire \registerBank|RF[3][4]~q ;
wire \registerBank|RF[7][4]~q ;
wire \registerBank|RF[11][4]~q ;
wire \registerBank|RF[15][4]~q ;
wire \muxValB|C[4]~96_combout ;
wire \muxValB|C[4]~97_combout ;
wire \muxValB|C[4]~98_combout ;
wire \alu|Mult0~23 ;
wire \alu|Add1~53_sumout ;
wire \alu|Add0~53_sumout ;
wire \alu|Result[3]~48_combout ;
wire \alu|Result[3]~17_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \registerBank|RF[16][3]~q ;
wire \registerBank|RF[20][3]~q ;
wire \registerBank|RF[24][3]~q ;
wire \registerBank|RF[28][3]~q ;
wire \muxValB|C[3]~143_combout ;
wire \registerBank|RF[17][3]~q ;
wire \registerBank|RF[21][3]~q ;
wire \registerBank|RF[25][3]~q ;
wire \registerBank|RF[29][3]~q ;
wire \muxValB|C[3]~144_combout ;
wire \registerBank|RF[18][3]~q ;
wire \registerBank|RF[22][3]~q ;
wire \registerBank|RF[26][3]~q ;
wire \registerBank|RF[30][3]~q ;
wire \muxValB|C[3]~145_combout ;
wire \registerBank|RF[19][3]~q ;
wire \registerBank|RF[23][3]~q ;
wire \registerBank|RF[27][3]~q ;
wire \registerBank|RF[31][3]~q ;
wire \muxValB|C[3]~146_combout ;
wire \muxValB|C[3]~147_combout ;
wire \registerBank|RF[0][3]~q ;
wire \registerBank|RF[1][3]~q ;
wire \registerBank|RF[2][3]~q ;
wire \registerBank|RF[3][3]~q ;
wire \muxValB|C[3]~148_combout ;
wire \registerBank|RF[4][3]~q ;
wire \registerBank|RF[5][3]~q ;
wire \registerBank|RF[6][3]~q ;
wire \registerBank|RF[7][3]~q ;
wire \muxValB|C[3]~149_combout ;
wire \registerBank|RF[8][3]~q ;
wire \registerBank|RF[9][3]~q ;
wire \registerBank|RF[10][3]~q ;
wire \registerBank|RF[11][3]~q ;
wire \muxValB|C[3]~150_combout ;
wire \registerBank|RF[12][3]~q ;
wire \registerBank|RF[13][3]~q ;
wire \registerBank|RF[14][3]~q ;
wire \registerBank|RF[15][3]~q ;
wire \muxValB|C[3]~151_combout ;
wire \muxValB|C[3]~152_combout ;
wire \muxValB|C[3]~153_combout ;
wire \alu|Mult0~22 ;
wire \alu|Add1~65_sumout ;
wire \alu|Add0~65_sumout ;
wire \alu|Result[2]~49_combout ;
wire \alu|Result[2]~20_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \registerBank|RF[16][2]~q ;
wire \registerBank|RF[20][2]~q ;
wire \registerBank|RF[24][2]~q ;
wire \registerBank|RF[28][2]~q ;
wire \muxValB|C[2]~176_combout ;
wire \registerBank|RF[17][2]~q ;
wire \registerBank|RF[21][2]~q ;
wire \registerBank|RF[25][2]~q ;
wire \registerBank|RF[29][2]~q ;
wire \muxValB|C[2]~177_combout ;
wire \registerBank|RF[18][2]~q ;
wire \registerBank|RF[22][2]~q ;
wire \registerBank|RF[26][2]~q ;
wire \registerBank|RF[30][2]~q ;
wire \muxValB|C[2]~178_combout ;
wire \registerBank|RF[19][2]~q ;
wire \registerBank|RF[23][2]~q ;
wire \registerBank|RF[27][2]~q ;
wire \registerBank|RF[31][2]~q ;
wire \muxValB|C[2]~179_combout ;
wire \muxValB|C[2]~180_combout ;
wire \registerBank|RF[0][2]~q ;
wire \registerBank|RF[1][2]~q ;
wire \registerBank|RF[2][2]~q ;
wire \registerBank|RF[3][2]~q ;
wire \muxValB|C[2]~181_combout ;
wire \registerBank|RF[4][2]~q ;
wire \registerBank|RF[5][2]~q ;
wire \registerBank|RF[6][2]~q ;
wire \registerBank|RF[7][2]~q ;
wire \muxValB|C[2]~182_combout ;
wire \registerBank|RF[8][2]~q ;
wire \registerBank|RF[9][2]~q ;
wire \registerBank|RF[10][2]~q ;
wire \registerBank|RF[11][2]~q ;
wire \muxValB|C[2]~183_combout ;
wire \registerBank|RF[12][2]~q ;
wire \registerBank|RF[13][2]~q ;
wire \registerBank|RF[14][2]~q ;
wire \registerBank|RF[15][2]~q ;
wire \muxValB|C[2]~184_combout ;
wire \muxValB|C[2]~185_combout ;
wire \muxValB|C[2]~186_combout ;
wire \alu|Mult0~21 ;
wire \alu|Add1~85_sumout ;
wire \alu|Add0~85_sumout ;
wire \alu|Result[1]~50_combout ;
wire \alu|Result[1]~24_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \registerBank|RF[16][1]~q ;
wire \registerBank|RF[20][1]~q ;
wire \registerBank|RF[24][1]~q ;
wire \registerBank|RF[28][1]~q ;
wire \muxValB|C[1]~231_combout ;
wire \registerBank|RF[17][1]~q ;
wire \registerBank|RF[21][1]~q ;
wire \registerBank|RF[25][1]~q ;
wire \registerBank|RF[29][1]~q ;
wire \muxValB|C[1]~232_combout ;
wire \registerBank|RF[18][1]~q ;
wire \registerBank|RF[22][1]~q ;
wire \registerBank|RF[26][1]~q ;
wire \registerBank|RF[30][1]~q ;
wire \muxValB|C[1]~233_combout ;
wire \registerBank|RF[19][1]~q ;
wire \registerBank|RF[23][1]~q ;
wire \registerBank|RF[27][1]~q ;
wire \registerBank|RF[31][1]~q ;
wire \muxValB|C[1]~234_combout ;
wire \muxValB|C[1]~235_combout ;
wire \registerBank|RF[0][1]~q ;
wire \registerBank|RF[1][1]~q ;
wire \registerBank|RF[2][1]~q ;
wire \registerBank|RF[3][1]~q ;
wire \muxValB|C[1]~236_combout ;
wire \registerBank|RF[4][1]~q ;
wire \registerBank|RF[5][1]~q ;
wire \registerBank|RF[6][1]~q ;
wire \registerBank|RF[7][1]~q ;
wire \muxValB|C[1]~237_combout ;
wire \registerBank|RF[8][1]~q ;
wire \registerBank|RF[9][1]~q ;
wire \registerBank|RF[10][1]~q ;
wire \registerBank|RF[11][1]~q ;
wire \muxValB|C[1]~238_combout ;
wire \registerBank|RF[12][1]~q ;
wire \registerBank|RF[13][1]~q ;
wire \registerBank|RF[14][1]~q ;
wire \registerBank|RF[15][1]~q ;
wire \muxValB|C[1]~239_combout ;
wire \muxValB|C[1]~240_combout ;
wire \muxValB|C[1]~241_combout ;
wire \muxDirMem|C[1]~1_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \registerBank|RF[16][29]~q ;
wire \registerBank|RF[20][29]~q ;
wire \registerBank|RF[24][29]~q ;
wire \registerBank|RF[28][29]~q ;
wire \muxValB|C[29]~22_combout ;
wire \registerBank|RF[17][29]~q ;
wire \registerBank|RF[21][29]~q ;
wire \registerBank|RF[25][29]~q ;
wire \registerBank|RF[29][29]~q ;
wire \muxValB|C[29]~23_combout ;
wire \registerBank|RF[18][29]~q ;
wire \registerBank|RF[22][29]~q ;
wire \registerBank|RF[26][29]~q ;
wire \registerBank|RF[30][29]~q ;
wire \muxValB|C[29]~24_combout ;
wire \registerBank|RF[19][29]~q ;
wire \registerBank|RF[23][29]~q ;
wire \registerBank|RF[27][29]~q ;
wire \registerBank|RF[31][29]~q ;
wire \muxValB|C[29]~25_combout ;
wire \muxValB|C[29]~26_combout ;
wire \registerBank|RF[8][29]~q ;
wire \registerBank|RF[9][29]~q ;
wire \registerBank|RF[10][29]~q ;
wire \registerBank|RF[11][29]~q ;
wire \muxValB|C[29]~27_combout ;
wire \registerBank|RF[12][29]~q ;
wire \registerBank|RF[13][29]~q ;
wire \registerBank|RF[14][29]~q ;
wire \registerBank|RF[15][29]~q ;
wire \muxValB|C[29]~28_combout ;
wire \registerBank|RF[4][29]~q ;
wire \registerBank|RF[5][29]~q ;
wire \registerBank|RF[6][29]~q ;
wire \registerBank|RF[7][29]~q ;
wire \muxValB|C[29]~29_combout ;
wire \registerBank|RF[0][29]~q ;
wire \registerBank|RF[1][29]~q ;
wire \registerBank|RF[2][29]~q ;
wire \registerBank|RF[3][29]~q ;
wire \muxValB|C[29]~30_combout ;
wire \muxValB|C[29]~31_combout ;
wire \muxValB|C[29]~32_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \registerBank|RF[16][25]~q ;
wire \registerBank|RF[20][25]~q ;
wire \registerBank|RF[24][25]~q ;
wire \registerBank|RF[28][25]~q ;
wire \muxValB|C[25]~66_combout ;
wire \registerBank|RF[17][25]~q ;
wire \registerBank|RF[21][25]~q ;
wire \registerBank|RF[25][25]~q ;
wire \registerBank|RF[29][25]~q ;
wire \muxValB|C[25]~67_combout ;
wire \registerBank|RF[18][25]~q ;
wire \registerBank|RF[22][25]~q ;
wire \registerBank|RF[26][25]~q ;
wire \registerBank|RF[30][25]~q ;
wire \muxValB|C[25]~68_combout ;
wire \registerBank|RF[19][25]~q ;
wire \registerBank|RF[23][25]~q ;
wire \registerBank|RF[27][25]~q ;
wire \registerBank|RF[31][25]~q ;
wire \muxValB|C[25]~69_combout ;
wire \muxValB|C[25]~70_combout ;
wire \registerBank|RF[8][25]~q ;
wire \registerBank|RF[9][25]~q ;
wire \registerBank|RF[10][25]~q ;
wire \registerBank|RF[11][25]~q ;
wire \muxValB|C[25]~71_combout ;
wire \registerBank|RF[12][25]~q ;
wire \registerBank|RF[13][25]~q ;
wire \registerBank|RF[14][25]~q ;
wire \registerBank|RF[15][25]~q ;
wire \muxValB|C[25]~72_combout ;
wire \registerBank|RF[4][25]~q ;
wire \registerBank|RF[5][25]~q ;
wire \registerBank|RF[6][25]~q ;
wire \registerBank|RF[7][25]~q ;
wire \muxValB|C[25]~73_combout ;
wire \registerBank|RF[0][25]~q ;
wire \registerBank|RF[1][25]~q ;
wire \registerBank|RF[2][25]~q ;
wire \registerBank|RF[3][25]~q ;
wire \muxValB|C[25]~74_combout ;
wire \muxValB|C[25]~75_combout ;
wire \muxValB|C[25]~76_combout ;
wire \registerBank|RF[16][24]~q ;
wire \registerBank|RF[20][24]~q ;
wire \registerBank|RF[24][24]~q ;
wire \registerBank|RF[28][24]~q ;
wire \muxValB|C[24]~77_combout ;
wire \registerBank|RF[17][24]~q ;
wire \registerBank|RF[21][24]~q ;
wire \registerBank|RF[25][24]~q ;
wire \registerBank|RF[29][24]~q ;
wire \muxValB|C[24]~78_combout ;
wire \registerBank|RF[18][24]~q ;
wire \registerBank|RF[22][24]~q ;
wire \registerBank|RF[26][24]~q ;
wire \registerBank|RF[30][24]~q ;
wire \muxValB|C[24]~79_combout ;
wire \registerBank|RF[19][24]~q ;
wire \registerBank|RF[23][24]~q ;
wire \registerBank|RF[27][24]~q ;
wire \registerBank|RF[31][24]~q ;
wire \muxValB|C[24]~80_combout ;
wire \muxValB|C[24]~81_combout ;
wire \registerBank|RF[8][24]~q ;
wire \registerBank|RF[9][24]~q ;
wire \registerBank|RF[10][24]~q ;
wire \registerBank|RF[11][24]~q ;
wire \muxValB|C[24]~82_combout ;
wire \registerBank|RF[12][24]~q ;
wire \registerBank|RF[13][24]~q ;
wire \registerBank|RF[14][24]~q ;
wire \registerBank|RF[15][24]~q ;
wire \muxValB|C[24]~83_combout ;
wire \registerBank|RF[4][24]~q ;
wire \registerBank|RF[5][24]~q ;
wire \registerBank|RF[6][24]~q ;
wire \registerBank|RF[7][24]~q ;
wire \muxValB|C[24]~84_combout ;
wire \registerBank|RF[0][24]~q ;
wire \registerBank|RF[1][24]~q ;
wire \registerBank|RF[2][24]~q ;
wire \registerBank|RF[3][24]~q ;
wire \muxValB|C[24]~85_combout ;
wire \muxValB|C[24]~86_combout ;
wire \muxValB|C[24]~87_combout ;
wire \registerBank|RF[16][23]~q ;
wire \registerBank|RF[20][23]~q ;
wire \registerBank|RF[24][23]~q ;
wire \registerBank|RF[28][23]~q ;
wire \muxValB|C[23]~99_combout ;
wire \registerBank|RF[17][23]~q ;
wire \registerBank|RF[21][23]~q ;
wire \registerBank|RF[25][23]~q ;
wire \registerBank|RF[29][23]~q ;
wire \muxValB|C[23]~100_combout ;
wire \registerBank|RF[18][23]~q ;
wire \registerBank|RF[22][23]~q ;
wire \registerBank|RF[26][23]~q ;
wire \registerBank|RF[30][23]~q ;
wire \muxValB|C[23]~101_combout ;
wire \registerBank|RF[19][23]~q ;
wire \registerBank|RF[23][23]~q ;
wire \registerBank|RF[27][23]~q ;
wire \registerBank|RF[31][23]~q ;
wire \muxValB|C[23]~102_combout ;
wire \muxValB|C[23]~103_combout ;
wire \registerBank|RF[8][23]~q ;
wire \registerBank|RF[9][23]~q ;
wire \registerBank|RF[10][23]~q ;
wire \registerBank|RF[11][23]~q ;
wire \muxValB|C[23]~104_combout ;
wire \registerBank|RF[12][23]~q ;
wire \registerBank|RF[13][23]~q ;
wire \registerBank|RF[14][23]~q ;
wire \registerBank|RF[15][23]~q ;
wire \muxValB|C[23]~105_combout ;
wire \registerBank|RF[4][23]~q ;
wire \registerBank|RF[5][23]~q ;
wire \registerBank|RF[6][23]~q ;
wire \registerBank|RF[7][23]~q ;
wire \muxValB|C[23]~106_combout ;
wire \registerBank|RF[0][23]~q ;
wire \registerBank|RF[1][23]~q ;
wire \registerBank|RF[2][23]~q ;
wire \registerBank|RF[3][23]~q ;
wire \muxValB|C[23]~107_combout ;
wire \muxValB|C[23]~108_combout ;
wire \muxValB|C[23]~109_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \registerBank|RF[16][21]~q ;
wire \registerBank|RF[20][21]~q ;
wire \registerBank|RF[24][21]~q ;
wire \registerBank|RF[28][21]~q ;
wire \muxValB|C[21]~187_combout ;
wire \registerBank|RF[17][21]~q ;
wire \registerBank|RF[21][21]~q ;
wire \registerBank|RF[25][21]~q ;
wire \registerBank|RF[29][21]~q ;
wire \muxValB|C[21]~188_combout ;
wire \registerBank|RF[18][21]~q ;
wire \registerBank|RF[22][21]~q ;
wire \registerBank|RF[26][21]~q ;
wire \registerBank|RF[30][21]~q ;
wire \muxValB|C[21]~189_combout ;
wire \registerBank|RF[19][21]~q ;
wire \registerBank|RF[23][21]~q ;
wire \registerBank|RF[27][21]~q ;
wire \registerBank|RF[31][21]~q ;
wire \muxValB|C[21]~190_combout ;
wire \muxValB|C[21]~191_combout ;
wire \registerBank|RF[8][21]~q ;
wire \registerBank|RF[9][21]~q ;
wire \registerBank|RF[10][21]~q ;
wire \registerBank|RF[11][21]~q ;
wire \muxValB|C[21]~192_combout ;
wire \registerBank|RF[12][21]~q ;
wire \registerBank|RF[13][21]~q ;
wire \registerBank|RF[14][21]~q ;
wire \registerBank|RF[15][21]~q ;
wire \muxValB|C[21]~193_combout ;
wire \registerBank|RF[4][21]~q ;
wire \registerBank|RF[5][21]~q ;
wire \registerBank|RF[6][21]~q ;
wire \registerBank|RF[7][21]~q ;
wire \muxValB|C[21]~194_combout ;
wire \registerBank|RF[0][21]~q ;
wire \registerBank|RF[1][21]~q ;
wire \registerBank|RF[2][21]~q ;
wire \registerBank|RF[3][21]~q ;
wire \muxValB|C[21]~195_combout ;
wire \muxValB|C[21]~196_combout ;
wire \muxValB|C[21]~197_combout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \alu|Add1~114 ;
wire \alu|Add1~115 ;
wire \alu|Add1~117_sumout ;
wire \registerBank|RF[16][30]~q ;
wire \registerBank|RF[20][30]~q ;
wire \registerBank|RF[24][30]~q ;
wire \registerBank|RF[28][30]~q ;
wire \muxValB|C[30]~11_combout ;
wire \registerBank|RF[17][30]~q ;
wire \registerBank|RF[21][30]~q ;
wire \registerBank|RF[25][30]~q ;
wire \registerBank|RF[29][30]~q ;
wire \muxValB|C[30]~12_combout ;
wire \registerBank|RF[18][30]~q ;
wire \registerBank|RF[22][30]~q ;
wire \registerBank|RF[26][30]~q ;
wire \registerBank|RF[30][30]~q ;
wire \muxValB|C[30]~13_combout ;
wire \registerBank|RF[19][30]~q ;
wire \registerBank|RF[23][30]~q ;
wire \registerBank|RF[27][30]~q ;
wire \registerBank|RF[31][30]~q ;
wire \muxValB|C[30]~14_combout ;
wire \muxValB|C[30]~15_combout ;
wire \registerBank|RF[8][30]~q ;
wire \registerBank|RF[9][30]~q ;
wire \registerBank|RF[10][30]~q ;
wire \registerBank|RF[11][30]~q ;
wire \muxValB|C[30]~16_combout ;
wire \registerBank|RF[12][30]~q ;
wire \registerBank|RF[13][30]~q ;
wire \registerBank|RF[14][30]~q ;
wire \registerBank|RF[15][30]~q ;
wire \muxValB|C[30]~17_combout ;
wire \registerBank|RF[4][30]~q ;
wire \registerBank|RF[5][30]~q ;
wire \registerBank|RF[6][30]~q ;
wire \registerBank|RF[7][30]~q ;
wire \muxValB|C[30]~18_combout ;
wire \registerBank|RF[0][30]~q ;
wire \registerBank|RF[1][30]~q ;
wire \registerBank|RF[2][30]~q ;
wire \registerBank|RF[3][30]~q ;
wire \muxValB|C[30]~19_combout ;
wire \muxValB|C[30]~20_combout ;
wire \muxValB|C[30]~21_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~5_sumout ;
wire \alu|Add1~118 ;
wire \alu|Add1~119 ;
wire \alu|Add1~98 ;
wire \alu|Add1~99 ;
wire \alu|Add1~90 ;
wire \alu|Add1~91 ;
wire \alu|Add1~71 ;
wire \alu|Add1~62 ;
wire \alu|Add1~63 ;
wire \alu|Add1~39 ;
wire \alu|Add1~31 ;
wire \alu|Add1~27 ;
wire \alu|Add1~42 ;
wire \alu|Add1~43 ;
wire \alu|Add1~58 ;
wire \alu|Add1~59 ;
wire \alu|Add1~82 ;
wire \alu|Add1~83 ;
wire \alu|Add1~10 ;
wire \alu|Add1~11 ;
wire \alu|Add1~5_sumout ;
wire \alu|Mult0~417 ;
wire \alu|Mult0~50 ;
wire \alu|Mult0~416 ;
wire \alu|Mult0~49 ;
wire \alu|Mult0~415 ;
wire \alu|Mult0~48 ;
wire \alu|Mult0~414 ;
wire \alu|Mult0~47 ;
wire \alu|Mult0~413 ;
wire \alu|Mult0~46 ;
wire \alu|Mult0~412 ;
wire \alu|Mult0~45 ;
wire \alu|Mult0~411 ;
wire \alu|Mult0~44 ;
wire \alu|Mult0~410 ;
wire \alu|Mult0~43 ;
wire \alu|Mult0~409 ;
wire \alu|Mult0~42 ;
wire \alu|Mult0~408 ;
wire \alu|Mult0~41 ;
wire \alu|Mult0~407 ;
wire \alu|Mult0~40 ;
wire \alu|Mult0~406 ;
wire \alu|Mult0~39 ;
wire \alu|Mult0~38 ;
wire \alu|Mult0~395 ;
wire \alu|Mult0~391 ;
wire \alu|Mult0~387 ;
wire \alu|Mult0~379 ;
wire \alu|Mult0~375 ;
wire \alu|Mult0~363 ;
wire \alu|Mult0~359 ;
wire \alu|Mult0~355 ;
wire \alu|Mult0~367 ;
wire \alu|Mult0~371 ;
wire \alu|Mult0~383 ;
wire \alu|Mult0~10 ;
wire \alu|Mult0~5_sumout ;
wire \alu|Result[30]~4_combout ;
wire \alu|Result[30]~5_combout ;
wire \alu|Result[30]~6_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \alu|Mult0~405_resulta ;
wire \alu|Mult0~394_sumout ;
wire \alu|Add0~114 ;
wire \alu|Add0~117_sumout ;
wire \alu|Result[18]~81_combout ;
wire \alu|Result[18]~30_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \registerBank|RF[16][18]~q ;
wire \registerBank|RF[20][18]~q ;
wire \registerBank|RF[24][18]~q ;
wire \registerBank|RF[28][18]~q ;
wire \muxValB|C[18]~319_combout ;
wire \registerBank|RF[17][18]~q ;
wire \registerBank|RF[21][18]~q ;
wire \registerBank|RF[25][18]~q ;
wire \registerBank|RF[29][18]~q ;
wire \muxValB|C[18]~320_combout ;
wire \registerBank|RF[18][18]~q ;
wire \registerBank|RF[22][18]~q ;
wire \registerBank|RF[26][18]~q ;
wire \registerBank|RF[30][18]~q ;
wire \muxValB|C[18]~321_combout ;
wire \registerBank|RF[19][18]~q ;
wire \registerBank|RF[23][18]~q ;
wire \registerBank|RF[27][18]~q ;
wire \registerBank|RF[31][18]~q ;
wire \muxValB|C[18]~322_combout ;
wire \muxValB|C[18]~323_combout ;
wire \registerBank|RF[8][18]~q ;
wire \registerBank|RF[9][18]~q ;
wire \registerBank|RF[10][18]~q ;
wire \registerBank|RF[11][18]~q ;
wire \muxValB|C[18]~324_combout ;
wire \registerBank|RF[12][18]~q ;
wire \registerBank|RF[13][18]~q ;
wire \registerBank|RF[14][18]~q ;
wire \registerBank|RF[15][18]~q ;
wire \muxValB|C[18]~325_combout ;
wire \registerBank|RF[4][18]~q ;
wire \registerBank|RF[5][18]~q ;
wire \registerBank|RF[6][18]~q ;
wire \registerBank|RF[7][18]~q ;
wire \muxValB|C[18]~326_combout ;
wire \registerBank|RF[0][18]~q ;
wire \registerBank|RF[1][18]~q ;
wire \registerBank|RF[2][18]~q ;
wire \registerBank|RF[3][18]~q ;
wire \muxValB|C[18]~327_combout ;
wire \muxValB|C[18]~328_combout ;
wire \muxValB|C[18]~329_combout ;
wire \alu|Add0~118 ;
wire \alu|Add0~97_sumout ;
wire \alu|Add1~97_sumout ;
wire \alu|Mult0~390_sumout ;
wire \alu|Result[19]~101_combout ;
wire \alu|Result[19]~33_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \registerBank|RF[16][19]~q ;
wire \registerBank|RF[20][19]~q ;
wire \registerBank|RF[24][19]~q ;
wire \registerBank|RF[28][19]~q ;
wire \muxValB|C[19]~264_combout ;
wire \registerBank|RF[17][19]~q ;
wire \registerBank|RF[21][19]~q ;
wire \registerBank|RF[25][19]~q ;
wire \registerBank|RF[29][19]~q ;
wire \muxValB|C[19]~265_combout ;
wire \registerBank|RF[18][19]~q ;
wire \registerBank|RF[22][19]~q ;
wire \registerBank|RF[26][19]~q ;
wire \registerBank|RF[30][19]~q ;
wire \muxValB|C[19]~266_combout ;
wire \registerBank|RF[19][19]~q ;
wire \registerBank|RF[23][19]~q ;
wire \registerBank|RF[27][19]~q ;
wire \registerBank|RF[31][19]~q ;
wire \muxValB|C[19]~267_combout ;
wire \muxValB|C[19]~268_combout ;
wire \registerBank|RF[8][19]~q ;
wire \registerBank|RF[9][19]~q ;
wire \registerBank|RF[10][19]~q ;
wire \registerBank|RF[11][19]~q ;
wire \muxValB|C[19]~269_combout ;
wire \registerBank|RF[12][19]~q ;
wire \registerBank|RF[13][19]~q ;
wire \registerBank|RF[14][19]~q ;
wire \registerBank|RF[15][19]~q ;
wire \muxValB|C[19]~270_combout ;
wire \registerBank|RF[4][19]~q ;
wire \registerBank|RF[5][19]~q ;
wire \registerBank|RF[6][19]~q ;
wire \registerBank|RF[7][19]~q ;
wire \muxValB|C[19]~271_combout ;
wire \registerBank|RF[0][19]~q ;
wire \registerBank|RF[1][19]~q ;
wire \registerBank|RF[2][19]~q ;
wire \registerBank|RF[3][19]~q ;
wire \muxValB|C[19]~272_combout ;
wire \muxValB|C[19]~273_combout ;
wire \muxValB|C[19]~274_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~89_sumout ;
wire \alu|Add1~89_sumout ;
wire \alu|Mult0~386_sumout ;
wire \alu|Result[20]~93_combout ;
wire \alu|Result[20]~34_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \registerBank|RF[16][20]~q ;
wire \registerBank|RF[20][20]~q ;
wire \registerBank|RF[24][20]~q ;
wire \registerBank|RF[28][20]~q ;
wire \muxValB|C[20]~242_combout ;
wire \registerBank|RF[17][20]~q ;
wire \registerBank|RF[21][20]~q ;
wire \registerBank|RF[25][20]~q ;
wire \registerBank|RF[29][20]~q ;
wire \muxValB|C[20]~243_combout ;
wire \registerBank|RF[18][20]~q ;
wire \registerBank|RF[22][20]~q ;
wire \registerBank|RF[26][20]~q ;
wire \registerBank|RF[30][20]~q ;
wire \muxValB|C[20]~244_combout ;
wire \registerBank|RF[19][20]~q ;
wire \registerBank|RF[23][20]~q ;
wire \registerBank|RF[27][20]~q ;
wire \registerBank|RF[31][20]~q ;
wire \muxValB|C[20]~245_combout ;
wire \muxValB|C[20]~246_combout ;
wire \registerBank|RF[8][20]~q ;
wire \registerBank|RF[9][20]~q ;
wire \registerBank|RF[10][20]~q ;
wire \registerBank|RF[11][20]~q ;
wire \muxValB|C[20]~247_combout ;
wire \registerBank|RF[12][20]~q ;
wire \registerBank|RF[13][20]~q ;
wire \registerBank|RF[14][20]~q ;
wire \registerBank|RF[15][20]~q ;
wire \muxValB|C[20]~248_combout ;
wire \registerBank|RF[4][20]~q ;
wire \registerBank|RF[5][20]~q ;
wire \registerBank|RF[6][20]~q ;
wire \registerBank|RF[7][20]~q ;
wire \muxValB|C[20]~249_combout ;
wire \registerBank|RF[0][20]~q ;
wire \registerBank|RF[1][20]~q ;
wire \registerBank|RF[2][20]~q ;
wire \registerBank|RF[3][20]~q ;
wire \muxValB|C[20]~250_combout ;
wire \muxValB|C[20]~251_combout ;
wire \muxValB|C[20]~252_combout ;
wire \alu|Add0~90 ;
wire \alu|Add0~69_sumout ;
wire \alu|Add1~69_sumout ;
wire \alu|Mult0~378_sumout ;
wire \alu|Result[21]~57_combout ;
wire \alu|Result[21]~35_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \alu|Add1~70 ;
wire \alu|Add1~61_sumout ;
wire \alu|Mult0~374_sumout ;
wire \alu|Add0~70 ;
wire \alu|Add0~61_sumout ;
wire \alu|Result[22]~53_combout ;
wire \alu|Result[22]~19_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \registerBank|RF[16][22]~q ;
wire \registerBank|RF[20][22]~q ;
wire \registerBank|RF[24][22]~q ;
wire \registerBank|RF[28][22]~q ;
wire \muxValB|C[22]~165_combout ;
wire \registerBank|RF[17][22]~q ;
wire \registerBank|RF[21][22]~q ;
wire \registerBank|RF[25][22]~q ;
wire \registerBank|RF[29][22]~q ;
wire \muxValB|C[22]~166_combout ;
wire \registerBank|RF[18][22]~q ;
wire \registerBank|RF[22][22]~q ;
wire \registerBank|RF[26][22]~q ;
wire \registerBank|RF[30][22]~q ;
wire \muxValB|C[22]~167_combout ;
wire \registerBank|RF[19][22]~q ;
wire \registerBank|RF[23][22]~q ;
wire \registerBank|RF[27][22]~q ;
wire \registerBank|RF[31][22]~q ;
wire \muxValB|C[22]~168_combout ;
wire \muxValB|C[22]~169_combout ;
wire \registerBank|RF[8][22]~q ;
wire \registerBank|RF[9][22]~q ;
wire \registerBank|RF[10][22]~q ;
wire \registerBank|RF[11][22]~q ;
wire \muxValB|C[22]~170_combout ;
wire \registerBank|RF[12][22]~q ;
wire \registerBank|RF[13][22]~q ;
wire \registerBank|RF[14][22]~q ;
wire \registerBank|RF[15][22]~q ;
wire \muxValB|C[22]~171_combout ;
wire \registerBank|RF[4][22]~q ;
wire \registerBank|RF[5][22]~q ;
wire \registerBank|RF[6][22]~q ;
wire \registerBank|RF[7][22]~q ;
wire \muxValB|C[22]~172_combout ;
wire \registerBank|RF[0][22]~q ;
wire \registerBank|RF[1][22]~q ;
wire \registerBank|RF[2][22]~q ;
wire \registerBank|RF[3][22]~q ;
wire \muxValB|C[22]~173_combout ;
wire \muxValB|C[22]~174_combout ;
wire \muxValB|C[22]~175_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~37_sumout ;
wire \alu|Add1~37_sumout ;
wire \alu|Mult0~362_sumout ;
wire \alu|Result[23]~77_combout ;
wire \alu|Result[23]~36_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \alu|Add1~38 ;
wire \alu|Add1~29_sumout ;
wire \alu|Mult0~358_sumout ;
wire \alu|Add0~38 ;
wire \alu|Add0~29_sumout ;
wire \alu|Result[24]~65_combout ;
wire \alu|Result[24]~12_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \alu|Add1~30 ;
wire \alu|Add1~25_sumout ;
wire \alu|Mult0~354_sumout ;
wire \alu|Add0~30 ;
wire \alu|Add0~25_sumout ;
wire \alu|Result[25]~69_combout ;
wire \alu|Result[25]~11_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \registerBank|RF_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \alu|Add1~26 ;
wire \alu|Add1~41_sumout ;
wire \alu|Mult0~366_sumout ;
wire \alu|Add0~26 ;
wire \alu|Add0~41_sumout ;
wire \alu|Result[26]~73_combout ;
wire \alu|Result[26]~14_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \registerBank|RF[16][26]~q ;
wire \registerBank|RF[20][26]~q ;
wire \registerBank|RF[24][26]~q ;
wire \registerBank|RF[28][26]~q ;
wire \muxValB|C[26]~110_combout ;
wire \registerBank|RF[17][26]~q ;
wire \registerBank|RF[21][26]~q ;
wire \registerBank|RF[25][26]~q ;
wire \registerBank|RF[29][26]~q ;
wire \muxValB|C[26]~111_combout ;
wire \registerBank|RF[18][26]~q ;
wire \registerBank|RF[22][26]~q ;
wire \registerBank|RF[26][26]~q ;
wire \registerBank|RF[30][26]~q ;
wire \muxValB|C[26]~112_combout ;
wire \registerBank|RF[19][26]~q ;
wire \registerBank|RF[23][26]~q ;
wire \registerBank|RF[27][26]~q ;
wire \registerBank|RF[31][26]~q ;
wire \muxValB|C[26]~113_combout ;
wire \muxValB|C[26]~114_combout ;
wire \registerBank|RF[8][26]~q ;
wire \registerBank|RF[9][26]~q ;
wire \registerBank|RF[10][26]~q ;
wire \registerBank|RF[11][26]~q ;
wire \muxValB|C[26]~115_combout ;
wire \registerBank|RF[12][26]~q ;
wire \registerBank|RF[13][26]~q ;
wire \registerBank|RF[14][26]~q ;
wire \registerBank|RF[15][26]~q ;
wire \muxValB|C[26]~116_combout ;
wire \registerBank|RF[4][26]~q ;
wire \registerBank|RF[5][26]~q ;
wire \registerBank|RF[6][26]~q ;
wire \registerBank|RF[7][26]~q ;
wire \muxValB|C[26]~117_combout ;
wire \registerBank|RF[0][26]~q ;
wire \registerBank|RF[1][26]~q ;
wire \registerBank|RF[2][26]~q ;
wire \registerBank|RF[3][26]~q ;
wire \muxValB|C[26]~118_combout ;
wire \muxValB|C[26]~119_combout ;
wire \muxValB|C[26]~120_combout ;
wire \alu|Add0~42 ;
wire \alu|Add0~57_sumout ;
wire \alu|Add1~57_sumout ;
wire \alu|Mult0~370_sumout ;
wire \alu|Result[27]~61_combout ;
wire \alu|Result[27]~18_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \registerBank|RF[16][27]~q ;
wire \registerBank|RF[20][27]~q ;
wire \registerBank|RF[24][27]~q ;
wire \registerBank|RF[28][27]~q ;
wire \muxValB|C[27]~154_combout ;
wire \registerBank|RF[17][27]~q ;
wire \registerBank|RF[21][27]~q ;
wire \registerBank|RF[25][27]~q ;
wire \registerBank|RF[29][27]~q ;
wire \muxValB|C[27]~155_combout ;
wire \registerBank|RF[18][27]~q ;
wire \registerBank|RF[22][27]~q ;
wire \registerBank|RF[26][27]~q ;
wire \registerBank|RF[30][27]~q ;
wire \muxValB|C[27]~156_combout ;
wire \registerBank|RF[19][27]~q ;
wire \registerBank|RF[23][27]~q ;
wire \registerBank|RF[27][27]~q ;
wire \registerBank|RF[31][27]~q ;
wire \muxValB|C[27]~157_combout ;
wire \muxValB|C[27]~158_combout ;
wire \registerBank|RF[8][27]~q ;
wire \registerBank|RF[9][27]~q ;
wire \registerBank|RF[10][27]~q ;
wire \registerBank|RF[11][27]~q ;
wire \muxValB|C[27]~159_combout ;
wire \registerBank|RF[12][27]~q ;
wire \registerBank|RF[13][27]~q ;
wire \registerBank|RF[14][27]~q ;
wire \registerBank|RF[15][27]~q ;
wire \muxValB|C[27]~160_combout ;
wire \registerBank|RF[4][27]~q ;
wire \registerBank|RF[5][27]~q ;
wire \registerBank|RF[6][27]~q ;
wire \registerBank|RF[7][27]~q ;
wire \muxValB|C[27]~161_combout ;
wire \registerBank|RF[0][27]~q ;
wire \registerBank|RF[1][27]~q ;
wire \registerBank|RF[2][27]~q ;
wire \registerBank|RF[3][27]~q ;
wire \muxValB|C[27]~162_combout ;
wire \muxValB|C[27]~163_combout ;
wire \muxValB|C[27]~164_combout ;
wire \alu|Add0~58 ;
wire \alu|Add0~81_sumout ;
wire \alu|Add1~81_sumout ;
wire \alu|Mult0~382_sumout ;
wire \alu|Result[28]~97_combout ;
wire \alu|Result[28]~23_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \registerBank|RF[16][28]~q ;
wire \registerBank|RF[20][28]~q ;
wire \registerBank|RF[24][28]~q ;
wire \registerBank|RF[28][28]~q ;
wire \muxValB|C[28]~220_combout ;
wire \registerBank|RF[17][28]~q ;
wire \registerBank|RF[21][28]~q ;
wire \registerBank|RF[25][28]~q ;
wire \registerBank|RF[29][28]~q ;
wire \muxValB|C[28]~221_combout ;
wire \registerBank|RF[18][28]~q ;
wire \registerBank|RF[22][28]~q ;
wire \registerBank|RF[26][28]~q ;
wire \registerBank|RF[30][28]~q ;
wire \muxValB|C[28]~222_combout ;
wire \registerBank|RF[19][28]~q ;
wire \registerBank|RF[23][28]~q ;
wire \registerBank|RF[27][28]~q ;
wire \registerBank|RF[31][28]~q ;
wire \muxValB|C[28]~223_combout ;
wire \muxValB|C[28]~224_combout ;
wire \registerBank|RF[8][28]~q ;
wire \registerBank|RF[9][28]~q ;
wire \registerBank|RF[10][28]~q ;
wire \registerBank|RF[11][28]~q ;
wire \muxValB|C[28]~225_combout ;
wire \registerBank|RF[12][28]~q ;
wire \registerBank|RF[13][28]~q ;
wire \registerBank|RF[14][28]~q ;
wire \registerBank|RF[15][28]~q ;
wire \muxValB|C[28]~226_combout ;
wire \registerBank|RF[4][28]~q ;
wire \registerBank|RF[5][28]~q ;
wire \registerBank|RF[6][28]~q ;
wire \registerBank|RF[7][28]~q ;
wire \muxValB|C[28]~227_combout ;
wire \registerBank|RF[0][28]~q ;
wire \registerBank|RF[1][28]~q ;
wire \registerBank|RF[2][28]~q ;
wire \registerBank|RF[3][28]~q ;
wire \muxValB|C[28]~228_combout ;
wire \muxValB|C[28]~229_combout ;
wire \muxValB|C[28]~230_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~9_sumout ;
wire \alu|Add1~9_sumout ;
wire \alu|Mult0~9_sumout ;
wire \alu|Result[29]~105_combout ;
wire \alu|Result[29]~7_combout ;
wire \alu|Equal6~0_combout ;
wire \alu|Add0~125_sumout ;
wire \alu|Mult0~20_resulta ;
wire \alu|Add1~125_sumout ;
wire \alu|Result[0]~52_combout ;
wire \alu|Result[0]~31_combout ;
wire \alu|Equal6~5_combout ;
wire \alu|Equal6~1_combout ;
wire \alu|Equal6~7_combout ;
wire \alu|Equal6~8_combout ;
wire \alu|Equal6~2_combout ;
wire \alu|Add1~6 ;
wire \alu|Add1~7 ;
wire \alu|Add1~1_sumout ;
wire \alu|Equal6~4_combout ;
wire \alu|Equal6~9_combout ;
wire \alu|Equal6~10_combout ;
wire \alu|Equal6~13_combout ;
wire \alu|Mult0~418 ;
wire \alu|Mult0~51 ;
wire \alu|Mult0~6 ;
wire \alu|Mult0~1_sumout ;
wire \alu|Result[31]~109_combout ;
wire \alu|Equal6~11_combout ;
wire \alu|Equal6~12_combout ;
wire \alu|Equal6~6_combout ;
wire \alu|Equal6~3_combout ;
wire \alu|Equal0~0_combout ;
wire \unidadControl|MuxResultIN[0]~3_combout ;
wire \unidadControl|MuxResultIN[0]~0_combout ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \registerBank|RF[16][31]~q ;
wire \registerBank|RF[20][31]~q ;
wire \registerBank|RF[24][31]~q ;
wire \registerBank|RF[28][31]~q ;
wire \muxValB|C[31]~0_combout ;
wire \registerBank|RF[17][31]~q ;
wire \registerBank|RF[21][31]~q ;
wire \registerBank|RF[25][31]~q ;
wire \registerBank|RF[29][31]~q ;
wire \muxValB|C[31]~1_combout ;
wire \registerBank|RF[18][31]~q ;
wire \registerBank|RF[22][31]~q ;
wire \registerBank|RF[26][31]~q ;
wire \registerBank|RF[30][31]~q ;
wire \muxValB|C[31]~2_combout ;
wire \registerBank|RF[19][31]~q ;
wire \registerBank|RF[23][31]~q ;
wire \registerBank|RF[27][31]~q ;
wire \registerBank|RF[31][31]~q ;
wire \muxValB|C[31]~3_combout ;
wire \muxValB|C[31]~4_combout ;
wire \registerBank|RF[8][31]~q ;
wire \registerBank|RF[9][31]~q ;
wire \registerBank|RF[10][31]~q ;
wire \registerBank|RF[11][31]~q ;
wire \muxValB|C[31]~5_combout ;
wire \registerBank|RF[12][31]~q ;
wire \registerBank|RF[13][31]~q ;
wire \registerBank|RF[14][31]~q ;
wire \registerBank|RF[15][31]~q ;
wire \muxValB|C[31]~6_combout ;
wire \registerBank|RF[4][31]~q ;
wire \registerBank|RF[5][31]~q ;
wire \registerBank|RF[6][31]~q ;
wire \registerBank|RF[7][31]~q ;
wire \muxValB|C[31]~7_combout ;
wire \registerBank|RF[0][31]~q ;
wire \registerBank|RF[1][31]~q ;
wire \registerBank|RF[2][31]~q ;
wire \registerBank|RF[3][31]~q ;
wire \muxValB|C[31]~8_combout ;
wire \muxValB|C[31]~9_combout ;
wire \muxValB|C[31]~10_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~1_sumout ;
wire \alu|Result[31]~3_combout ;
wire \unidadControl|MuxDireccionPC~1_combout ;
wire \pcplus4|Add0~2 ;
wire \pcplus4|Add0~5_sumout ;
wire \pcplus4|Add0~6 ;
wire \pcplus4|Add0~9_sumout ;
wire \pcplus4|Add0~10 ;
wire \pcplus4|Add0~13_sumout ;
wire \pcplus4|Add0~14 ;
wire \pcplus4|Add0~17_sumout ;
wire \pcplus4|Add0~18 ;
wire \pcplus4|Add0~21_sumout ;
wire \pcplus4|Add0~22 ;
wire \pcplus4|Add0~25_sumout ;
wire \pcplus4|Add0~26 ;
wire \pcplus4|Add0~29_sumout ;
wire \pcplus4|Add0~30 ;
wire \pcplus4|Add0~33_sumout ;
wire \pcplus4|Add0~34 ;
wire \pcplus4|Add0~37_sumout ;
wire \pcplus4|Add0~38 ;
wire \pcplus4|Add0~41_sumout ;
wire \pcplus4|Add0~42 ;
wire \pcplus4|Add0~45_sumout ;
wire \pcplus4|Add0~46 ;
wire \pcplus4|Add0~49_sumout ;
wire \pcplus4|Add0~50 ;
wire \pcplus4|Add0~53_sumout ;
wire \pcplus4|Add0~54 ;
wire \pcplus4|Add0~57_sumout ;
wire \pcplus4|Add0~58 ;
wire \pcplus4|Add0~61_sumout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \unidadControl|MuxSelDirRegB~0_combout ;
wire \pipeDE|WriteMemTMP~q ;
wire \pipeEm|WriteMemTMP~q ;
wire \memDatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \registerBank|RF[0][0]~q ;
wire \unidadControl|MuxDireccionPC~2_combout ;
wire \MuxDireccionPC|C[0]~0_combout ;
wire \MuxDireccionPC|C[1]~1_combout ;
wire \MuxDireccionPC|C[2]~2_combout ;
wire \MuxDireccionPC|C[3]~3_combout ;
wire \MuxDireccionPC|C[4]~4_combout ;
wire \MuxDireccionPC|C[5]~5_combout ;
wire \MuxDireccionPC|C[6]~6_combout ;
wire \MuxDireccionPC|C[7]~7_combout ;
wire \MuxDireccionPC|C[8]~8_combout ;
wire \MuxDireccionPC|C[9]~9_combout ;
wire \MuxDireccionPC|C[10]~10_combout ;
wire \MuxDireccionPC|C[11]~11_combout ;
wire \MuxDireccionPC|C[12]~12_combout ;
wire \MuxDireccionPC|C[13]~13_combout ;
wire \MuxDireccionPC|C[14]~14_combout ;
wire \MuxDireccionPC|C[15]~15_combout ;
wire \~GND~combout ;
wire \pcplus4|Add0~62 ;
wire \pcplus4|Add0~65_sumout ;
wire \MuxDireccionPC|C[16]~16_combout ;
wire \pcplus4|Add0~66 ;
wire \pcplus4|Add0~69_sumout ;
wire \MuxDireccionPC|C[17]~17_combout ;
wire \pcplus4|Add0~70 ;
wire \pcplus4|Add0~73_sumout ;
wire \MuxDireccionPC|C[18]~18_combout ;
wire \pcplus4|Add0~74 ;
wire \pcplus4|Add0~77_sumout ;
wire \MuxDireccionPC|C[19]~19_combout ;
wire \pcplus4|Add0~78 ;
wire \pcplus4|Add0~81_sumout ;
wire \MuxDireccionPC|C[20]~20_combout ;
wire \pcplus4|Add0~82 ;
wire \pcplus4|Add0~85_sumout ;
wire \MuxDireccionPC|C[21]~21_combout ;
wire \pcplus4|Add0~86 ;
wire \pcplus4|Add0~89_sumout ;
wire \MuxDireccionPC|C[22]~22_combout ;
wire \pcplus4|Add0~90 ;
wire \pcplus4|Add0~93_sumout ;
wire \MuxDireccionPC|C[23]~23_combout ;
wire \pcplus4|Add0~94 ;
wire \pcplus4|Add0~97_sumout ;
wire \MuxDireccionPC|C[24]~24_combout ;
wire \pcplus4|Add0~98 ;
wire \pcplus4|Add0~101_sumout ;
wire \MuxDireccionPC|C[25]~25_combout ;
wire \pcplus4|Add0~102 ;
wire \pcplus4|Add0~105_sumout ;
wire \MuxDireccionPC|C[26]~26_combout ;
wire \pcplus4|Add0~106 ;
wire \pcplus4|Add0~109_sumout ;
wire \MuxDireccionPC|C[27]~27_combout ;
wire \pcplus4|Add0~110 ;
wire \pcplus4|Add0~113_sumout ;
wire \MuxDireccionPC|C[28]~28_combout ;
wire \pcplus4|Add0~114 ;
wire \pcplus4|Add0~117_sumout ;
wire \MuxDireccionPC|C[29]~29_combout ;
wire \pcplus4|Add0~118 ;
wire \pcplus4|Add0~121_sumout ;
wire \MuxDireccionPC|C[30]~30_combout ;
wire \pcplus4|Add0~122 ;
wire \pcplus4|Add0~125_sumout ;
wire \MuxDireccionPC|C[31]~31_combout ;
wire [31:0] \pipeWB|DatoWBTMP ;
wire [31:0] \pc|PCout ;
wire [31:0] \pipeDE|ValBTMP ;
wire [2:0] \memInst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \pipeDE|ValATMP ;
wire [31:0] \pipeEm|DatoResultTMP ;
wire [4:0] \pipeIFD|OpCodeOUT ;
wire [4:0] \pipeIFD|DirRegAOUT ;
wire [31:0] \pipeIFD|InmCorrimOUT ;
wire [4:0] \pipeIFD|DirRegBOUT ;
wire [4:0] \pipeIFD|DirWriteOUT ;
wire [1:0] \alu|Flags ;
wire [4:0] \pipeWB|DirWriteTMP ;
wire [3:0] \pipeDE|CodigoALUTMP ;
wire [2:0] \memInst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w ;
wire [4:0] \pipeEm|DirWriteTMP ;
wire [31:0] \pipeEm|DirMemRegBTMP ;
wire [31:0] \pipeEm|DirMemCargaTMP ;
wire [1:0] \pipeDE|MuxResultTMP ;
wire [4:0] \pipeDE|DirWriteTMP ;

wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [63:0] \alu|Mult0~20_RESULTA_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memDatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [63:0] \alu|Mult0~405_RESULTA_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \registerBank|RF_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \alu|Mult0~20_resulta  = \alu|Mult0~20_RESULTA_bus [0];
assign \alu|Mult0~21  = \alu|Mult0~20_RESULTA_bus [1];
assign \alu|Mult0~22  = \alu|Mult0~20_RESULTA_bus [2];
assign \alu|Mult0~23  = \alu|Mult0~20_RESULTA_bus [3];
assign \alu|Mult0~24  = \alu|Mult0~20_RESULTA_bus [4];
assign \alu|Mult0~25  = \alu|Mult0~20_RESULTA_bus [5];
assign \alu|Mult0~26  = \alu|Mult0~20_RESULTA_bus [6];
assign \alu|Mult0~27  = \alu|Mult0~20_RESULTA_bus [7];
assign \alu|Mult0~28  = \alu|Mult0~20_RESULTA_bus [8];
assign \alu|Mult0~29  = \alu|Mult0~20_RESULTA_bus [9];
assign \alu|Mult0~30  = \alu|Mult0~20_RESULTA_bus [10];
assign \alu|Mult0~31  = \alu|Mult0~20_RESULTA_bus [11];
assign \alu|Mult0~32  = \alu|Mult0~20_RESULTA_bus [12];
assign \alu|Mult0~33  = \alu|Mult0~20_RESULTA_bus [13];
assign \alu|Mult0~34  = \alu|Mult0~20_RESULTA_bus [14];
assign \alu|Mult0~35  = \alu|Mult0~20_RESULTA_bus [15];
assign \alu|Mult0~36  = \alu|Mult0~20_RESULTA_bus [16];
assign \alu|Mult0~37  = \alu|Mult0~20_RESULTA_bus [17];
assign \alu|Mult0~38  = \alu|Mult0~20_RESULTA_bus [18];
assign \alu|Mult0~39  = \alu|Mult0~20_RESULTA_bus [19];
assign \alu|Mult0~40  = \alu|Mult0~20_RESULTA_bus [20];
assign \alu|Mult0~41  = \alu|Mult0~20_RESULTA_bus [21];
assign \alu|Mult0~42  = \alu|Mult0~20_RESULTA_bus [22];
assign \alu|Mult0~43  = \alu|Mult0~20_RESULTA_bus [23];
assign \alu|Mult0~44  = \alu|Mult0~20_RESULTA_bus [24];
assign \alu|Mult0~45  = \alu|Mult0~20_RESULTA_bus [25];
assign \alu|Mult0~46  = \alu|Mult0~20_RESULTA_bus [26];
assign \alu|Mult0~47  = \alu|Mult0~20_RESULTA_bus [27];
assign \alu|Mult0~48  = \alu|Mult0~20_RESULTA_bus [28];
assign \alu|Mult0~49  = \alu|Mult0~20_RESULTA_bus [29];
assign \alu|Mult0~50  = \alu|Mult0~20_RESULTA_bus [30];
assign \alu|Mult0~51  = \alu|Mult0~20_RESULTA_bus [31];
assign \alu|Mult0~52  = \alu|Mult0~20_RESULTA_bus [32];
assign \alu|Mult0~53  = \alu|Mult0~20_RESULTA_bus [33];
assign \alu|Mult0~54  = \alu|Mult0~20_RESULTA_bus [34];
assign \alu|Mult0~55  = \alu|Mult0~20_RESULTA_bus [35];
assign \alu|Mult0~56  = \alu|Mult0~20_RESULTA_bus [36];
assign \alu|Mult0~57  = \alu|Mult0~20_RESULTA_bus [37];
assign \alu|Mult0~58  = \alu|Mult0~20_RESULTA_bus [38];
assign \alu|Mult0~59  = \alu|Mult0~20_RESULTA_bus [39];
assign \alu|Mult0~60  = \alu|Mult0~20_RESULTA_bus [40];
assign \alu|Mult0~61  = \alu|Mult0~20_RESULTA_bus [41];
assign \alu|Mult0~62  = \alu|Mult0~20_RESULTA_bus [42];
assign \alu|Mult0~63  = \alu|Mult0~20_RESULTA_bus [43];
assign \alu|Mult0~64  = \alu|Mult0~20_RESULTA_bus [44];
assign \alu|Mult0~65  = \alu|Mult0~20_RESULTA_bus [45];
assign \alu|Mult0~66  = \alu|Mult0~20_RESULTA_bus [46];
assign \alu|Mult0~67  = \alu|Mult0~20_RESULTA_bus [47];
assign \alu|Mult0~68  = \alu|Mult0~20_RESULTA_bus [48];
assign \alu|Mult0~69  = \alu|Mult0~20_RESULTA_bus [49];
assign \alu|Mult0~70  = \alu|Mult0~20_RESULTA_bus [50];
assign \alu|Mult0~71  = \alu|Mult0~20_RESULTA_bus [51];
assign \alu|Mult0~72  = \alu|Mult0~20_RESULTA_bus [52];
assign \alu|Mult0~73  = \alu|Mult0~20_RESULTA_bus [53];
assign \alu|Mult0~74  = \alu|Mult0~20_RESULTA_bus [54];
assign \alu|Mult0~75  = \alu|Mult0~20_RESULTA_bus [55];
assign \alu|Mult0~76  = \alu|Mult0~20_RESULTA_bus [56];
assign \alu|Mult0~77  = \alu|Mult0~20_RESULTA_bus [57];
assign \alu|Mult0~78  = \alu|Mult0~20_RESULTA_bus [58];
assign \alu|Mult0~79  = \alu|Mult0~20_RESULTA_bus [59];
assign \alu|Mult0~80  = \alu|Mult0~20_RESULTA_bus [60];
assign \alu|Mult0~81  = \alu|Mult0~20_RESULTA_bus [61];
assign \alu|Mult0~82  = \alu|Mult0~20_RESULTA_bus [62];
assign \alu|Mult0~83  = \alu|Mult0~20_RESULTA_bus [63];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memDatos|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memDatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a16~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \alu|Mult0~405_resulta  = \alu|Mult0~405_RESULTA_bus [0];
assign \alu|Mult0~406  = \alu|Mult0~405_RESULTA_bus [1];
assign \alu|Mult0~407  = \alu|Mult0~405_RESULTA_bus [2];
assign \alu|Mult0~408  = \alu|Mult0~405_RESULTA_bus [3];
assign \alu|Mult0~409  = \alu|Mult0~405_RESULTA_bus [4];
assign \alu|Mult0~410  = \alu|Mult0~405_RESULTA_bus [5];
assign \alu|Mult0~411  = \alu|Mult0~405_RESULTA_bus [6];
assign \alu|Mult0~412  = \alu|Mult0~405_RESULTA_bus [7];
assign \alu|Mult0~413  = \alu|Mult0~405_RESULTA_bus [8];
assign \alu|Mult0~414  = \alu|Mult0~405_RESULTA_bus [9];
assign \alu|Mult0~415  = \alu|Mult0~405_RESULTA_bus [10];
assign \alu|Mult0~416  = \alu|Mult0~405_RESULTA_bus [11];
assign \alu|Mult0~417  = \alu|Mult0~405_RESULTA_bus [12];
assign \alu|Mult0~418  = \alu|Mult0~405_RESULTA_bus [13];
assign \alu|Mult0~419  = \alu|Mult0~405_RESULTA_bus [14];
assign \alu|Mult0~420  = \alu|Mult0~405_RESULTA_bus [15];
assign \alu|Mult0~421  = \alu|Mult0~405_RESULTA_bus [16];
assign \alu|Mult0~422  = \alu|Mult0~405_RESULTA_bus [17];
assign \alu|Mult0~423  = \alu|Mult0~405_RESULTA_bus [18];
assign \alu|Mult0~424  = \alu|Mult0~405_RESULTA_bus [19];
assign \alu|Mult0~425  = \alu|Mult0~405_RESULTA_bus [20];
assign \alu|Mult0~426  = \alu|Mult0~405_RESULTA_bus [21];
assign \alu|Mult0~427  = \alu|Mult0~405_RESULTA_bus [22];
assign \alu|Mult0~428  = \alu|Mult0~405_RESULTA_bus [23];
assign \alu|Mult0~429  = \alu|Mult0~405_RESULTA_bus [24];
assign \alu|Mult0~430  = \alu|Mult0~405_RESULTA_bus [25];
assign \alu|Mult0~431  = \alu|Mult0~405_RESULTA_bus [26];
assign \alu|Mult0~432  = \alu|Mult0~405_RESULTA_bus [27];
assign \alu|Mult0~433  = \alu|Mult0~405_RESULTA_bus [28];
assign \alu|Mult0~434  = \alu|Mult0~405_RESULTA_bus [29];
assign \alu|Mult0~435  = \alu|Mult0~405_RESULTA_bus [30];
assign \alu|Mult0~436  = \alu|Mult0~405_RESULTA_bus [31];
assign \alu|Mult0~437  = \alu|Mult0~405_RESULTA_bus [32];
assign \alu|Mult0~438  = \alu|Mult0~405_RESULTA_bus [33];
assign \alu|Mult0~439  = \alu|Mult0~405_RESULTA_bus [34];
assign \alu|Mult0~440  = \alu|Mult0~405_RESULTA_bus [35];
assign \alu|Mult0~441  = \alu|Mult0~405_RESULTA_bus [36];
assign \alu|Mult0~442  = \alu|Mult0~405_RESULTA_bus [37];
assign \alu|Mult0~443  = \alu|Mult0~405_RESULTA_bus [38];
assign \alu|Mult0~444  = \alu|Mult0~405_RESULTA_bus [39];
assign \alu|Mult0~445  = \alu|Mult0~405_RESULTA_bus [40];
assign \alu|Mult0~446  = \alu|Mult0~405_RESULTA_bus [41];
assign \alu|Mult0~447  = \alu|Mult0~405_RESULTA_bus [42];
assign \alu|Mult0~448  = \alu|Mult0~405_RESULTA_bus [43];
assign \alu|Mult0~449  = \alu|Mult0~405_RESULTA_bus [44];
assign \alu|Mult0~450  = \alu|Mult0~405_RESULTA_bus [45];
assign \alu|Mult0~451  = \alu|Mult0~405_RESULTA_bus [46];
assign \alu|Mult0~452  = \alu|Mult0~405_RESULTA_bus [47];
assign \alu|Mult0~453  = \alu|Mult0~405_RESULTA_bus [48];
assign \alu|Mult0~454  = \alu|Mult0~405_RESULTA_bus [49];
assign \alu|Mult0~455  = \alu|Mult0~405_RESULTA_bus [50];
assign \alu|Mult0~456  = \alu|Mult0~405_RESULTA_bus [51];
assign \alu|Mult0~457  = \alu|Mult0~405_RESULTA_bus [52];
assign \alu|Mult0~458  = \alu|Mult0~405_RESULTA_bus [53];
assign \alu|Mult0~459  = \alu|Mult0~405_RESULTA_bus [54];
assign \alu|Mult0~460  = \alu|Mult0~405_RESULTA_bus [55];
assign \alu|Mult0~461  = \alu|Mult0~405_RESULTA_bus [56];
assign \alu|Mult0~462  = \alu|Mult0~405_RESULTA_bus [57];
assign \alu|Mult0~463  = \alu|Mult0~405_RESULTA_bus [58];
assign \alu|Mult0~464  = \alu|Mult0~405_RESULTA_bus [59];
assign \alu|Mult0~465  = \alu|Mult0~405_RESULTA_bus [60];
assign \alu|Mult0~466  = \alu|Mult0~405_RESULTA_bus [61];
assign \alu|Mult0~467  = \alu|Mult0~405_RESULTA_bus [62];
assign \alu|Mult0~468  = \alu|Mult0~405_RESULTA_bus [63];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a17~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a1~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a18~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a2~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a22~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a6~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a23~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a7~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a27~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a24~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a8~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a21~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a5~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a19~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a20~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a28~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a4~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a25~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a9~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a29~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a26~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a10~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a3~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a30~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a11~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a12~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a14~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a13~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a31~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \registerBank|RF_rtl_0|auto_generated|ram_block1a15~portbdataout  = \registerBank|RF_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \reg0[0]~output (
	.i(\registerBank|RF[0][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[0]),
	.obar());
// synopsys translate_off
defparam \reg0[0]~output .bus_hold = "false";
defparam \reg0[0]~output .open_drain_output = "false";
defparam \reg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[1]~output (
	.i(\registerBank|RF[0][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[1]),
	.obar());
// synopsys translate_off
defparam \reg0[1]~output .bus_hold = "false";
defparam \reg0[1]~output .open_drain_output = "false";
defparam \reg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[2]~output (
	.i(\registerBank|RF[0][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[2]),
	.obar());
// synopsys translate_off
defparam \reg0[2]~output .bus_hold = "false";
defparam \reg0[2]~output .open_drain_output = "false";
defparam \reg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[3]~output (
	.i(\registerBank|RF[0][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[3]),
	.obar());
// synopsys translate_off
defparam \reg0[3]~output .bus_hold = "false";
defparam \reg0[3]~output .open_drain_output = "false";
defparam \reg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[4]~output (
	.i(\registerBank|RF[0][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[4]),
	.obar());
// synopsys translate_off
defparam \reg0[4]~output .bus_hold = "false";
defparam \reg0[4]~output .open_drain_output = "false";
defparam \reg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[5]~output (
	.i(\registerBank|RF[0][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[5]),
	.obar());
// synopsys translate_off
defparam \reg0[5]~output .bus_hold = "false";
defparam \reg0[5]~output .open_drain_output = "false";
defparam \reg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[6]~output (
	.i(\registerBank|RF[0][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[6]),
	.obar());
// synopsys translate_off
defparam \reg0[6]~output .bus_hold = "false";
defparam \reg0[6]~output .open_drain_output = "false";
defparam \reg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[7]~output (
	.i(\registerBank|RF[0][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[7]),
	.obar());
// synopsys translate_off
defparam \reg0[7]~output .bus_hold = "false";
defparam \reg0[7]~output .open_drain_output = "false";
defparam \reg0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[8]~output (
	.i(\registerBank|RF[0][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[8]),
	.obar());
// synopsys translate_off
defparam \reg0[8]~output .bus_hold = "false";
defparam \reg0[8]~output .open_drain_output = "false";
defparam \reg0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[9]~output (
	.i(\registerBank|RF[0][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[9]),
	.obar());
// synopsys translate_off
defparam \reg0[9]~output .bus_hold = "false";
defparam \reg0[9]~output .open_drain_output = "false";
defparam \reg0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[10]~output (
	.i(\registerBank|RF[0][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[10]),
	.obar());
// synopsys translate_off
defparam \reg0[10]~output .bus_hold = "false";
defparam \reg0[10]~output .open_drain_output = "false";
defparam \reg0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[11]~output (
	.i(\registerBank|RF[0][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[11]),
	.obar());
// synopsys translate_off
defparam \reg0[11]~output .bus_hold = "false";
defparam \reg0[11]~output .open_drain_output = "false";
defparam \reg0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[12]~output (
	.i(\registerBank|RF[0][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[12]),
	.obar());
// synopsys translate_off
defparam \reg0[12]~output .bus_hold = "false";
defparam \reg0[12]~output .open_drain_output = "false";
defparam \reg0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[13]~output (
	.i(\registerBank|RF[0][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[13]),
	.obar());
// synopsys translate_off
defparam \reg0[13]~output .bus_hold = "false";
defparam \reg0[13]~output .open_drain_output = "false";
defparam \reg0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[14]~output (
	.i(\registerBank|RF[0][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[14]),
	.obar());
// synopsys translate_off
defparam \reg0[14]~output .bus_hold = "false";
defparam \reg0[14]~output .open_drain_output = "false";
defparam \reg0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[15]~output (
	.i(\registerBank|RF[0][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[15]),
	.obar());
// synopsys translate_off
defparam \reg0[15]~output .bus_hold = "false";
defparam \reg0[15]~output .open_drain_output = "false";
defparam \reg0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[16]~output (
	.i(\registerBank|RF[0][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[16]),
	.obar());
// synopsys translate_off
defparam \reg0[16]~output .bus_hold = "false";
defparam \reg0[16]~output .open_drain_output = "false";
defparam \reg0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[17]~output (
	.i(\registerBank|RF[0][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[17]),
	.obar());
// synopsys translate_off
defparam \reg0[17]~output .bus_hold = "false";
defparam \reg0[17]~output .open_drain_output = "false";
defparam \reg0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[18]~output (
	.i(\registerBank|RF[0][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[18]),
	.obar());
// synopsys translate_off
defparam \reg0[18]~output .bus_hold = "false";
defparam \reg0[18]~output .open_drain_output = "false";
defparam \reg0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[19]~output (
	.i(\registerBank|RF[0][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[19]),
	.obar());
// synopsys translate_off
defparam \reg0[19]~output .bus_hold = "false";
defparam \reg0[19]~output .open_drain_output = "false";
defparam \reg0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[20]~output (
	.i(\registerBank|RF[0][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[20]),
	.obar());
// synopsys translate_off
defparam \reg0[20]~output .bus_hold = "false";
defparam \reg0[20]~output .open_drain_output = "false";
defparam \reg0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[21]~output (
	.i(\registerBank|RF[0][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[21]),
	.obar());
// synopsys translate_off
defparam \reg0[21]~output .bus_hold = "false";
defparam \reg0[21]~output .open_drain_output = "false";
defparam \reg0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[22]~output (
	.i(\registerBank|RF[0][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[22]),
	.obar());
// synopsys translate_off
defparam \reg0[22]~output .bus_hold = "false";
defparam \reg0[22]~output .open_drain_output = "false";
defparam \reg0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[23]~output (
	.i(\registerBank|RF[0][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[23]),
	.obar());
// synopsys translate_off
defparam \reg0[23]~output .bus_hold = "false";
defparam \reg0[23]~output .open_drain_output = "false";
defparam \reg0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[24]~output (
	.i(\registerBank|RF[0][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[24]),
	.obar());
// synopsys translate_off
defparam \reg0[24]~output .bus_hold = "false";
defparam \reg0[24]~output .open_drain_output = "false";
defparam \reg0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[25]~output (
	.i(\registerBank|RF[0][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[25]),
	.obar());
// synopsys translate_off
defparam \reg0[25]~output .bus_hold = "false";
defparam \reg0[25]~output .open_drain_output = "false";
defparam \reg0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[26]~output (
	.i(\registerBank|RF[0][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[26]),
	.obar());
// synopsys translate_off
defparam \reg0[26]~output .bus_hold = "false";
defparam \reg0[26]~output .open_drain_output = "false";
defparam \reg0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[27]~output (
	.i(\registerBank|RF[0][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[27]),
	.obar());
// synopsys translate_off
defparam \reg0[27]~output .bus_hold = "false";
defparam \reg0[27]~output .open_drain_output = "false";
defparam \reg0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[28]~output (
	.i(\registerBank|RF[0][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[28]),
	.obar());
// synopsys translate_off
defparam \reg0[28]~output .bus_hold = "false";
defparam \reg0[28]~output .open_drain_output = "false";
defparam \reg0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[29]~output (
	.i(\registerBank|RF[0][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[29]),
	.obar());
// synopsys translate_off
defparam \reg0[29]~output .bus_hold = "false";
defparam \reg0[29]~output .open_drain_output = "false";
defparam \reg0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[30]~output (
	.i(\registerBank|RF[0][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[30]),
	.obar());
// synopsys translate_off
defparam \reg0[30]~output .bus_hold = "false";
defparam \reg0[30]~output .open_drain_output = "false";
defparam \reg0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg0[31]~output (
	.i(\registerBank|RF[0][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg0[31]),
	.obar());
// synopsys translate_off
defparam \reg0[31]~output .bus_hold = "false";
defparam \reg0[31]~output .open_drain_output = "false";
defparam \reg0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[0]~output (
	.i(\registerBank|RF[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[0]),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
defparam \reg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[1]~output (
	.i(\registerBank|RF[1][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[1]),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
defparam \reg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[2]~output (
	.i(\registerBank|RF[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[2]),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
defparam \reg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[3]~output (
	.i(\registerBank|RF[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[3]),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
defparam \reg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[4]~output (
	.i(\registerBank|RF[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[4]),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
defparam \reg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[5]~output (
	.i(\registerBank|RF[1][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[5]),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
defparam \reg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[6]~output (
	.i(\registerBank|RF[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[6]),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
defparam \reg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[7]~output (
	.i(\registerBank|RF[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[7]),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
defparam \reg1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[8]~output (
	.i(\registerBank|RF[1][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[8]),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
defparam \reg1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[9]~output (
	.i(\registerBank|RF[1][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[9]),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
defparam \reg1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[10]~output (
	.i(\registerBank|RF[1][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[10]),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
defparam \reg1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[11]~output (
	.i(\registerBank|RF[1][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[11]),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
defparam \reg1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[12]~output (
	.i(\registerBank|RF[1][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[12]),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
defparam \reg1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[13]~output (
	.i(\registerBank|RF[1][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[13]),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
defparam \reg1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[14]~output (
	.i(\registerBank|RF[1][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[14]),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
defparam \reg1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[15]~output (
	.i(\registerBank|RF[1][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[15]),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
defparam \reg1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[16]~output (
	.i(\registerBank|RF[1][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[16]),
	.obar());
// synopsys translate_off
defparam \reg1[16]~output .bus_hold = "false";
defparam \reg1[16]~output .open_drain_output = "false";
defparam \reg1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[17]~output (
	.i(\registerBank|RF[1][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[17]),
	.obar());
// synopsys translate_off
defparam \reg1[17]~output .bus_hold = "false";
defparam \reg1[17]~output .open_drain_output = "false";
defparam \reg1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[18]~output (
	.i(\registerBank|RF[1][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[18]),
	.obar());
// synopsys translate_off
defparam \reg1[18]~output .bus_hold = "false";
defparam \reg1[18]~output .open_drain_output = "false";
defparam \reg1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[19]~output (
	.i(\registerBank|RF[1][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[19]),
	.obar());
// synopsys translate_off
defparam \reg1[19]~output .bus_hold = "false";
defparam \reg1[19]~output .open_drain_output = "false";
defparam \reg1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[20]~output (
	.i(\registerBank|RF[1][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[20]),
	.obar());
// synopsys translate_off
defparam \reg1[20]~output .bus_hold = "false";
defparam \reg1[20]~output .open_drain_output = "false";
defparam \reg1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[21]~output (
	.i(\registerBank|RF[1][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[21]),
	.obar());
// synopsys translate_off
defparam \reg1[21]~output .bus_hold = "false";
defparam \reg1[21]~output .open_drain_output = "false";
defparam \reg1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[22]~output (
	.i(\registerBank|RF[1][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[22]),
	.obar());
// synopsys translate_off
defparam \reg1[22]~output .bus_hold = "false";
defparam \reg1[22]~output .open_drain_output = "false";
defparam \reg1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[23]~output (
	.i(\registerBank|RF[1][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[23]),
	.obar());
// synopsys translate_off
defparam \reg1[23]~output .bus_hold = "false";
defparam \reg1[23]~output .open_drain_output = "false";
defparam \reg1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[24]~output (
	.i(\registerBank|RF[1][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[24]),
	.obar());
// synopsys translate_off
defparam \reg1[24]~output .bus_hold = "false";
defparam \reg1[24]~output .open_drain_output = "false";
defparam \reg1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[25]~output (
	.i(\registerBank|RF[1][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[25]),
	.obar());
// synopsys translate_off
defparam \reg1[25]~output .bus_hold = "false";
defparam \reg1[25]~output .open_drain_output = "false";
defparam \reg1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[26]~output (
	.i(\registerBank|RF[1][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[26]),
	.obar());
// synopsys translate_off
defparam \reg1[26]~output .bus_hold = "false";
defparam \reg1[26]~output .open_drain_output = "false";
defparam \reg1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[27]~output (
	.i(\registerBank|RF[1][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[27]),
	.obar());
// synopsys translate_off
defparam \reg1[27]~output .bus_hold = "false";
defparam \reg1[27]~output .open_drain_output = "false";
defparam \reg1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[28]~output (
	.i(\registerBank|RF[1][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[28]),
	.obar());
// synopsys translate_off
defparam \reg1[28]~output .bus_hold = "false";
defparam \reg1[28]~output .open_drain_output = "false";
defparam \reg1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[29]~output (
	.i(\registerBank|RF[1][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[29]),
	.obar());
// synopsys translate_off
defparam \reg1[29]~output .bus_hold = "false";
defparam \reg1[29]~output .open_drain_output = "false";
defparam \reg1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[30]~output (
	.i(\registerBank|RF[1][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[30]),
	.obar());
// synopsys translate_off
defparam \reg1[30]~output .bus_hold = "false";
defparam \reg1[30]~output .open_drain_output = "false";
defparam \reg1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg1[31]~output (
	.i(\registerBank|RF[1][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1[31]),
	.obar());
// synopsys translate_off
defparam \reg1[31]~output .bus_hold = "false";
defparam \reg1[31]~output .open_drain_output = "false";
defparam \reg1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[0]~output (
	.i(\registerBank|RF[2][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[0]),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
defparam \reg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[1]~output (
	.i(\registerBank|RF[2][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[1]),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
defparam \reg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[2]~output (
	.i(\registerBank|RF[2][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[2]),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
defparam \reg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[3]~output (
	.i(\registerBank|RF[2][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[3]),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
defparam \reg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[4]~output (
	.i(\registerBank|RF[2][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[4]),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
defparam \reg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[5]~output (
	.i(\registerBank|RF[2][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[5]),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
defparam \reg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[6]~output (
	.i(\registerBank|RF[2][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[6]),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
defparam \reg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[7]~output (
	.i(\registerBank|RF[2][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[7]),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
defparam \reg2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[8]~output (
	.i(\registerBank|RF[2][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[8]),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
defparam \reg2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[9]~output (
	.i(\registerBank|RF[2][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[9]),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
defparam \reg2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[10]~output (
	.i(\registerBank|RF[2][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[10]),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
defparam \reg2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[11]~output (
	.i(\registerBank|RF[2][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[11]),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
defparam \reg2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[12]~output (
	.i(\registerBank|RF[2][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[12]),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
defparam \reg2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[13]~output (
	.i(\registerBank|RF[2][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[13]),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
defparam \reg2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[14]~output (
	.i(\registerBank|RF[2][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[14]),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
defparam \reg2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[15]~output (
	.i(\registerBank|RF[2][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[15]),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
defparam \reg2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[16]~output (
	.i(\registerBank|RF[2][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[16]),
	.obar());
// synopsys translate_off
defparam \reg2[16]~output .bus_hold = "false";
defparam \reg2[16]~output .open_drain_output = "false";
defparam \reg2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[17]~output (
	.i(\registerBank|RF[2][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[17]),
	.obar());
// synopsys translate_off
defparam \reg2[17]~output .bus_hold = "false";
defparam \reg2[17]~output .open_drain_output = "false";
defparam \reg2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[18]~output (
	.i(\registerBank|RF[2][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[18]),
	.obar());
// synopsys translate_off
defparam \reg2[18]~output .bus_hold = "false";
defparam \reg2[18]~output .open_drain_output = "false";
defparam \reg2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[19]~output (
	.i(\registerBank|RF[2][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[19]),
	.obar());
// synopsys translate_off
defparam \reg2[19]~output .bus_hold = "false";
defparam \reg2[19]~output .open_drain_output = "false";
defparam \reg2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[20]~output (
	.i(\registerBank|RF[2][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[20]),
	.obar());
// synopsys translate_off
defparam \reg2[20]~output .bus_hold = "false";
defparam \reg2[20]~output .open_drain_output = "false";
defparam \reg2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[21]~output (
	.i(\registerBank|RF[2][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[21]),
	.obar());
// synopsys translate_off
defparam \reg2[21]~output .bus_hold = "false";
defparam \reg2[21]~output .open_drain_output = "false";
defparam \reg2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[22]~output (
	.i(\registerBank|RF[2][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[22]),
	.obar());
// synopsys translate_off
defparam \reg2[22]~output .bus_hold = "false";
defparam \reg2[22]~output .open_drain_output = "false";
defparam \reg2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[23]~output (
	.i(\registerBank|RF[2][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[23]),
	.obar());
// synopsys translate_off
defparam \reg2[23]~output .bus_hold = "false";
defparam \reg2[23]~output .open_drain_output = "false";
defparam \reg2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[24]~output (
	.i(\registerBank|RF[2][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[24]),
	.obar());
// synopsys translate_off
defparam \reg2[24]~output .bus_hold = "false";
defparam \reg2[24]~output .open_drain_output = "false";
defparam \reg2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[25]~output (
	.i(\registerBank|RF[2][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[25]),
	.obar());
// synopsys translate_off
defparam \reg2[25]~output .bus_hold = "false";
defparam \reg2[25]~output .open_drain_output = "false";
defparam \reg2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[26]~output (
	.i(\registerBank|RF[2][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[26]),
	.obar());
// synopsys translate_off
defparam \reg2[26]~output .bus_hold = "false";
defparam \reg2[26]~output .open_drain_output = "false";
defparam \reg2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[27]~output (
	.i(\registerBank|RF[2][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[27]),
	.obar());
// synopsys translate_off
defparam \reg2[27]~output .bus_hold = "false";
defparam \reg2[27]~output .open_drain_output = "false";
defparam \reg2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[28]~output (
	.i(\registerBank|RF[2][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[28]),
	.obar());
// synopsys translate_off
defparam \reg2[28]~output .bus_hold = "false";
defparam \reg2[28]~output .open_drain_output = "false";
defparam \reg2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[29]~output (
	.i(\registerBank|RF[2][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[29]),
	.obar());
// synopsys translate_off
defparam \reg2[29]~output .bus_hold = "false";
defparam \reg2[29]~output .open_drain_output = "false";
defparam \reg2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[30]~output (
	.i(\registerBank|RF[2][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[30]),
	.obar());
// synopsys translate_off
defparam \reg2[30]~output .bus_hold = "false";
defparam \reg2[30]~output .open_drain_output = "false";
defparam \reg2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg2[31]~output (
	.i(\registerBank|RF[2][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2[31]),
	.obar());
// synopsys translate_off
defparam \reg2[31]~output .bus_hold = "false";
defparam \reg2[31]~output .open_drain_output = "false";
defparam \reg2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[0]~output (
	.i(\registerBank|RF[3][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[0]),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
defparam \reg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[1]~output (
	.i(\registerBank|RF[3][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[1]),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
defparam \reg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[2]~output (
	.i(\registerBank|RF[3][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[2]),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
defparam \reg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[3]~output (
	.i(\registerBank|RF[3][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[3]),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
defparam \reg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[4]~output (
	.i(\registerBank|RF[3][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[4]),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
defparam \reg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[5]~output (
	.i(\registerBank|RF[3][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[5]),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
defparam \reg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[6]~output (
	.i(\registerBank|RF[3][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[6]),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
defparam \reg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[7]~output (
	.i(\registerBank|RF[3][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[7]),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
defparam \reg3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[8]~output (
	.i(\registerBank|RF[3][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[8]),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
defparam \reg3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[9]~output (
	.i(\registerBank|RF[3][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[9]),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
defparam \reg3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[10]~output (
	.i(\registerBank|RF[3][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[10]),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
defparam \reg3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[11]~output (
	.i(\registerBank|RF[3][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[11]),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
defparam \reg3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[12]~output (
	.i(\registerBank|RF[3][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[12]),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
defparam \reg3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[13]~output (
	.i(\registerBank|RF[3][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[13]),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
defparam \reg3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[14]~output (
	.i(\registerBank|RF[3][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[14]),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
defparam \reg3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[15]~output (
	.i(\registerBank|RF[3][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[15]),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
defparam \reg3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[16]~output (
	.i(\registerBank|RF[3][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[16]),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
defparam \reg3[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[17]~output (
	.i(\registerBank|RF[3][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[17]),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
defparam \reg3[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[18]~output (
	.i(\registerBank|RF[3][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[18]),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
defparam \reg3[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[19]~output (
	.i(\registerBank|RF[3][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[19]),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
defparam \reg3[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[20]~output (
	.i(\registerBank|RF[3][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[20]),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
defparam \reg3[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[21]~output (
	.i(\registerBank|RF[3][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[21]),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
defparam \reg3[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[22]~output (
	.i(\registerBank|RF[3][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[22]),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
defparam \reg3[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[23]~output (
	.i(\registerBank|RF[3][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[23]),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
defparam \reg3[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[24]~output (
	.i(\registerBank|RF[3][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[24]),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
defparam \reg3[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[25]~output (
	.i(\registerBank|RF[3][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[25]),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
defparam \reg3[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[26]~output (
	.i(\registerBank|RF[3][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[26]),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
defparam \reg3[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[27]~output (
	.i(\registerBank|RF[3][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[27]),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
defparam \reg3[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[28]~output (
	.i(\registerBank|RF[3][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[28]),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
defparam \reg3[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[29]~output (
	.i(\registerBank|RF[3][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[29]),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
defparam \reg3[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[30]~output (
	.i(\registerBank|RF[3][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[30]),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
defparam \reg3[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg3[31]~output (
	.i(\registerBank|RF[3][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg3[31]),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
defparam \reg3[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[0]~output (
	.i(\registerBank|RF[4][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[0]),
	.obar());
// synopsys translate_off
defparam \reg4[0]~output .bus_hold = "false";
defparam \reg4[0]~output .open_drain_output = "false";
defparam \reg4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[1]~output (
	.i(\registerBank|RF[4][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[1]),
	.obar());
// synopsys translate_off
defparam \reg4[1]~output .bus_hold = "false";
defparam \reg4[1]~output .open_drain_output = "false";
defparam \reg4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[2]~output (
	.i(\registerBank|RF[4][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[2]),
	.obar());
// synopsys translate_off
defparam \reg4[2]~output .bus_hold = "false";
defparam \reg4[2]~output .open_drain_output = "false";
defparam \reg4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[3]~output (
	.i(\registerBank|RF[4][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[3]),
	.obar());
// synopsys translate_off
defparam \reg4[3]~output .bus_hold = "false";
defparam \reg4[3]~output .open_drain_output = "false";
defparam \reg4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[4]~output (
	.i(\registerBank|RF[4][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[4]),
	.obar());
// synopsys translate_off
defparam \reg4[4]~output .bus_hold = "false";
defparam \reg4[4]~output .open_drain_output = "false";
defparam \reg4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[5]~output (
	.i(\registerBank|RF[4][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[5]),
	.obar());
// synopsys translate_off
defparam \reg4[5]~output .bus_hold = "false";
defparam \reg4[5]~output .open_drain_output = "false";
defparam \reg4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[6]~output (
	.i(\registerBank|RF[4][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[6]),
	.obar());
// synopsys translate_off
defparam \reg4[6]~output .bus_hold = "false";
defparam \reg4[6]~output .open_drain_output = "false";
defparam \reg4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[7]~output (
	.i(\registerBank|RF[4][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[7]),
	.obar());
// synopsys translate_off
defparam \reg4[7]~output .bus_hold = "false";
defparam \reg4[7]~output .open_drain_output = "false";
defparam \reg4[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[8]~output (
	.i(\registerBank|RF[4][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[8]),
	.obar());
// synopsys translate_off
defparam \reg4[8]~output .bus_hold = "false";
defparam \reg4[8]~output .open_drain_output = "false";
defparam \reg4[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[9]~output (
	.i(\registerBank|RF[4][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[9]),
	.obar());
// synopsys translate_off
defparam \reg4[9]~output .bus_hold = "false";
defparam \reg4[9]~output .open_drain_output = "false";
defparam \reg4[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[10]~output (
	.i(\registerBank|RF[4][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[10]),
	.obar());
// synopsys translate_off
defparam \reg4[10]~output .bus_hold = "false";
defparam \reg4[10]~output .open_drain_output = "false";
defparam \reg4[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[11]~output (
	.i(\registerBank|RF[4][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[11]),
	.obar());
// synopsys translate_off
defparam \reg4[11]~output .bus_hold = "false";
defparam \reg4[11]~output .open_drain_output = "false";
defparam \reg4[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[12]~output (
	.i(\registerBank|RF[4][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[12]),
	.obar());
// synopsys translate_off
defparam \reg4[12]~output .bus_hold = "false";
defparam \reg4[12]~output .open_drain_output = "false";
defparam \reg4[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[13]~output (
	.i(\registerBank|RF[4][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[13]),
	.obar());
// synopsys translate_off
defparam \reg4[13]~output .bus_hold = "false";
defparam \reg4[13]~output .open_drain_output = "false";
defparam \reg4[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[14]~output (
	.i(\registerBank|RF[4][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[14]),
	.obar());
// synopsys translate_off
defparam \reg4[14]~output .bus_hold = "false";
defparam \reg4[14]~output .open_drain_output = "false";
defparam \reg4[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[15]~output (
	.i(\registerBank|RF[4][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[15]),
	.obar());
// synopsys translate_off
defparam \reg4[15]~output .bus_hold = "false";
defparam \reg4[15]~output .open_drain_output = "false";
defparam \reg4[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[16]~output (
	.i(\registerBank|RF[4][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[16]),
	.obar());
// synopsys translate_off
defparam \reg4[16]~output .bus_hold = "false";
defparam \reg4[16]~output .open_drain_output = "false";
defparam \reg4[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[17]~output (
	.i(\registerBank|RF[4][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[17]),
	.obar());
// synopsys translate_off
defparam \reg4[17]~output .bus_hold = "false";
defparam \reg4[17]~output .open_drain_output = "false";
defparam \reg4[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[18]~output (
	.i(\registerBank|RF[4][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[18]),
	.obar());
// synopsys translate_off
defparam \reg4[18]~output .bus_hold = "false";
defparam \reg4[18]~output .open_drain_output = "false";
defparam \reg4[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[19]~output (
	.i(\registerBank|RF[4][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[19]),
	.obar());
// synopsys translate_off
defparam \reg4[19]~output .bus_hold = "false";
defparam \reg4[19]~output .open_drain_output = "false";
defparam \reg4[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[20]~output (
	.i(\registerBank|RF[4][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[20]),
	.obar());
// synopsys translate_off
defparam \reg4[20]~output .bus_hold = "false";
defparam \reg4[20]~output .open_drain_output = "false";
defparam \reg4[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[21]~output (
	.i(\registerBank|RF[4][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[21]),
	.obar());
// synopsys translate_off
defparam \reg4[21]~output .bus_hold = "false";
defparam \reg4[21]~output .open_drain_output = "false";
defparam \reg4[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[22]~output (
	.i(\registerBank|RF[4][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[22]),
	.obar());
// synopsys translate_off
defparam \reg4[22]~output .bus_hold = "false";
defparam \reg4[22]~output .open_drain_output = "false";
defparam \reg4[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[23]~output (
	.i(\registerBank|RF[4][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[23]),
	.obar());
// synopsys translate_off
defparam \reg4[23]~output .bus_hold = "false";
defparam \reg4[23]~output .open_drain_output = "false";
defparam \reg4[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[24]~output (
	.i(\registerBank|RF[4][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[24]),
	.obar());
// synopsys translate_off
defparam \reg4[24]~output .bus_hold = "false";
defparam \reg4[24]~output .open_drain_output = "false";
defparam \reg4[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[25]~output (
	.i(\registerBank|RF[4][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[25]),
	.obar());
// synopsys translate_off
defparam \reg4[25]~output .bus_hold = "false";
defparam \reg4[25]~output .open_drain_output = "false";
defparam \reg4[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[26]~output (
	.i(\registerBank|RF[4][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[26]),
	.obar());
// synopsys translate_off
defparam \reg4[26]~output .bus_hold = "false";
defparam \reg4[26]~output .open_drain_output = "false";
defparam \reg4[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[27]~output (
	.i(\registerBank|RF[4][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[27]),
	.obar());
// synopsys translate_off
defparam \reg4[27]~output .bus_hold = "false";
defparam \reg4[27]~output .open_drain_output = "false";
defparam \reg4[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[28]~output (
	.i(\registerBank|RF[4][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[28]),
	.obar());
// synopsys translate_off
defparam \reg4[28]~output .bus_hold = "false";
defparam \reg4[28]~output .open_drain_output = "false";
defparam \reg4[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[29]~output (
	.i(\registerBank|RF[4][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[29]),
	.obar());
// synopsys translate_off
defparam \reg4[29]~output .bus_hold = "false";
defparam \reg4[29]~output .open_drain_output = "false";
defparam \reg4[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[30]~output (
	.i(\registerBank|RF[4][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[30]),
	.obar());
// synopsys translate_off
defparam \reg4[30]~output .bus_hold = "false";
defparam \reg4[30]~output .open_drain_output = "false";
defparam \reg4[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg4[31]~output (
	.i(\registerBank|RF[4][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg4[31]),
	.obar());
// synopsys translate_off
defparam \reg4[31]~output .bus_hold = "false";
defparam \reg4[31]~output .open_drain_output = "false";
defparam \reg4[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \crtlMuxDireccionPC~output (
	.i(\unidadControl|MuxDireccionPC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(crtlMuxDireccionPC),
	.obar());
// synopsys translate_off
defparam \crtlMuxDireccionPC~output .bus_hold = "false";
defparam \crtlMuxDireccionPC~output .open_drain_output = "false";
defparam \crtlMuxDireccionPC~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[0]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[0]),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
defparam \inst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[1]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[1]),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
defparam \inst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[2]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[2]),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
defparam \inst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[3]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[3]),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
defparam \inst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[4]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[4]),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
defparam \inst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[5]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[5]),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
defparam \inst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[6]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[6]),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
defparam \inst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[7]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[7]),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
defparam \inst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[8]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[8]),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
defparam \inst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[9]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[9]),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
defparam \inst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[10]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[10]),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
defparam \inst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[11]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[11]),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
defparam \inst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[12]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[12]),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
defparam \inst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[13]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[13]),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
defparam \inst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[14]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[14]),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
defparam \inst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[15]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[15]),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
defparam \inst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[16]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[16]),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
defparam \inst[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[17]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[17]),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
defparam \inst[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[18]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[18]),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
defparam \inst[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[19]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[19]),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
defparam \inst[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[20]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[20]),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
defparam \inst[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[21]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[21]),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
defparam \inst[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[22]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[22]),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
defparam \inst[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[23]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[23]),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
defparam \inst[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[24]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[24]),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
defparam \inst[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[25]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[25]),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
defparam \inst[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[26]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[26]),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
defparam \inst[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[27]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[27]),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
defparam \inst[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[28]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[28]),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
defparam \inst[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[29]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[29]),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
defparam \inst[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[30]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[30]),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
defparam \inst[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \inst[31]~output (
	.i(\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[31]),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
defparam \inst[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OpCodeIFDOUT[0]~output (
	.i(\pipeIFD|OpCodeOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OpCodeIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \OpCodeIFDOUT[0]~output .bus_hold = "false";
defparam \OpCodeIFDOUT[0]~output .open_drain_output = "false";
defparam \OpCodeIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OpCodeIFDOUT[1]~output (
	.i(\pipeIFD|OpCodeOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OpCodeIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \OpCodeIFDOUT[1]~output .bus_hold = "false";
defparam \OpCodeIFDOUT[1]~output .open_drain_output = "false";
defparam \OpCodeIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OpCodeIFDOUT[2]~output (
	.i(\pipeIFD|OpCodeOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OpCodeIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \OpCodeIFDOUT[2]~output .bus_hold = "false";
defparam \OpCodeIFDOUT[2]~output .open_drain_output = "false";
defparam \OpCodeIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OpCodeIFDOUT[3]~output (
	.i(\pipeIFD|OpCodeOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OpCodeIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \OpCodeIFDOUT[3]~output .bus_hold = "false";
defparam \OpCodeIFDOUT[3]~output .open_drain_output = "false";
defparam \OpCodeIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OpCodeIFDOUT[4]~output (
	.i(\pipeIFD|OpCodeOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OpCodeIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \OpCodeIFDOUT[4]~output .bus_hold = "false";
defparam \OpCodeIFDOUT[4]~output .open_drain_output = "false";
defparam \OpCodeIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegAIFDOUT[0]~output (
	.i(\pipeIFD|DirRegAOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegAIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \DirRegAIFDOUT[0]~output .bus_hold = "false";
defparam \DirRegAIFDOUT[0]~output .open_drain_output = "false";
defparam \DirRegAIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegAIFDOUT[1]~output (
	.i(\pipeIFD|DirRegAOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegAIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \DirRegAIFDOUT[1]~output .bus_hold = "false";
defparam \DirRegAIFDOUT[1]~output .open_drain_output = "false";
defparam \DirRegAIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegAIFDOUT[2]~output (
	.i(\pipeIFD|DirRegAOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegAIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \DirRegAIFDOUT[2]~output .bus_hold = "false";
defparam \DirRegAIFDOUT[2]~output .open_drain_output = "false";
defparam \DirRegAIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegAIFDOUT[3]~output (
	.i(\pipeIFD|DirRegAOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegAIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \DirRegAIFDOUT[3]~output .bus_hold = "false";
defparam \DirRegAIFDOUT[3]~output .open_drain_output = "false";
defparam \DirRegAIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegAIFDOUT[4]~output (
	.i(\pipeIFD|DirRegAOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegAIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \DirRegAIFDOUT[4]~output .bus_hold = "false";
defparam \DirRegAIFDOUT[4]~output .open_drain_output = "false";
defparam \DirRegAIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegBIFDOUT[0]~output (
	.i(\pipeIFD|InmCorrimOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegBIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \DirRegBIFDOUT[0]~output .bus_hold = "false";
defparam \DirRegBIFDOUT[0]~output .open_drain_output = "false";
defparam \DirRegBIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegBIFDOUT[1]~output (
	.i(\pipeIFD|InmCorrimOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegBIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \DirRegBIFDOUT[1]~output .bus_hold = "false";
defparam \DirRegBIFDOUT[1]~output .open_drain_output = "false";
defparam \DirRegBIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegBIFDOUT[2]~output (
	.i(\pipeIFD|InmCorrimOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegBIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \DirRegBIFDOUT[2]~output .bus_hold = "false";
defparam \DirRegBIFDOUT[2]~output .open_drain_output = "false";
defparam \DirRegBIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegBIFDOUT[3]~output (
	.i(\pipeIFD|InmCorrimOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegBIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \DirRegBIFDOUT[3]~output .bus_hold = "false";
defparam \DirRegBIFDOUT[3]~output .open_drain_output = "false";
defparam \DirRegBIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirRegBIFDOUT[4]~output (
	.i(\pipeIFD|DirRegBOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirRegBIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \DirRegBIFDOUT[4]~output .bus_hold = "false";
defparam \DirRegBIFDOUT[4]~output .open_drain_output = "false";
defparam \DirRegBIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[0]~output (
	.i(\pipeIFD|InmCorrimOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[0]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[0]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[1]~output (
	.i(\pipeIFD|InmCorrimOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[1]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[1]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[2]~output (
	.i(\pipeIFD|InmCorrimOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[2]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[2]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[3]~output (
	.i(\pipeIFD|InmCorrimOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[3]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[3]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[4]~output (
	.i(\pipeIFD|InmCorrimOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[4]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[4]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[5]~output (
	.i(\pipeIFD|InmCorrimOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[5]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[5]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[5]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[6]~output (
	.i(\pipeIFD|InmCorrimOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[6]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[6]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[6]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[7]~output (
	.i(\pipeIFD|InmCorrimOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[7]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[7]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[7]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[8]~output (
	.i(\pipeIFD|InmCorrimOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[8]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[8]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[8]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[9]~output (
	.i(\pipeIFD|InmCorrimOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[9]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[9]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[9]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[10]~output (
	.i(\pipeIFD|InmCorrimOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[10]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[10]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[10]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[11]~output (
	.i(\pipeIFD|InmCorrimOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[11]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[11]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[11]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[12]~output (
	.i(\pipeIFD|InmCorrimOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[12]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[12]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[12]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[13]~output (
	.i(\pipeIFD|InmCorrimOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[13]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[13]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[13]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[14]~output (
	.i(\pipeIFD|InmCorrimOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[14]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[14]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[14]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[15]~output (
	.i(\pipeIFD|InmCorrimOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[15]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[15]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[15]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[16]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[16]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[16]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[17]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[17]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[17]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[18]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[18]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[18]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[19]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[19]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[19]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[20]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[20]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[20]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[21]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[21]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[21]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[22]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[22]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[22]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[23]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[23]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[23]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[24]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[24]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[24]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[25]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[25]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[25]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[26]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[26]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[26]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[27]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[27]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[27]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[28]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[28]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[28]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[29]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[29]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[29]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[30]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[30]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[30]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \InmCorrimIFDOUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(InmCorrimIFDOUT[31]),
	.obar());
// synopsys translate_off
defparam \InmCorrimIFDOUT[31]~output .bus_hold = "false";
defparam \InmCorrimIFDOUT[31]~output .open_drain_output = "false";
defparam \InmCorrimIFDOUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteIFDOUT[0]~output (
	.i(\pipeIFD|DirWriteOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \DirWriteIFDOUT[0]~output .bus_hold = "false";
defparam \DirWriteIFDOUT[0]~output .open_drain_output = "false";
defparam \DirWriteIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteIFDOUT[1]~output (
	.i(\pipeIFD|DirWriteOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \DirWriteIFDOUT[1]~output .bus_hold = "false";
defparam \DirWriteIFDOUT[1]~output .open_drain_output = "false";
defparam \DirWriteIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteIFDOUT[2]~output (
	.i(\pipeIFD|DirWriteOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \DirWriteIFDOUT[2]~output .bus_hold = "false";
defparam \DirWriteIFDOUT[2]~output .open_drain_output = "false";
defparam \DirWriteIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteIFDOUT[3]~output (
	.i(\pipeIFD|DirWriteOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \DirWriteIFDOUT[3]~output .bus_hold = "false";
defparam \DirWriteIFDOUT[3]~output .open_drain_output = "false";
defparam \DirWriteIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteIFDOUT[4]~output (
	.i(\pipeIFD|DirWriteOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \DirWriteIFDOUT[4]~output .bus_hold = "false";
defparam \DirWriteIFDOUT[4]~output .open_drain_output = "false";
defparam \DirWriteIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \WriteRegMWBOUT~output (
	.i(\pipeWB|WriteRegTMP~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteRegMWBOUT),
	.obar());
// synopsys translate_off
defparam \WriteRegMWBOUT~output .bus_hold = "false";
defparam \WriteRegMWBOUT~output .open_drain_output = "false";
defparam \WriteRegMWBOUT~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[0]~output (
	.i(\pipeWB|DatoWBTMP [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[0]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[0]~output .bus_hold = "false";
defparam \DatoMWBOUT[0]~output .open_drain_output = "false";
defparam \DatoMWBOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[1]~output (
	.i(\pipeWB|DatoWBTMP [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[1]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[1]~output .bus_hold = "false";
defparam \DatoMWBOUT[1]~output .open_drain_output = "false";
defparam \DatoMWBOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[2]~output (
	.i(\pipeWB|DatoWBTMP [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[2]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[2]~output .bus_hold = "false";
defparam \DatoMWBOUT[2]~output .open_drain_output = "false";
defparam \DatoMWBOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[3]~output (
	.i(\pipeWB|DatoWBTMP [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[3]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[3]~output .bus_hold = "false";
defparam \DatoMWBOUT[3]~output .open_drain_output = "false";
defparam \DatoMWBOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[4]~output (
	.i(\pipeWB|DatoWBTMP [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[4]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[4]~output .bus_hold = "false";
defparam \DatoMWBOUT[4]~output .open_drain_output = "false";
defparam \DatoMWBOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[5]~output (
	.i(\pipeWB|DatoWBTMP [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[5]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[5]~output .bus_hold = "false";
defparam \DatoMWBOUT[5]~output .open_drain_output = "false";
defparam \DatoMWBOUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[6]~output (
	.i(\pipeWB|DatoWBTMP [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[6]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[6]~output .bus_hold = "false";
defparam \DatoMWBOUT[6]~output .open_drain_output = "false";
defparam \DatoMWBOUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[7]~output (
	.i(\pipeWB|DatoWBTMP [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[7]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[7]~output .bus_hold = "false";
defparam \DatoMWBOUT[7]~output .open_drain_output = "false";
defparam \DatoMWBOUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[8]~output (
	.i(\pipeWB|DatoWBTMP [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[8]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[8]~output .bus_hold = "false";
defparam \DatoMWBOUT[8]~output .open_drain_output = "false";
defparam \DatoMWBOUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[9]~output (
	.i(\pipeWB|DatoWBTMP [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[9]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[9]~output .bus_hold = "false";
defparam \DatoMWBOUT[9]~output .open_drain_output = "false";
defparam \DatoMWBOUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[10]~output (
	.i(\pipeWB|DatoWBTMP [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[10]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[10]~output .bus_hold = "false";
defparam \DatoMWBOUT[10]~output .open_drain_output = "false";
defparam \DatoMWBOUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[11]~output (
	.i(\pipeWB|DatoWBTMP [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[11]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[11]~output .bus_hold = "false";
defparam \DatoMWBOUT[11]~output .open_drain_output = "false";
defparam \DatoMWBOUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[12]~output (
	.i(\pipeWB|DatoWBTMP [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[12]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[12]~output .bus_hold = "false";
defparam \DatoMWBOUT[12]~output .open_drain_output = "false";
defparam \DatoMWBOUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[13]~output (
	.i(\pipeWB|DatoWBTMP [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[13]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[13]~output .bus_hold = "false";
defparam \DatoMWBOUT[13]~output .open_drain_output = "false";
defparam \DatoMWBOUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[14]~output (
	.i(\pipeWB|DatoWBTMP [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[14]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[14]~output .bus_hold = "false";
defparam \DatoMWBOUT[14]~output .open_drain_output = "false";
defparam \DatoMWBOUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[15]~output (
	.i(\pipeWB|DatoWBTMP [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[15]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[15]~output .bus_hold = "false";
defparam \DatoMWBOUT[15]~output .open_drain_output = "false";
defparam \DatoMWBOUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[16]~output (
	.i(\pipeWB|DatoWBTMP [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[16]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[16]~output .bus_hold = "false";
defparam \DatoMWBOUT[16]~output .open_drain_output = "false";
defparam \DatoMWBOUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[17]~output (
	.i(\pipeWB|DatoWBTMP [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[17]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[17]~output .bus_hold = "false";
defparam \DatoMWBOUT[17]~output .open_drain_output = "false";
defparam \DatoMWBOUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[18]~output (
	.i(\pipeWB|DatoWBTMP [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[18]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[18]~output .bus_hold = "false";
defparam \DatoMWBOUT[18]~output .open_drain_output = "false";
defparam \DatoMWBOUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[19]~output (
	.i(\pipeWB|DatoWBTMP [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[19]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[19]~output .bus_hold = "false";
defparam \DatoMWBOUT[19]~output .open_drain_output = "false";
defparam \DatoMWBOUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[20]~output (
	.i(\pipeWB|DatoWBTMP [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[20]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[20]~output .bus_hold = "false";
defparam \DatoMWBOUT[20]~output .open_drain_output = "false";
defparam \DatoMWBOUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[21]~output (
	.i(\pipeWB|DatoWBTMP [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[21]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[21]~output .bus_hold = "false";
defparam \DatoMWBOUT[21]~output .open_drain_output = "false";
defparam \DatoMWBOUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[22]~output (
	.i(\pipeWB|DatoWBTMP [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[22]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[22]~output .bus_hold = "false";
defparam \DatoMWBOUT[22]~output .open_drain_output = "false";
defparam \DatoMWBOUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[23]~output (
	.i(\pipeWB|DatoWBTMP [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[23]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[23]~output .bus_hold = "false";
defparam \DatoMWBOUT[23]~output .open_drain_output = "false";
defparam \DatoMWBOUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[24]~output (
	.i(\pipeWB|DatoWBTMP [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[24]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[24]~output .bus_hold = "false";
defparam \DatoMWBOUT[24]~output .open_drain_output = "false";
defparam \DatoMWBOUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[25]~output (
	.i(\pipeWB|DatoWBTMP [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[25]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[25]~output .bus_hold = "false";
defparam \DatoMWBOUT[25]~output .open_drain_output = "false";
defparam \DatoMWBOUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[26]~output (
	.i(\pipeWB|DatoWBTMP [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[26]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[26]~output .bus_hold = "false";
defparam \DatoMWBOUT[26]~output .open_drain_output = "false";
defparam \DatoMWBOUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[27]~output (
	.i(\pipeWB|DatoWBTMP [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[27]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[27]~output .bus_hold = "false";
defparam \DatoMWBOUT[27]~output .open_drain_output = "false";
defparam \DatoMWBOUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[28]~output (
	.i(\pipeWB|DatoWBTMP [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[28]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[28]~output .bus_hold = "false";
defparam \DatoMWBOUT[28]~output .open_drain_output = "false";
defparam \DatoMWBOUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[29]~output (
	.i(\pipeWB|DatoWBTMP [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[29]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[29]~output .bus_hold = "false";
defparam \DatoMWBOUT[29]~output .open_drain_output = "false";
defparam \DatoMWBOUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[30]~output (
	.i(\pipeWB|DatoWBTMP [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[30]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[30]~output .bus_hold = "false";
defparam \DatoMWBOUT[30]~output .open_drain_output = "false";
defparam \DatoMWBOUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DatoMWBOUT[31]~output (
	.i(\pipeWB|DatoWBTMP [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DatoMWBOUT[31]),
	.obar());
// synopsys translate_off
defparam \DatoMWBOUT[31]~output .bus_hold = "false";
defparam \DatoMWBOUT[31]~output .open_drain_output = "false";
defparam \DatoMWBOUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteMWBOUT[0]~output (
	.i(\pipeWB|DirWriteTMP [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteMWBOUT[0]),
	.obar());
// synopsys translate_off
defparam \DirWriteMWBOUT[0]~output .bus_hold = "false";
defparam \DirWriteMWBOUT[0]~output .open_drain_output = "false";
defparam \DirWriteMWBOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteMWBOUT[1]~output (
	.i(\pipeWB|DirWriteTMP [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteMWBOUT[1]),
	.obar());
// synopsys translate_off
defparam \DirWriteMWBOUT[1]~output .bus_hold = "false";
defparam \DirWriteMWBOUT[1]~output .open_drain_output = "false";
defparam \DirWriteMWBOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteMWBOUT[2]~output (
	.i(\pipeWB|DirWriteTMP [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteMWBOUT[2]),
	.obar());
// synopsys translate_off
defparam \DirWriteMWBOUT[2]~output .bus_hold = "false";
defparam \DirWriteMWBOUT[2]~output .open_drain_output = "false";
defparam \DirWriteMWBOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteMWBOUT[3]~output (
	.i(\pipeWB|DirWriteTMP [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteMWBOUT[3]),
	.obar());
// synopsys translate_off
defparam \DirWriteMWBOUT[3]~output .bus_hold = "false";
defparam \DirWriteMWBOUT[3]~output .open_drain_output = "false";
defparam \DirWriteMWBOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DirWriteMWBOUT[4]~output (
	.i(\pipeWB|DirWriteTMP [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DirWriteMWBOUT[4]),
	.obar());
// synopsys translate_off
defparam \DirWriteMWBOUT[4]~output .bus_hold = "false";
defparam \DirWriteMWBOUT[4]~output .open_drain_output = "false";
defparam \DirWriteMWBOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[0]~output (
	.i(\MuxDireccionPC|C[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[0]),
	.obar());
// synopsys translate_off
defparam \newpc[0]~output .bus_hold = "false";
defparam \newpc[0]~output .open_drain_output = "false";
defparam \newpc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[1]~output (
	.i(\MuxDireccionPC|C[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[1]),
	.obar());
// synopsys translate_off
defparam \newpc[1]~output .bus_hold = "false";
defparam \newpc[1]~output .open_drain_output = "false";
defparam \newpc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[2]~output (
	.i(\MuxDireccionPC|C[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[2]),
	.obar());
// synopsys translate_off
defparam \newpc[2]~output .bus_hold = "false";
defparam \newpc[2]~output .open_drain_output = "false";
defparam \newpc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[3]~output (
	.i(\MuxDireccionPC|C[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[3]),
	.obar());
// synopsys translate_off
defparam \newpc[3]~output .bus_hold = "false";
defparam \newpc[3]~output .open_drain_output = "false";
defparam \newpc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[4]~output (
	.i(\MuxDireccionPC|C[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[4]),
	.obar());
// synopsys translate_off
defparam \newpc[4]~output .bus_hold = "false";
defparam \newpc[4]~output .open_drain_output = "false";
defparam \newpc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[5]~output (
	.i(\MuxDireccionPC|C[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[5]),
	.obar());
// synopsys translate_off
defparam \newpc[5]~output .bus_hold = "false";
defparam \newpc[5]~output .open_drain_output = "false";
defparam \newpc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[6]~output (
	.i(\MuxDireccionPC|C[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[6]),
	.obar());
// synopsys translate_off
defparam \newpc[6]~output .bus_hold = "false";
defparam \newpc[6]~output .open_drain_output = "false";
defparam \newpc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[7]~output (
	.i(\MuxDireccionPC|C[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[7]),
	.obar());
// synopsys translate_off
defparam \newpc[7]~output .bus_hold = "false";
defparam \newpc[7]~output .open_drain_output = "false";
defparam \newpc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[8]~output (
	.i(\MuxDireccionPC|C[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[8]),
	.obar());
// synopsys translate_off
defparam \newpc[8]~output .bus_hold = "false";
defparam \newpc[8]~output .open_drain_output = "false";
defparam \newpc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[9]~output (
	.i(\MuxDireccionPC|C[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[9]),
	.obar());
// synopsys translate_off
defparam \newpc[9]~output .bus_hold = "false";
defparam \newpc[9]~output .open_drain_output = "false";
defparam \newpc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[10]~output (
	.i(\MuxDireccionPC|C[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[10]),
	.obar());
// synopsys translate_off
defparam \newpc[10]~output .bus_hold = "false";
defparam \newpc[10]~output .open_drain_output = "false";
defparam \newpc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[11]~output (
	.i(\MuxDireccionPC|C[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[11]),
	.obar());
// synopsys translate_off
defparam \newpc[11]~output .bus_hold = "false";
defparam \newpc[11]~output .open_drain_output = "false";
defparam \newpc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[12]~output (
	.i(\MuxDireccionPC|C[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[12]),
	.obar());
// synopsys translate_off
defparam \newpc[12]~output .bus_hold = "false";
defparam \newpc[12]~output .open_drain_output = "false";
defparam \newpc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[13]~output (
	.i(\MuxDireccionPC|C[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[13]),
	.obar());
// synopsys translate_off
defparam \newpc[13]~output .bus_hold = "false";
defparam \newpc[13]~output .open_drain_output = "false";
defparam \newpc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[14]~output (
	.i(\MuxDireccionPC|C[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[14]),
	.obar());
// synopsys translate_off
defparam \newpc[14]~output .bus_hold = "false";
defparam \newpc[14]~output .open_drain_output = "false";
defparam \newpc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[15]~output (
	.i(\MuxDireccionPC|C[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[15]),
	.obar());
// synopsys translate_off
defparam \newpc[15]~output .bus_hold = "false";
defparam \newpc[15]~output .open_drain_output = "false";
defparam \newpc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[16]~output (
	.i(\MuxDireccionPC|C[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[16]),
	.obar());
// synopsys translate_off
defparam \newpc[16]~output .bus_hold = "false";
defparam \newpc[16]~output .open_drain_output = "false";
defparam \newpc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[17]~output (
	.i(\MuxDireccionPC|C[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[17]),
	.obar());
// synopsys translate_off
defparam \newpc[17]~output .bus_hold = "false";
defparam \newpc[17]~output .open_drain_output = "false";
defparam \newpc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[18]~output (
	.i(\MuxDireccionPC|C[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[18]),
	.obar());
// synopsys translate_off
defparam \newpc[18]~output .bus_hold = "false";
defparam \newpc[18]~output .open_drain_output = "false";
defparam \newpc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[19]~output (
	.i(\MuxDireccionPC|C[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[19]),
	.obar());
// synopsys translate_off
defparam \newpc[19]~output .bus_hold = "false";
defparam \newpc[19]~output .open_drain_output = "false";
defparam \newpc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[20]~output (
	.i(\MuxDireccionPC|C[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[20]),
	.obar());
// synopsys translate_off
defparam \newpc[20]~output .bus_hold = "false";
defparam \newpc[20]~output .open_drain_output = "false";
defparam \newpc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[21]~output (
	.i(\MuxDireccionPC|C[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[21]),
	.obar());
// synopsys translate_off
defparam \newpc[21]~output .bus_hold = "false";
defparam \newpc[21]~output .open_drain_output = "false";
defparam \newpc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[22]~output (
	.i(\MuxDireccionPC|C[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[22]),
	.obar());
// synopsys translate_off
defparam \newpc[22]~output .bus_hold = "false";
defparam \newpc[22]~output .open_drain_output = "false";
defparam \newpc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[23]~output (
	.i(\MuxDireccionPC|C[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[23]),
	.obar());
// synopsys translate_off
defparam \newpc[23]~output .bus_hold = "false";
defparam \newpc[23]~output .open_drain_output = "false";
defparam \newpc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[24]~output (
	.i(\MuxDireccionPC|C[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[24]),
	.obar());
// synopsys translate_off
defparam \newpc[24]~output .bus_hold = "false";
defparam \newpc[24]~output .open_drain_output = "false";
defparam \newpc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[25]~output (
	.i(\MuxDireccionPC|C[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[25]),
	.obar());
// synopsys translate_off
defparam \newpc[25]~output .bus_hold = "false";
defparam \newpc[25]~output .open_drain_output = "false";
defparam \newpc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[26]~output (
	.i(\MuxDireccionPC|C[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[26]),
	.obar());
// synopsys translate_off
defparam \newpc[26]~output .bus_hold = "false";
defparam \newpc[26]~output .open_drain_output = "false";
defparam \newpc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[27]~output (
	.i(\MuxDireccionPC|C[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[27]),
	.obar());
// synopsys translate_off
defparam \newpc[27]~output .bus_hold = "false";
defparam \newpc[27]~output .open_drain_output = "false";
defparam \newpc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[28]~output (
	.i(\MuxDireccionPC|C[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[28]),
	.obar());
// synopsys translate_off
defparam \newpc[28]~output .bus_hold = "false";
defparam \newpc[28]~output .open_drain_output = "false";
defparam \newpc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[29]~output (
	.i(\MuxDireccionPC|C[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[29]),
	.obar());
// synopsys translate_off
defparam \newpc[29]~output .bus_hold = "false";
defparam \newpc[29]~output .open_drain_output = "false";
defparam \newpc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[30]~output (
	.i(\MuxDireccionPC|C[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[30]),
	.obar());
// synopsys translate_off
defparam \newpc[30]~output .bus_hold = "false";
defparam \newpc[30]~output .open_drain_output = "false";
defparam \newpc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \newpc[31]~output (
	.i(\MuxDireccionPC|C[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newpc[31]),
	.obar());
// synopsys translate_off
defparam \newpc[31]~output .bus_hold = "false";
defparam \newpc[31]~output .open_drain_output = "false";
defparam \newpc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[0]~output (
	.i(\pc|PCout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[0]),
	.obar());
// synopsys translate_off
defparam \pcout[0]~output .bus_hold = "false";
defparam \pcout[0]~output .open_drain_output = "false";
defparam \pcout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[1]~output (
	.i(\pc|PCout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[1]),
	.obar());
// synopsys translate_off
defparam \pcout[1]~output .bus_hold = "false";
defparam \pcout[1]~output .open_drain_output = "false";
defparam \pcout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[2]~output (
	.i(\pc|PCout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[2]),
	.obar());
// synopsys translate_off
defparam \pcout[2]~output .bus_hold = "false";
defparam \pcout[2]~output .open_drain_output = "false";
defparam \pcout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[3]~output (
	.i(\pc|PCout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[3]),
	.obar());
// synopsys translate_off
defparam \pcout[3]~output .bus_hold = "false";
defparam \pcout[3]~output .open_drain_output = "false";
defparam \pcout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[4]~output (
	.i(\pc|PCout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[4]),
	.obar());
// synopsys translate_off
defparam \pcout[4]~output .bus_hold = "false";
defparam \pcout[4]~output .open_drain_output = "false";
defparam \pcout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[5]~output (
	.i(\pc|PCout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[5]),
	.obar());
// synopsys translate_off
defparam \pcout[5]~output .bus_hold = "false";
defparam \pcout[5]~output .open_drain_output = "false";
defparam \pcout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[6]~output (
	.i(\pc|PCout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[6]),
	.obar());
// synopsys translate_off
defparam \pcout[6]~output .bus_hold = "false";
defparam \pcout[6]~output .open_drain_output = "false";
defparam \pcout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[7]~output (
	.i(\pc|PCout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[7]),
	.obar());
// synopsys translate_off
defparam \pcout[7]~output .bus_hold = "false";
defparam \pcout[7]~output .open_drain_output = "false";
defparam \pcout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[8]~output (
	.i(\pc|PCout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[8]),
	.obar());
// synopsys translate_off
defparam \pcout[8]~output .bus_hold = "false";
defparam \pcout[8]~output .open_drain_output = "false";
defparam \pcout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[9]~output (
	.i(\pc|PCout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[9]),
	.obar());
// synopsys translate_off
defparam \pcout[9]~output .bus_hold = "false";
defparam \pcout[9]~output .open_drain_output = "false";
defparam \pcout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[10]~output (
	.i(\pc|PCout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[10]),
	.obar());
// synopsys translate_off
defparam \pcout[10]~output .bus_hold = "false";
defparam \pcout[10]~output .open_drain_output = "false";
defparam \pcout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[11]~output (
	.i(\pc|PCout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[11]),
	.obar());
// synopsys translate_off
defparam \pcout[11]~output .bus_hold = "false";
defparam \pcout[11]~output .open_drain_output = "false";
defparam \pcout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[12]~output (
	.i(\pc|PCout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[12]),
	.obar());
// synopsys translate_off
defparam \pcout[12]~output .bus_hold = "false";
defparam \pcout[12]~output .open_drain_output = "false";
defparam \pcout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[13]~output (
	.i(\pc|PCout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[13]),
	.obar());
// synopsys translate_off
defparam \pcout[13]~output .bus_hold = "false";
defparam \pcout[13]~output .open_drain_output = "false";
defparam \pcout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[14]~output (
	.i(\pc|PCout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[14]),
	.obar());
// synopsys translate_off
defparam \pcout[14]~output .bus_hold = "false";
defparam \pcout[14]~output .open_drain_output = "false";
defparam \pcout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[15]~output (
	.i(\pc|PCout [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[15]),
	.obar());
// synopsys translate_off
defparam \pcout[15]~output .bus_hold = "false";
defparam \pcout[15]~output .open_drain_output = "false";
defparam \pcout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[16]~output (
	.i(\pc|PCout [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[16]),
	.obar());
// synopsys translate_off
defparam \pcout[16]~output .bus_hold = "false";
defparam \pcout[16]~output .open_drain_output = "false";
defparam \pcout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[17]~output (
	.i(\pc|PCout [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[17]),
	.obar());
// synopsys translate_off
defparam \pcout[17]~output .bus_hold = "false";
defparam \pcout[17]~output .open_drain_output = "false";
defparam \pcout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[18]~output (
	.i(\pc|PCout [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[18]),
	.obar());
// synopsys translate_off
defparam \pcout[18]~output .bus_hold = "false";
defparam \pcout[18]~output .open_drain_output = "false";
defparam \pcout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[19]~output (
	.i(\pc|PCout [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[19]),
	.obar());
// synopsys translate_off
defparam \pcout[19]~output .bus_hold = "false";
defparam \pcout[19]~output .open_drain_output = "false";
defparam \pcout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[20]~output (
	.i(\pc|PCout [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[20]),
	.obar());
// synopsys translate_off
defparam \pcout[20]~output .bus_hold = "false";
defparam \pcout[20]~output .open_drain_output = "false";
defparam \pcout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[21]~output (
	.i(\pc|PCout [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[21]),
	.obar());
// synopsys translate_off
defparam \pcout[21]~output .bus_hold = "false";
defparam \pcout[21]~output .open_drain_output = "false";
defparam \pcout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[22]~output (
	.i(\pc|PCout [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[22]),
	.obar());
// synopsys translate_off
defparam \pcout[22]~output .bus_hold = "false";
defparam \pcout[22]~output .open_drain_output = "false";
defparam \pcout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[23]~output (
	.i(\pc|PCout [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[23]),
	.obar());
// synopsys translate_off
defparam \pcout[23]~output .bus_hold = "false";
defparam \pcout[23]~output .open_drain_output = "false";
defparam \pcout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[24]~output (
	.i(\pc|PCout [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[24]),
	.obar());
// synopsys translate_off
defparam \pcout[24]~output .bus_hold = "false";
defparam \pcout[24]~output .open_drain_output = "false";
defparam \pcout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[25]~output (
	.i(\pc|PCout [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[25]),
	.obar());
// synopsys translate_off
defparam \pcout[25]~output .bus_hold = "false";
defparam \pcout[25]~output .open_drain_output = "false";
defparam \pcout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[26]~output (
	.i(\pc|PCout [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[26]),
	.obar());
// synopsys translate_off
defparam \pcout[26]~output .bus_hold = "false";
defparam \pcout[26]~output .open_drain_output = "false";
defparam \pcout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[27]~output (
	.i(\pc|PCout [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[27]),
	.obar());
// synopsys translate_off
defparam \pcout[27]~output .bus_hold = "false";
defparam \pcout[27]~output .open_drain_output = "false";
defparam \pcout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[28]~output (
	.i(\pc|PCout [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[28]),
	.obar());
// synopsys translate_off
defparam \pcout[28]~output .bus_hold = "false";
defparam \pcout[28]~output .open_drain_output = "false";
defparam \pcout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[29]~output (
	.i(\pc|PCout [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[29]),
	.obar());
// synopsys translate_off
defparam \pcout[29]~output .bus_hold = "false";
defparam \pcout[29]~output .open_drain_output = "false";
defparam \pcout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[30]~output (
	.i(\pc|PCout [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[30]),
	.obar());
// synopsys translate_off
defparam \pcout[30]~output .bus_hold = "false";
defparam \pcout[30]~output .open_drain_output = "false";
defparam \pcout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcout[31]~output (
	.i(\pc|PCout [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pcout[31]),
	.obar());
// synopsys translate_off
defparam \pcout[31]~output .bus_hold = "false";
defparam \pcout[31]~output .open_drain_output = "false";
defparam \pcout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[0]~output (
	.i(\pipeIFD|InmCorrimOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[0]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[0]~output .bus_hold = "false";
defparam \DireccionIFDOUT[0]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[1]~output (
	.i(\pipeIFD|InmCorrimOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[1]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[1]~output .bus_hold = "false";
defparam \DireccionIFDOUT[1]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[2]~output (
	.i(\pipeIFD|InmCorrimOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[2]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[2]~output .bus_hold = "false";
defparam \DireccionIFDOUT[2]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[3]~output (
	.i(\pipeIFD|InmCorrimOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[3]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[3]~output .bus_hold = "false";
defparam \DireccionIFDOUT[3]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[4]~output (
	.i(\pipeIFD|InmCorrimOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[4]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[4]~output .bus_hold = "false";
defparam \DireccionIFDOUT[4]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[5]~output (
	.i(\pipeIFD|InmCorrimOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[5]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[5]~output .bus_hold = "false";
defparam \DireccionIFDOUT[5]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[6]~output (
	.i(\pipeIFD|InmCorrimOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[6]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[6]~output .bus_hold = "false";
defparam \DireccionIFDOUT[6]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[7]~output (
	.i(\pipeIFD|InmCorrimOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[7]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[7]~output .bus_hold = "false";
defparam \DireccionIFDOUT[7]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[8]~output (
	.i(\pipeIFD|InmCorrimOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[8]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[8]~output .bus_hold = "false";
defparam \DireccionIFDOUT[8]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[9]~output (
	.i(\pipeIFD|InmCorrimOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[9]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[9]~output .bus_hold = "false";
defparam \DireccionIFDOUT[9]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[10]~output (
	.i(\pipeIFD|InmCorrimOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[10]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[10]~output .bus_hold = "false";
defparam \DireccionIFDOUT[10]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[11]~output (
	.i(\pipeIFD|InmCorrimOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[11]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[11]~output .bus_hold = "false";
defparam \DireccionIFDOUT[11]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[12]~output (
	.i(\pipeIFD|InmCorrimOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[12]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[12]~output .bus_hold = "false";
defparam \DireccionIFDOUT[12]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[13]~output (
	.i(\pipeIFD|InmCorrimOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[13]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[13]~output .bus_hold = "false";
defparam \DireccionIFDOUT[13]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[14]~output (
	.i(\pipeIFD|InmCorrimOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[14]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[14]~output .bus_hold = "false";
defparam \DireccionIFDOUT[14]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[15]~output (
	.i(\pipeIFD|InmCorrimOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[15]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[15]~output .bus_hold = "false";
defparam \DireccionIFDOUT[15]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[16]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[16]~output .bus_hold = "false";
defparam \DireccionIFDOUT[16]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[17]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[17]~output .bus_hold = "false";
defparam \DireccionIFDOUT[17]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[18]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[18]~output .bus_hold = "false";
defparam \DireccionIFDOUT[18]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[19]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[19]~output .bus_hold = "false";
defparam \DireccionIFDOUT[19]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[20]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[20]~output .bus_hold = "false";
defparam \DireccionIFDOUT[20]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[21]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[21]~output .bus_hold = "false";
defparam \DireccionIFDOUT[21]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[22]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[22]~output .bus_hold = "false";
defparam \DireccionIFDOUT[22]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[23]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[23]~output .bus_hold = "false";
defparam \DireccionIFDOUT[23]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[24]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[24]~output .bus_hold = "false";
defparam \DireccionIFDOUT[24]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[25]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[25]~output .bus_hold = "false";
defparam \DireccionIFDOUT[25]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[26]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[26]~output .bus_hold = "false";
defparam \DireccionIFDOUT[26]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[27]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[27]~output .bus_hold = "false";
defparam \DireccionIFDOUT[27]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[28]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[28]~output .bus_hold = "false";
defparam \DireccionIFDOUT[28]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[29]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[29]~output .bus_hold = "false";
defparam \DireccionIFDOUT[29]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[30]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[30]~output .bus_hold = "false";
defparam \DireccionIFDOUT[30]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DireccionIFDOUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DireccionIFDOUT[31]),
	.obar());
// synopsys translate_off
defparam \DireccionIFDOUT[31]~output .bus_hold = "false";
defparam \DireccionIFDOUT[31]~output .open_drain_output = "false";
defparam \DireccionIFDOUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~1 (
// Equation(s):
// \pcplus4|Add0~1_sumout  = SUM(( \pc|PCout [0] ) + ( VCC ) + ( !VCC ))
// \pcplus4|Add0~2  = CARRY(( \pc|PCout [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~1_sumout ),
	.cout(\pcplus4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~1 .extended_lut = "off";
defparam \pcplus4|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \pcplus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (!\pc|PCout [13] & (!\pc|PCout [14] & \pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (\pc|PCout [13] & (!\pc|PCout [14] & \pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (!\pc|PCout [13] & (\pc|PCout [14] & \pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (\pc|PCout [13] & (\pc|PCout [14] & \pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~input_o ),
	.d(\pc|PCout [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~input_o ),
	.d(\pc|PCout [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (!\pc|PCout [13] & (\pc|PCout [14] & !\pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (\pc|PCout [13] & (\pc|PCout [14] & !\pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3] = (!\pc|PCout [13] & (!\pc|PCout [14] & !\pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 64'h8080808080808080;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (\pc|PCout [13] & (!\pc|PCout [14] & !\pc|PCout [15]))

	.dataa(!\pc|PCout [13]),
	.datab(!\pc|PCout [14]),
	.datac(!\pc|PCout [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[0] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[0] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|OpCodeOUT[0] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|OpCodeOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|OpCodeOUT[0] .is_wysiwyg = "true";
defparam \pipeIFD|OpCodeOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|OpCodeOUT[2] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|OpCodeOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|OpCodeOUT[2] .is_wysiwyg = "true";
defparam \pipeIFD|OpCodeOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|OpCodeOUT[4] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|OpCodeOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|OpCodeOUT[4] .is_wysiwyg = "true";
defparam \pipeIFD|OpCodeOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|OpCodeOUT[3] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|OpCodeOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|OpCodeOUT[3] .is_wysiwyg = "true";
defparam \pipeIFD|OpCodeOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|WriteRegIN~0 (
// Equation(s):
// \unidadControl|WriteRegIN~0_combout  = ( \pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [4] & ((!\pipeIFD|OpCodeOUT [3]) # ((!\pipeIFD|OpCodeOUT [2]) # (\pipeIFD|OpCodeOUT [1])))) ) ) # ( !\pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [4] & 
// ((!\pipeIFD|OpCodeOUT [3]) # ((!\pipeIFD|OpCodeOUT [2]) # (\pipeIFD|OpCodeOUT [1])))) # (\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [2] $ (\pipeIFD|OpCodeOUT [1])))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [4]),
	.datab(!\pipeIFD|OpCodeOUT [3]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [1]),
	.datae(!\pipeIFD|OpCodeOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|WriteRegIN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|WriteRegIN~0 .extended_lut = "off";
defparam \unidadControl|WriteRegIN~0 .lut_mask = 64'hE8AEA8AAE8AEA8AA;
defparam \unidadControl|WriteRegIN~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|WriteRegTMP (
	.clk(\clk~input_o ),
	.d(\unidadControl|WriteRegIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|WriteRegTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|WriteRegTMP .is_wysiwyg = "true";
defparam \pipeDE|WriteRegTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|WriteRegTMP (
	.clk(\clk~input_o ),
	.d(\pipeDE|WriteRegTMP~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|WriteRegTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|WriteRegTMP .is_wysiwyg = "true";
defparam \pipeEm|WriteRegTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|WriteRegTMP (
	.clk(\clk~input_o ),
	.d(\pipeEm|WriteRegTMP~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|WriteRegTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|WriteRegTMP .is_wysiwyg = "true";
defparam \pipeWB|WriteRegTMP .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirWriteOUT[0] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirWriteOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirWriteOUT[0] .is_wysiwyg = "true";
defparam \pipeIFD|DirWriteOUT[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeDE|DirWriteTMP[0] (
	.clk(\clk~input_o ),
	.d(\pipeIFD|DirWriteOUT [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|DirWriteTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|DirWriteTMP[0] .is_wysiwyg = "true";
defparam \pipeDE|DirWriteTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDireccionPC~0 (
// Equation(s):
// \unidadControl|MuxDireccionPC~0_combout  = (!\pipeIFD|OpCodeOUT [3] & \pipeIFD|OpCodeOUT [4])

	.dataa(!\pipeIFD|OpCodeOUT [3]),
	.datab(!\pipeIFD|OpCodeOUT [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDireccionPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDireccionPC~0 .extended_lut = "off";
defparam \unidadControl|MuxDireccionPC~0 .lut_mask = 64'h2222222222222222;
defparam \unidadControl|MuxDireccionPC~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxResultIN~2 (
// Equation(s):
// \unidadControl|MuxResultIN~2_combout  = (\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & \unidadControl|MuxDireccionPC~0_combout ))

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\unidadControl|MuxDireccionPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxResultIN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxResultIN~2 .extended_lut = "off";
defparam \unidadControl|MuxResultIN~2 .lut_mask = 64'h0101010101010101;
defparam \unidadControl|MuxResultIN~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|MuxDirWriteTMP (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxResultIN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|MuxDirWriteTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|MuxDirWriteTMP .is_wysiwyg = "true";
defparam \pipeDE|MuxDirWriteTMP .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirW|C[0]~0 (
// Equation(s):
// \muxDirW|C[0]~0_combout  = (\pipeDE|MuxDirWriteTMP~q ) # (\pipeDE|DirWriteTMP [0])

	.dataa(!\pipeDE|DirWriteTMP [0]),
	.datab(!\pipeDE|MuxDirWriteTMP~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirW|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirW|C[0]~0 .extended_lut = "off";
defparam \muxDirW|C[0]~0 .lut_mask = 64'h7777777777777777;
defparam \muxDirW|C[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirWriteTMP[0] (
	.clk(\clk~input_o ),
	.d(\muxDirW|C[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirWriteTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirWriteTMP[0] .is_wysiwyg = "true";
defparam \pipeEm|DirWriteTMP[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DirWriteTMP[0] (
	.clk(\clk~input_o ),
	.d(\pipeEm|DirWriteTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DirWriteTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DirWriteTMP[0] .is_wysiwyg = "true";
defparam \pipeWB|DirWriteTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirWriteOUT[1] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirWriteOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirWriteOUT[1] .is_wysiwyg = "true";
defparam \pipeIFD|DirWriteOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \pipeDE|DirWriteTMP[1] (
	.clk(\clk~input_o ),
	.d(\pipeIFD|DirWriteOUT [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|DirWriteTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|DirWriteTMP[1] .is_wysiwyg = "true";
defparam \pipeDE|DirWriteTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirW|C[1]~1 (
// Equation(s):
// \muxDirW|C[1]~1_combout  = (!\pipeDE|MuxDirWriteTMP~q  & \pipeDE|DirWriteTMP [1])

	.dataa(!\pipeDE|MuxDirWriteTMP~q ),
	.datab(!\pipeDE|DirWriteTMP [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirW|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirW|C[1]~1 .extended_lut = "off";
defparam \muxDirW|C[1]~1 .lut_mask = 64'h2222222222222222;
defparam \muxDirW|C[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirWriteTMP[1] (
	.clk(\clk~input_o ),
	.d(\muxDirW|C[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirWriteTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirWriteTMP[1] .is_wysiwyg = "true";
defparam \pipeEm|DirWriteTMP[1] .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DirWriteTMP[1] (
	.clk(\clk~input_o ),
	.d(\pipeEm|DirWriteTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DirWriteTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DirWriteTMP[1] .is_wysiwyg = "true";
defparam \pipeWB|DirWriteTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirWriteOUT[2] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirWriteOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirWriteOUT[2] .is_wysiwyg = "true";
defparam \pipeIFD|DirWriteOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \pipeDE|DirWriteTMP[2] (
	.clk(\clk~input_o ),
	.d(\pipeIFD|DirWriteOUT [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|DirWriteTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|DirWriteTMP[2] .is_wysiwyg = "true";
defparam \pipeDE|DirWriteTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirW|C[2]~2 (
// Equation(s):
// \muxDirW|C[2]~2_combout  = (!\pipeDE|MuxDirWriteTMP~q  & \pipeDE|DirWriteTMP [2])

	.dataa(!\pipeDE|MuxDirWriteTMP~q ),
	.datab(!\pipeDE|DirWriteTMP [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirW|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirW|C[2]~2 .extended_lut = "off";
defparam \muxDirW|C[2]~2 .lut_mask = 64'h2222222222222222;
defparam \muxDirW|C[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirWriteTMP[2] (
	.clk(\clk~input_o ),
	.d(\muxDirW|C[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirWriteTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirWriteTMP[2] .is_wysiwyg = "true";
defparam \pipeEm|DirWriteTMP[2] .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DirWriteTMP[2] (
	.clk(\clk~input_o ),
	.d(\pipeEm|DirWriteTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DirWriteTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DirWriteTMP[2] .is_wysiwyg = "true";
defparam \pipeWB|DirWriteTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirWriteOUT[3] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirWriteOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirWriteOUT[3] .is_wysiwyg = "true";
defparam \pipeIFD|DirWriteOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \pipeDE|DirWriteTMP[3] (
	.clk(\clk~input_o ),
	.d(\pipeIFD|DirWriteOUT [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|DirWriteTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|DirWriteTMP[3] .is_wysiwyg = "true";
defparam \pipeDE|DirWriteTMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirW|C[3]~3 (
// Equation(s):
// \muxDirW|C[3]~3_combout  = (\pipeDE|DirWriteTMP [3]) # (\pipeDE|MuxDirWriteTMP~q )

	.dataa(!\pipeDE|MuxDirWriteTMP~q ),
	.datab(!\pipeDE|DirWriteTMP [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirW|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirW|C[3]~3 .extended_lut = "off";
defparam \muxDirW|C[3]~3 .lut_mask = 64'h7777777777777777;
defparam \muxDirW|C[3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirWriteTMP[3] (
	.clk(\clk~input_o ),
	.d(\muxDirW|C[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirWriteTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirWriteTMP[3] .is_wysiwyg = "true";
defparam \pipeEm|DirWriteTMP[3] .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DirWriteTMP[3] (
	.clk(\clk~input_o ),
	.d(\pipeEm|DirWriteTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DirWriteTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DirWriteTMP[3] .is_wysiwyg = "true";
defparam \pipeWB|DirWriteTMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirWriteOUT[4] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirWriteOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirWriteOUT[4] .is_wysiwyg = "true";
defparam \pipeIFD|DirWriteOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \pipeDE|DirWriteTMP[4] (
	.clk(\clk~input_o ),
	.d(\pipeIFD|DirWriteOUT [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|DirWriteTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|DirWriteTMP[4] .is_wysiwyg = "true";
defparam \pipeDE|DirWriteTMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirW|C[4]~4 (
// Equation(s):
// \muxDirW|C[4]~4_combout  = (\pipeDE|DirWriteTMP [4]) # (\pipeDE|MuxDirWriteTMP~q )

	.dataa(!\pipeDE|MuxDirWriteTMP~q ),
	.datab(!\pipeDE|DirWriteTMP [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirW|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirW|C[4]~4 .extended_lut = "off";
defparam \muxDirW|C[4]~4 .lut_mask = 64'h7777777777777777;
defparam \muxDirW|C[4]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirWriteTMP[4] (
	.clk(\clk~input_o ),
	.d(\muxDirW|C[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirWriteTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirWriteTMP[4] .is_wysiwyg = "true";
defparam \pipeEm|DirWriteTMP[4] .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DirWriteTMP[4] (
	.clk(\clk~input_o ),
	.d(\pipeEm|DirWriteTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DirWriteTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DirWriteTMP[4] .is_wysiwyg = "true";
defparam \pipeWB|DirWriteTMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [31]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|crtlMuxValA~0 (
// Equation(s):
// \unidadControl|crtlMuxValA~0_combout  = ( !\pipeIFD|OpCodeOUT [4] & ( (\pipeIFD|OpCodeOUT [0] & (\pipeIFD|OpCodeOUT [3] & ((\pipeIFD|OpCodeOUT [2]) # (\pipeIFD|OpCodeOUT [1])))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [0]),
	.datab(!\pipeIFD|OpCodeOUT [1]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [3]),
	.datae(!\pipeIFD|OpCodeOUT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|crtlMuxValA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|crtlMuxValA~0 .extended_lut = "off";
defparam \unidadControl|crtlMuxValA~0 .lut_mask = 64'h0015000000150000;
defparam \unidadControl|crtlMuxValA~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValATMP[31] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[31] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|CodigoALUIN[0]~0 (
// Equation(s):
// \unidadControl|CodigoALUIN[0]~0_combout  = ( !\pipeIFD|OpCodeOUT [3] & ( (!\pipeIFD|OpCodeOUT [4] & ((!\pipeIFD|OpCodeOUT [1]) # ((\pipeIFD|OpCodeOUT [0] & \pipeIFD|OpCodeOUT [2])))) # (\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [0] & 
// (!\pipeIFD|OpCodeOUT [2] & !\pipeIFD|OpCodeOUT [1]))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [4]),
	.datab(!\pipeIFD|OpCodeOUT [0]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [1]),
	.datae(!\pipeIFD|OpCodeOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|CodigoALUIN[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|CodigoALUIN[0]~0 .extended_lut = "off";
defparam \unidadControl|CodigoALUIN[0]~0 .lut_mask = 64'hEA020000EA020000;
defparam \unidadControl|CodigoALUIN[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|CodigoALUTMP[0] (
	.clk(\clk~input_o ),
	.d(\unidadControl|CodigoALUIN[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|CodigoALUTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|CodigoALUTMP[0] .is_wysiwyg = "true";
defparam \pipeDE|CodigoALUTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|CodigoALUIN[1]~2 (
// Equation(s):
// \unidadControl|CodigoALUIN[1]~2_combout  = ( \pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [2] & !\pipeIFD|OpCodeOUT [1])) ) ) # ( !\pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [4] & (((!\pipeIFD|OpCodeOUT [2] & 
// !\pipeIFD|OpCodeOUT [1])))) # (\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [2] $ (\pipeIFD|OpCodeOUT [1])))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [4]),
	.datab(!\pipeIFD|OpCodeOUT [3]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [1]),
	.datae(!\pipeIFD|OpCodeOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|CodigoALUIN[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|CodigoALUIN[1]~2 .extended_lut = "off";
defparam \unidadControl|CodigoALUIN[1]~2 .lut_mask = 64'hE004A000E004A000;
defparam \unidadControl|CodigoALUIN[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|CodigoALUTMP[1] (
	.clk(\clk~input_o ),
	.d(\unidadControl|CodigoALUIN[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|CodigoALUTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|CodigoALUTMP[1] .is_wysiwyg = "true";
defparam \pipeDE|CodigoALUTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|CodigoALUIN[2]~1 (
// Equation(s):
// \unidadControl|CodigoALUIN[2]~1_combout  = ( \pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [2] $ (!\pipeIFD|OpCodeOUT [1])))) ) ) # ( !\pipeIFD|OpCodeOUT [0] & ( (!\pipeIFD|OpCodeOUT [3] & 
// (!\pipeIFD|OpCodeOUT [2] $ (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [4])))) # (\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [2] & (!\pipeIFD|OpCodeOUT [1] & !\pipeIFD|OpCodeOUT [4]))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [3]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [1]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|OpCodeOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|CodigoALUIN[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|CodigoALUIN[2]~1 .extended_lut = "off";
defparam \unidadControl|CodigoALUIN[2]~1 .lut_mask = 64'h6882280068822800;
defparam \unidadControl|CodigoALUIN[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|CodigoALUTMP[2] (
	.clk(\clk~input_o ),
	.d(\unidadControl|CodigoALUIN[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|CodigoALUTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|CodigoALUTMP[2] .is_wysiwyg = "true";
defparam \pipeDE|CodigoALUTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[21]~0 (
// Equation(s):
// \alu|Result[21]~0_combout  = (\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & !\pipeDE|CodigoALUTMP [2]))

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|CodigoALUTMP [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[21]~0 .extended_lut = "off";
defparam \alu|Result[21]~0 .lut_mask = 64'h1010101010101010;
defparam \alu|Result[21]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result~1 (
// Equation(s):
// \alu|Result~1_combout  = (!\pipeDE|CodigoALUTMP [1] & \pipeDE|CodigoALUTMP [2])

	.dataa(!\pipeDE|CodigoALUTMP [1]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result~1 .extended_lut = "off";
defparam \alu|Result~1 .lut_mask = 64'h2222222222222222;
defparam \alu|Result~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|DirRegBOUT[4] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegBOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegBOUT[4] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegBOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirRegB|C[4]~4 (
// Equation(s):
// \muxDirRegB|C[4]~4_combout  = ( \pipeIFD|DirRegBOUT [4] & ( \pipeIFD|DirWriteOUT [4] ) ) # ( !\pipeIFD|DirRegBOUT [4] & ( \pipeIFD|DirWriteOUT [4] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT 
// [4]))) ) ) ) # ( \pipeIFD|DirRegBOUT [4] & ( !\pipeIFD|DirWriteOUT [4] & ( ((!\pipeIFD|OpCodeOUT [2]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [4]))) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|DirRegBOUT [4]),
	.dataf(!\pipeIFD|DirWriteOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirRegB|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirRegB|C[4]~4 .extended_lut = "off";
defparam \muxDirRegB|C[4]~4 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \muxDirRegB|C[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[14] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[14] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirRegB|C[2]~0 (
// Equation(s):
// \muxDirRegB|C[2]~0_combout  = ( \pipeIFD|InmCorrimOUT [14] & ( \pipeIFD|DirWriteOUT [2] ) ) # ( !\pipeIFD|InmCorrimOUT [14] & ( \pipeIFD|DirWriteOUT [2] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT 
// [4]))) ) ) ) # ( \pipeIFD|InmCorrimOUT [14] & ( !\pipeIFD|DirWriteOUT [2] & ( ((!\pipeIFD|OpCodeOUT [2]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [4]))) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|InmCorrimOUT [14]),
	.dataf(!\pipeIFD|DirWriteOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirRegB|C[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirRegB|C[2]~0 .extended_lut = "off";
defparam \muxDirRegB|C[2]~0 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \muxDirRegB|C[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[15] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[15] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirRegB|C[3]~1 (
// Equation(s):
// \muxDirRegB|C[3]~1_combout  = ( \pipeIFD|InmCorrimOUT [15] & ( \pipeIFD|DirWriteOUT [3] ) ) # ( !\pipeIFD|InmCorrimOUT [15] & ( \pipeIFD|DirWriteOUT [3] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT 
// [4]))) ) ) ) # ( \pipeIFD|InmCorrimOUT [15] & ( !\pipeIFD|DirWriteOUT [3] & ( ((!\pipeIFD|OpCodeOUT [2]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [4]))) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|InmCorrimOUT [15]),
	.dataf(!\pipeIFD|DirWriteOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirRegB|C[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirRegB|C[3]~1 .extended_lut = "off";
defparam \muxDirRegB|C[3]~1 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \muxDirRegB|C[3]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \pipeDE|ValBTMP[31]~0 (
// Equation(s):
// \pipeDE|ValBTMP[31]~0_combout  = (!\muxDirRegB|C[2]~0_combout  & \muxDirRegB|C[3]~1_combout )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pipeDE|ValBTMP[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pipeDE|ValBTMP[31]~0 .extended_lut = "off";
defparam \pipeDE|ValBTMP[31]~0 .lut_mask = 64'h2222222222222222;
defparam \pipeDE|ValBTMP[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [29]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[29] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[29] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxResultIN[1]~4 (
// Equation(s):
// \unidadControl|MuxResultIN[1]~4_combout  = ( \alu|Flags [1] & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [4]) # (!\pipeIFD|OpCodeOUT [0] $ (\pipeIFD|OpCodeOUT [1])))) ) ) # ( !\alu|Flags [1] & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT 
// [4]) # ((!\pipeIFD|OpCodeOUT [1]) # (\pipeIFD|OpCodeOUT [0])))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [3]),
	.datab(!\pipeIFD|OpCodeOUT [4]),
	.datac(!\pipeIFD|OpCodeOUT [0]),
	.datad(!\pipeIFD|OpCodeOUT [1]),
	.datae(!\alu|Flags [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxResultIN[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxResultIN[1]~4 .extended_lut = "off";
defparam \unidadControl|MuxResultIN[1]~4 .lut_mask = 64'hAA8AA88AAA8AA88A;
defparam \unidadControl|MuxResultIN[1]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxResultIN[1]~1 (
// Equation(s):
// \unidadControl|MuxResultIN[1]~1_combout  = ( \alu|Flags [0] & ( \unidadControl|MuxResultIN[1]~4_combout  & ( (!\pipeIFD|OpCodeOUT [4]) # (!\pipeIFD|OpCodeOUT [2] $ (\pipeIFD|OpCodeOUT [0])) ) ) ) # ( !\alu|Flags [0] & ( 
// \unidadControl|MuxResultIN[1]~4_combout  & ( (!\pipeIFD|OpCodeOUT [4]) # ((!\pipeIFD|OpCodeOUT [0]) # ((\pipeIFD|OpCodeOUT [2] & \pipeIFD|OpCodeOUT [1]))) ) ) ) # ( \alu|Flags [0] & ( !\unidadControl|MuxResultIN[1]~4_combout  & ( (!\pipeIFD|OpCodeOUT [2] 
// & !\pipeIFD|OpCodeOUT [4]) ) ) ) # ( !\alu|Flags [0] & ( !\unidadControl|MuxResultIN[1]~4_combout  & ( (!\pipeIFD|OpCodeOUT [2] & !\pipeIFD|OpCodeOUT [4]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [2]),
	.datab(!\pipeIFD|OpCodeOUT [4]),
	.datac(!\pipeIFD|OpCodeOUT [0]),
	.datad(!\pipeIFD|OpCodeOUT [1]),
	.datae(!\alu|Flags [0]),
	.dataf(!\unidadControl|MuxResultIN[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxResultIN[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxResultIN[1]~1 .extended_lut = "off";
defparam \unidadControl|MuxResultIN[1]~1 .lut_mask = 64'h88888888FCFDEDED;
defparam \unidadControl|MuxResultIN[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|MuxResultTMP[1] (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxResultIN[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|MuxResultTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|MuxResultTMP[1] .is_wysiwyg = "true";
defparam \pipeDE|MuxResultTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MuxResultSelect|Equal0~0 (
// Equation(s):
// \MuxResultSelect|Equal0~0_combout  = (\pipeDE|MuxResultTMP [1]) # (\pipeDE|MuxResultTMP [0])

	.dataa(!\pipeDE|MuxResultTMP [0]),
	.datab(!\pipeDE|MuxResultTMP [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxResultSelect|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxResultSelect|Equal0~0 .extended_lut = "off";
defparam \MuxResultSelect|Equal0~0 .lut_mask = 64'h7777777777777777;
defparam \MuxResultSelect|Equal0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[29] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [29]),
	.asdata(\alu|Result[29]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[29] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|crtlMuxValB~0 (
// Equation(s):
// \unidadControl|crtlMuxValB~0_combout  = ( !\pipeIFD|OpCodeOUT [4] & ( (\pipeIFD|OpCodeOUT [0] & (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [1]) # (!\pipeIFD|OpCodeOUT [2])))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [0]),
	.datab(!\pipeIFD|OpCodeOUT [1]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [3]),
	.datae(!\pipeIFD|OpCodeOUT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|crtlMuxValB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|crtlMuxValB~0 .extended_lut = "off";
defparam \unidadControl|crtlMuxValB~0 .lut_mask = 64'h5400000054000000;
defparam \unidadControl|crtlMuxValB~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~5 (
// Equation(s):
// \registerBank|Decoder0~5_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~5 .extended_lut = "off";
defparam \registerBank|Decoder0~5 .lut_mask = 64'h0000000000008000;
defparam \registerBank|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[16][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][0] .is_wysiwyg = "true";
defparam \registerBank|RF[16][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~6 (
// Equation(s):
// \registerBank|Decoder0~6_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~6 .extended_lut = "off";
defparam \registerBank|Decoder0~6 .lut_mask = 64'h0000000000000800;
defparam \registerBank|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[20][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][0] .is_wysiwyg = "true";
defparam \registerBank|RF[20][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~7 (
// Equation(s):
// \registerBank|Decoder0~7_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~7 .extended_lut = "off";
defparam \registerBank|Decoder0~7 .lut_mask = 64'h0000000000000080;
defparam \registerBank|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[24][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][0] .is_wysiwyg = "true";
defparam \registerBank|RF[24][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~8 (
// Equation(s):
// \registerBank|Decoder0~8_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~8 .extended_lut = "off";
defparam \registerBank|Decoder0~8 .lut_mask = 64'h0000000000000008;
defparam \registerBank|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[28][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][0] .is_wysiwyg = "true";
defparam \registerBank|RF[28][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~330 (
// Equation(s):
// \muxValB|C[0]~330_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][0]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][0]~q  ) ) )

	.dataa(!\registerBank|RF[16][0]~q ),
	.datab(!\registerBank|RF[20][0]~q ),
	.datac(!\registerBank|RF[24][0]~q ),
	.datad(!\registerBank|RF[28][0]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~330 .extended_lut = "off";
defparam \muxValB|C[0]~330 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~9 (
// Equation(s):
// \registerBank|Decoder0~9_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~9 .extended_lut = "off";
defparam \registerBank|Decoder0~9 .lut_mask = 64'h0000000000004000;
defparam \registerBank|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][0] .is_wysiwyg = "true";
defparam \registerBank|RF[17][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~10 (
// Equation(s):
// \registerBank|Decoder0~10_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~10 .extended_lut = "off";
defparam \registerBank|Decoder0~10 .lut_mask = 64'h0000000000000400;
defparam \registerBank|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[21][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][0] .is_wysiwyg = "true";
defparam \registerBank|RF[21][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~11 (
// Equation(s):
// \registerBank|Decoder0~11_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~11 .extended_lut = "off";
defparam \registerBank|Decoder0~11 .lut_mask = 64'h0000000000000040;
defparam \registerBank|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[25][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][0] .is_wysiwyg = "true";
defparam \registerBank|RF[25][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~12 (
// Equation(s):
// \registerBank|Decoder0~12_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~12 .extended_lut = "off";
defparam \registerBank|Decoder0~12 .lut_mask = 64'h0000000000000004;
defparam \registerBank|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[29][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][0] .is_wysiwyg = "true";
defparam \registerBank|RF[29][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~331 (
// Equation(s):
// \muxValB|C[0]~331_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][0]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][0]~q  ) ) )

	.dataa(!\registerBank|RF[17][0]~q ),
	.datab(!\registerBank|RF[21][0]~q ),
	.datac(!\registerBank|RF[25][0]~q ),
	.datad(!\registerBank|RF[29][0]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~331 .extended_lut = "off";
defparam \muxValB|C[0]~331 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~13 (
// Equation(s):
// \registerBank|Decoder0~13_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~13 .extended_lut = "off";
defparam \registerBank|Decoder0~13 .lut_mask = 64'h0000000000002000;
defparam \registerBank|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][0] .is_wysiwyg = "true";
defparam \registerBank|RF[18][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~14 (
// Equation(s):
// \registerBank|Decoder0~14_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~14 .extended_lut = "off";
defparam \registerBank|Decoder0~14 .lut_mask = 64'h0000000000000200;
defparam \registerBank|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[22][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][0] .is_wysiwyg = "true";
defparam \registerBank|RF[22][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~15 (
// Equation(s):
// \registerBank|Decoder0~15_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~15 .extended_lut = "off";
defparam \registerBank|Decoder0~15 .lut_mask = 64'h0000000000000020;
defparam \registerBank|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[26][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][0] .is_wysiwyg = "true";
defparam \registerBank|RF[26][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~16 (
// Equation(s):
// \registerBank|Decoder0~16_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~16 .extended_lut = "off";
defparam \registerBank|Decoder0~16 .lut_mask = 64'h0000000000000002;
defparam \registerBank|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[30][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][0] .is_wysiwyg = "true";
defparam \registerBank|RF[30][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~332 (
// Equation(s):
// \muxValB|C[0]~332_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][0]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][0]~q  ) ) )

	.dataa(!\registerBank|RF[18][0]~q ),
	.datab(!\registerBank|RF[22][0]~q ),
	.datac(!\registerBank|RF[26][0]~q ),
	.datad(!\registerBank|RF[30][0]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~332 .extended_lut = "off";
defparam \muxValB|C[0]~332 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~17 (
// Equation(s):
// \registerBank|Decoder0~17_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~17 .extended_lut = "off";
defparam \registerBank|Decoder0~17 .lut_mask = 64'h0000000000001000;
defparam \registerBank|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][0] .is_wysiwyg = "true";
defparam \registerBank|RF[19][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~18 (
// Equation(s):
// \registerBank|Decoder0~18_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~18 .extended_lut = "off";
defparam \registerBank|Decoder0~18 .lut_mask = 64'h0000000000000100;
defparam \registerBank|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[23][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][0] .is_wysiwyg = "true";
defparam \registerBank|RF[23][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~19 (
// Equation(s):
// \registerBank|Decoder0~19_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~19 .extended_lut = "off";
defparam \registerBank|Decoder0~19 .lut_mask = 64'h0000000000000010;
defparam \registerBank|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[27][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][0] .is_wysiwyg = "true";
defparam \registerBank|RF[27][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~20 (
// Equation(s):
// \registerBank|Decoder0~20_combout  = ( \pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~20 .extended_lut = "off";
defparam \registerBank|Decoder0~20 .lut_mask = 64'h0000000000000001;
defparam \registerBank|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[31][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][0] .is_wysiwyg = "true";
defparam \registerBank|RF[31][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~333 (
// Equation(s):
// \muxValB|C[0]~333_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][0]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][0]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][0]~q  ) ) )

	.dataa(!\registerBank|RF[19][0]~q ),
	.datab(!\registerBank|RF[23][0]~q ),
	.datac(!\registerBank|RF[27][0]~q ),
	.datad(!\registerBank|RF[31][0]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~333 .extended_lut = "off";
defparam \muxValB|C[0]~333 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~333 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[12] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[12] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirRegB|C[0]~2 (
// Equation(s):
// \muxDirRegB|C[0]~2_combout  = ( \pipeIFD|InmCorrimOUT [12] & ( \pipeIFD|DirWriteOUT [0] ) ) # ( !\pipeIFD|InmCorrimOUT [12] & ( \pipeIFD|DirWriteOUT [0] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT 
// [4]))) ) ) ) # ( \pipeIFD|InmCorrimOUT [12] & ( !\pipeIFD|DirWriteOUT [0] & ( ((!\pipeIFD|OpCodeOUT [2]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [4]))) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|InmCorrimOUT [12]),
	.dataf(!\pipeIFD|DirWriteOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirRegB|C[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirRegB|C[0]~2 .extended_lut = "off";
defparam \muxDirRegB|C[0]~2 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \muxDirRegB|C[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[13] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[13] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirRegB|C[1]~3 (
// Equation(s):
// \muxDirRegB|C[1]~3_combout  = ( \pipeIFD|InmCorrimOUT [13] & ( \pipeIFD|DirWriteOUT [1] ) ) # ( !\pipeIFD|InmCorrimOUT [13] & ( \pipeIFD|DirWriteOUT [1] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT 
// [4]))) ) ) ) # ( \pipeIFD|InmCorrimOUT [13] & ( !\pipeIFD|DirWriteOUT [1] & ( ((!\pipeIFD|OpCodeOUT [2]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [4]))) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\pipeIFD|InmCorrimOUT [13]),
	.dataf(!\pipeIFD|DirWriteOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirRegB|C[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirRegB|C[1]~3 .extended_lut = "off";
defparam \muxDirRegB|C[1]~3 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \muxDirRegB|C[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~334 (
// Equation(s):
// \muxValB|C[0]~334_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[0]~333_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[0]~332_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[0]~331_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[0]~330_combout  ) ) )

	.dataa(!\muxValB|C[0]~330_combout ),
	.datab(!\muxValB|C[0]~331_combout ),
	.datac(!\muxValB|C[0]~332_combout ),
	.datad(!\muxValB|C[0]~333_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~334 .extended_lut = "off";
defparam \muxValB|C[0]~334 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~1 (
// Equation(s):
// \registerBank|Decoder0~1_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~1 .extended_lut = "off";
defparam \registerBank|Decoder0~1 .lut_mask = 64'h0000000040000000;
defparam \registerBank|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[1][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][0] .is_wysiwyg = "true";
defparam \registerBank|RF[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~2 (
// Equation(s):
// \registerBank|Decoder0~2_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~2 .extended_lut = "off";
defparam \registerBank|Decoder0~2 .lut_mask = 64'h0000000020000000;
defparam \registerBank|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[2][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][0] .is_wysiwyg = "true";
defparam \registerBank|RF[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~3 (
// Equation(s):
// \registerBank|Decoder0~3_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~3 .extended_lut = "off";
defparam \registerBank|Decoder0~3 .lut_mask = 64'h0000000010000000;
defparam \registerBank|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[3][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][0] .is_wysiwyg = "true";
defparam \registerBank|RF[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~335 (
// Equation(s):
// \muxValB|C[0]~335_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][0]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][0]~q  ) ) )

	.dataa(!\registerBank|RF[0][0]~q ),
	.datab(!\registerBank|RF[1][0]~q ),
	.datac(!\registerBank|RF[2][0]~q ),
	.datad(!\registerBank|RF[3][0]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~335 .extended_lut = "off";
defparam \muxValB|C[0]~335 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~335 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~4 (
// Equation(s):
// \registerBank|Decoder0~4_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~4 .extended_lut = "off";
defparam \registerBank|Decoder0~4 .lut_mask = 64'h0000000008000000;
defparam \registerBank|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][0] .is_wysiwyg = "true";
defparam \registerBank|RF[4][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~29 (
// Equation(s):
// \registerBank|Decoder0~29_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~29 .extended_lut = "off";
defparam \registerBank|Decoder0~29 .lut_mask = 64'h0000000004000000;
defparam \registerBank|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[5][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][0] .is_wysiwyg = "true";
defparam \registerBank|RF[5][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~30 (
// Equation(s):
// \registerBank|Decoder0~30_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~30 .extended_lut = "off";
defparam \registerBank|Decoder0~30 .lut_mask = 64'h0000000002000000;
defparam \registerBank|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[6][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][0] .is_wysiwyg = "true";
defparam \registerBank|RF[6][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~31 (
// Equation(s):
// \registerBank|Decoder0~31_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~31 .extended_lut = "off";
defparam \registerBank|Decoder0~31 .lut_mask = 64'h0000000001000000;
defparam \registerBank|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[7][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][0] .is_wysiwyg = "true";
defparam \registerBank|RF[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~336 (
// Equation(s):
// \muxValB|C[0]~336_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][0]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][0]~q  ) ) )

	.dataa(!\registerBank|RF[4][0]~q ),
	.datab(!\registerBank|RF[5][0]~q ),
	.datac(!\registerBank|RF[6][0]~q ),
	.datad(!\registerBank|RF[7][0]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~336 .extended_lut = "off";
defparam \muxValB|C[0]~336 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~21 (
// Equation(s):
// \registerBank|Decoder0~21_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~21 .extended_lut = "off";
defparam \registerBank|Decoder0~21 .lut_mask = 64'h0000000000800000;
defparam \registerBank|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][0] .is_wysiwyg = "true";
defparam \registerBank|RF[8][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~22 (
// Equation(s):
// \registerBank|Decoder0~22_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~22 .extended_lut = "off";
defparam \registerBank|Decoder0~22 .lut_mask = 64'h0000000000400000;
defparam \registerBank|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[9][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][0] .is_wysiwyg = "true";
defparam \registerBank|RF[9][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~23 (
// Equation(s):
// \registerBank|Decoder0~23_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~23 .extended_lut = "off";
defparam \registerBank|Decoder0~23 .lut_mask = 64'h0000000000200000;
defparam \registerBank|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[10][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][0] .is_wysiwyg = "true";
defparam \registerBank|RF[10][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~24 (
// Equation(s):
// \registerBank|Decoder0~24_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~24 .extended_lut = "off";
defparam \registerBank|Decoder0~24 .lut_mask = 64'h0000000000100000;
defparam \registerBank|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[11][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][0] .is_wysiwyg = "true";
defparam \registerBank|RF[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~337 (
// Equation(s):
// \muxValB|C[0]~337_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][0]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][0]~q  ) ) )

	.dataa(!\registerBank|RF[8][0]~q ),
	.datab(!\registerBank|RF[9][0]~q ),
	.datac(!\registerBank|RF[10][0]~q ),
	.datad(!\registerBank|RF[11][0]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~337 .extended_lut = "off";
defparam \muxValB|C[0]~337 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~337 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~25 (
// Equation(s):
// \registerBank|Decoder0~25_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~25 .extended_lut = "off";
defparam \registerBank|Decoder0~25 .lut_mask = 64'h0000000000080000;
defparam \registerBank|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][0] .is_wysiwyg = "true";
defparam \registerBank|RF[12][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~26 (
// Equation(s):
// \registerBank|Decoder0~26_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~26 .extended_lut = "off";
defparam \registerBank|Decoder0~26 .lut_mask = 64'h0000000000040000;
defparam \registerBank|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[13][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][0] .is_wysiwyg = "true";
defparam \registerBank|RF[13][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~27 (
// Equation(s):
// \registerBank|Decoder0~27_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~27 .extended_lut = "off";
defparam \registerBank|Decoder0~27 .lut_mask = 64'h0000000000020000;
defparam \registerBank|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[14][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][0] .is_wysiwyg = "true";
defparam \registerBank|RF[14][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~28 (
// Equation(s):
// \registerBank|Decoder0~28_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (\pipeWB|DirWriteTMP [0] & (\pipeWB|DirWriteTMP [1] & (\pipeWB|DirWriteTMP [2] & \pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~28 .extended_lut = "off";
defparam \registerBank|Decoder0~28 .lut_mask = 64'h0000000000010000;
defparam \registerBank|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[15][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][0] .is_wysiwyg = "true";
defparam \registerBank|RF[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~338 (
// Equation(s):
// \muxValB|C[0]~338_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][0]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][0]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][0]~q  ) ) )

	.dataa(!\registerBank|RF[12][0]~q ),
	.datab(!\registerBank|RF[13][0]~q ),
	.datac(!\registerBank|RF[14][0]~q ),
	.datad(!\registerBank|RF[15][0]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~338 .extended_lut = "off";
defparam \muxValB|C[0]~338 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~339 (
// Equation(s):
// \muxValB|C[0]~339_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[0]~338_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[0]~337_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[0]~336_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[0]~335_combout  ) ) )

	.dataa(!\muxValB|C[0]~335_combout ),
	.datab(!\muxValB|C[0]~336_combout ),
	.datac(!\muxValB|C[0]~337_combout ),
	.datad(!\muxValB|C[0]~338_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~339 .extended_lut = "off";
defparam \muxValB|C[0]~339 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[0]~339 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[0]~340 (
// Equation(s):
// \muxValB|C[0]~340_combout  = ( \muxValB|C[0]~339_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[0]~334_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [0])) ) ) # ( 
// !\muxValB|C[0]~339_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[0]~334_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [0])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [0]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[0]~334_combout ),
	.datae(!\muxValB|C[0]~339_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[0]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[0]~340 .extended_lut = "off";
defparam \muxValB|C[0]~340 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[0]~340 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[0] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[0]~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[0] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemRegBTMP[0] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemRegBTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemRegBTMP[0] .is_wysiwyg = "true";
defparam \pipeEm|DirMemRegBTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDirMemIN~0 (
// Equation(s):
// \unidadControl|MuxDirMemIN~0_combout  = ( \pipeIFD|OpCodeOUT [4] & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [1] & (!\pipeIFD|OpCodeOUT [0] & !\pipeIFD|OpCodeOUT [2])) # (\pipeIFD|OpCodeOUT [1] & ((\pipeIFD|OpCodeOUT [2]))))) ) ) # ( 
// !\pipeIFD|OpCodeOUT [4] & ( (!\pipeIFD|OpCodeOUT [1]) # ((!\pipeIFD|OpCodeOUT [3]) # (\pipeIFD|OpCodeOUT [2])) ) )

	.dataa(!\pipeIFD|OpCodeOUT [0]),
	.datab(!\pipeIFD|OpCodeOUT [1]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\pipeIFD|OpCodeOUT [3]),
	.datae(!\pipeIFD|OpCodeOUT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDirMemIN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDirMemIN~0 .extended_lut = "off";
defparam \unidadControl|MuxDirMemIN~0 .lut_mask = 64'hFFCF8300FFCF8300;
defparam \unidadControl|MuxDirMemIN~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|MuxDirMemTMP (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxDirMemIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|MuxDirMemTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|MuxDirMemTMP .is_wysiwyg = "true";
defparam \pipeDE|MuxDirMemTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|MuxDirMemTMP (
	.clk(\clk~input_o ),
	.d(\pipeDE|MuxDirMemTMP~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|MuxDirMemTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|MuxDirMemTMP .is_wysiwyg = "true";
defparam \pipeEm|MuxDirMemTMP .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [0]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[0] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[0] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemCargaTMP[0] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemCargaTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemCargaTMP[0] .is_wysiwyg = "true";
defparam \pipeEm|DirMemCargaTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirMem|C[0]~0 (
// Equation(s):
// \muxDirMem|C[0]~0_combout  = (!\pipeEm|MuxDirMemTMP~q  & ((\pipeEm|DirMemCargaTMP [0]))) # (\pipeEm|MuxDirMemTMP~q  & (\pipeEm|DirMemRegBTMP [0]))

	.dataa(!\pipeEm|DirMemRegBTMP [0]),
	.datab(!\pipeEm|MuxDirMemTMP~q ),
	.datac(!\pipeEm|DirMemCargaTMP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirMem|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirMem|C[0]~0 .extended_lut = "off";
defparam \muxDirMem|C[0]~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \muxDirMem|C[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[1] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[1] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [1]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[1] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[1] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[2] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[2] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [2]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[2] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[2] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[3] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[3] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [3]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[3] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[3] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[4] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[4] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [4]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[4] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[4] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[5] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[5] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [5]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[5] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[5] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[6] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[6] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [6]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[6] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[6] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[7] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[7] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [7]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[7] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[7] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[8] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[8] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [8]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[8] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[8] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[9] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[9] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [9]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[9] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[9] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[10] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[10] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [10]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[10] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[10] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|InmCorrimOUT[11] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|InmCorrimOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|InmCorrimOUT[11] .is_wysiwyg = "true";
defparam \pipeIFD|InmCorrimOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [11]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[11] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[11] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [12]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[12] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[12] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [13]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[13] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[13] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [14]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[14] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[14] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [15]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[15] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.asdata(\pipeIFD|InmCorrimOUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|crtlMuxValA~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[15] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [16]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[16] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[16] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( \pipeDE|ValATMP [0] ) + ( \pipeDE|ValBTMP [0] ) + ( !VCC ))
// \alu|Add0~126  = CARRY(( \pipeDE|ValATMP [0] ) + ( \pipeDE|ValBTMP [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [0]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(\alu|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( \pipeDE|ValATMP [1] ) + ( \pipeDE|ValBTMP [1] ) + ( \alu|Add0~126  ))
// \alu|Add0~86  = CARRY(( \pipeDE|ValATMP [1] ) + ( \pipeDE|ValBTMP [1] ) + ( \alu|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [1]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [1]),
	.datag(gnd),
	.cin(\alu|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( \pipeDE|ValATMP [2] ) + ( \pipeDE|ValBTMP [2] ) + ( \alu|Add0~86  ))
// \alu|Add0~66  = CARRY(( \pipeDE|ValATMP [2] ) + ( \pipeDE|ValBTMP [2] ) + ( \alu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [2]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [2]),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(\alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( \pipeDE|ValATMP [3] ) + ( \pipeDE|ValBTMP [3] ) + ( \alu|Add0~66  ))
// \alu|Add0~54  = CARRY(( \pipeDE|ValATMP [3] ) + ( \pipeDE|ValBTMP [3] ) + ( \alu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [3]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [3]),
	.datag(gnd),
	.cin(\alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \pipeDE|ValATMP [4] ) + ( \pipeDE|ValBTMP [4] ) + ( \alu|Add0~54  ))
// \alu|Add0~34  = CARRY(( \pipeDE|ValATMP [4] ) + ( \pipeDE|ValBTMP [4] ) + ( \alu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [4]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [4]),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( \pipeDE|ValATMP [5] ) + ( \pipeDE|ValBTMP [5] ) + ( \alu|Add0~34  ))
// \alu|Add0~94  = CARRY(( \pipeDE|ValATMP [5] ) + ( \pipeDE|ValBTMP [5] ) + ( \alu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [5]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [5]),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( \pipeDE|ValATMP [6] ) + ( \pipeDE|ValBTMP [6] ) + ( \alu|Add0~94  ))
// \alu|Add0~110  = CARRY(( \pipeDE|ValATMP [6] ) + ( \pipeDE|ValBTMP [6] ) + ( \alu|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [6]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [6]),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( \pipeDE|ValATMP [7] ) + ( \pipeDE|ValBTMP [7] ) + ( \alu|Add0~110  ))
// \alu|Add0~106  = CARRY(( \pipeDE|ValATMP [7] ) + ( \pipeDE|ValBTMP [7] ) + ( \alu|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [7]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [7]),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( \pipeDE|ValATMP [8] ) + ( \pipeDE|ValBTMP [8] ) + ( \alu|Add0~106  ))
// \alu|Add0~102  = CARRY(( \pipeDE|ValATMP [8] ) + ( \pipeDE|ValBTMP [8] ) + ( \alu|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [8]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [8]),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(\alu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( \pipeDE|ValATMP [9] ) + ( \pipeDE|ValBTMP [9] ) + ( \alu|Add0~102  ))
// \alu|Add0~74  = CARRY(( \pipeDE|ValATMP [9] ) + ( \pipeDE|ValBTMP [9] ) + ( \alu|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [9]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [9]),
	.datag(gnd),
	.cin(\alu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( \pipeDE|ValATMP [10] ) + ( \pipeDE|ValBTMP [10] ) + ( \alu|Add0~74  ))
// \alu|Add0~78  = CARRY(( \pipeDE|ValATMP [10] ) + ( \pipeDE|ValBTMP [10] ) + ( \alu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [10]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [10]),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \pipeDE|ValATMP [11] ) + ( \pipeDE|ValBTMP [11] ) + ( \alu|Add0~78  ))
// \alu|Add0~50  = CARRY(( \pipeDE|ValATMP [11] ) + ( \pipeDE|ValBTMP [11] ) + ( \alu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [11]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [11]),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \pipeDE|ValATMP [12] ) + ( \pipeDE|ValBTMP [12] ) + ( \alu|Add0~50  ))
// \alu|Add0~46  = CARRY(( \pipeDE|ValATMP [12] ) + ( \pipeDE|ValBTMP [12] ) + ( \alu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [12]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [12]),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \pipeDE|ValATMP [13] ) + ( \pipeDE|ValBTMP [13] ) + ( \alu|Add0~46  ))
// \alu|Add0~18  = CARRY(( \pipeDE|ValATMP [13] ) + ( \pipeDE|ValBTMP [13] ) + ( \alu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [13]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [13]),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \pipeDE|ValATMP [14] ) + ( \pipeDE|ValBTMP [14] ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( \pipeDE|ValATMP [14] ) + ( \pipeDE|ValBTMP [14] ) + ( \alu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [14]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [14]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \pipeDE|ValATMP [15] ) + ( \pipeDE|ValBTMP [15] ) + ( \alu|Add0~22  ))
// \alu|Add0~14  = CARRY(( \pipeDE|ValATMP [15] ) + ( \pipeDE|ValBTMP [15] ) + ( \alu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValATMP [15]),
	.datae(gnd),
	.dataf(!\pipeDE|ValBTMP [15]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( \pipeDE|ValBTMP [16] ) + ( \pipeDE|ValATMP [16] ) + ( \alu|Add0~14  ))
// \alu|Add0~122  = CARRY(( \pipeDE|ValBTMP [16] ) + ( \pipeDE|ValATMP [16] ) + ( \alu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [16]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [16]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~125 (
// Equation(s):
// \alu|Add1~125_sumout  = SUM(( !\pipeDE|ValBTMP [0] $ (!\pipeDE|ValATMP [0]) ) + ( !VCC ) + ( !VCC ))
// \alu|Add1~126  = CARRY(( !\pipeDE|ValBTMP [0] $ (!\pipeDE|ValATMP [0]) ) + ( !VCC ) + ( !VCC ))
// \alu|Add1~127  = SHARE((!\pipeDE|ValBTMP [0]) # (\pipeDE|ValATMP [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [0]),
	.datad(!\pipeDE|ValATMP [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~125_sumout ),
	.cout(\alu|Add1~126 ),
	.shareout(\alu|Add1~127 ));
// synopsys translate_off
defparam \alu|Add1~125 .extended_lut = "off";
defparam \alu|Add1~125 .lut_mask = 64'h0000F0FF00000FF0;
defparam \alu|Add1~125 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~85 (
// Equation(s):
// \alu|Add1~85_sumout  = SUM(( !\pipeDE|ValBTMP [1] $ (\pipeDE|ValATMP [1]) ) + ( \alu|Add1~127  ) + ( \alu|Add1~126  ))
// \alu|Add1~86  = CARRY(( !\pipeDE|ValBTMP [1] $ (\pipeDE|ValATMP [1]) ) + ( \alu|Add1~127  ) + ( \alu|Add1~126  ))
// \alu|Add1~87  = SHARE((!\pipeDE|ValBTMP [1] & \pipeDE|ValATMP [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [1]),
	.datad(!\pipeDE|ValATMP [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~126 ),
	.sharein(\alu|Add1~127 ),
	.combout(),
	.sumout(\alu|Add1~85_sumout ),
	.cout(\alu|Add1~86 ),
	.shareout(\alu|Add1~87 ));
// synopsys translate_off
defparam \alu|Add1~85 .extended_lut = "off";
defparam \alu|Add1~85 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~85 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~65 (
// Equation(s):
// \alu|Add1~65_sumout  = SUM(( !\pipeDE|ValBTMP [2] $ (\pipeDE|ValATMP [2]) ) + ( \alu|Add1~87  ) + ( \alu|Add1~86  ))
// \alu|Add1~66  = CARRY(( !\pipeDE|ValBTMP [2] $ (\pipeDE|ValATMP [2]) ) + ( \alu|Add1~87  ) + ( \alu|Add1~86  ))
// \alu|Add1~67  = SHARE((!\pipeDE|ValBTMP [2] & \pipeDE|ValATMP [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [2]),
	.datad(!\pipeDE|ValATMP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~86 ),
	.sharein(\alu|Add1~87 ),
	.combout(),
	.sumout(\alu|Add1~65_sumout ),
	.cout(\alu|Add1~66 ),
	.shareout(\alu|Add1~67 ));
// synopsys translate_off
defparam \alu|Add1~65 .extended_lut = "off";
defparam \alu|Add1~65 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~65 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~53 (
// Equation(s):
// \alu|Add1~53_sumout  = SUM(( !\pipeDE|ValBTMP [3] $ (\pipeDE|ValATMP [3]) ) + ( \alu|Add1~67  ) + ( \alu|Add1~66  ))
// \alu|Add1~54  = CARRY(( !\pipeDE|ValBTMP [3] $ (\pipeDE|ValATMP [3]) ) + ( \alu|Add1~67  ) + ( \alu|Add1~66  ))
// \alu|Add1~55  = SHARE((!\pipeDE|ValBTMP [3] & \pipeDE|ValATMP [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [3]),
	.datad(!\pipeDE|ValATMP [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~66 ),
	.sharein(\alu|Add1~67 ),
	.combout(),
	.sumout(\alu|Add1~53_sumout ),
	.cout(\alu|Add1~54 ),
	.shareout(\alu|Add1~55 ));
// synopsys translate_off
defparam \alu|Add1~53 .extended_lut = "off";
defparam \alu|Add1~53 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~53 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~33 (
// Equation(s):
// \alu|Add1~33_sumout  = SUM(( !\pipeDE|ValBTMP [4] $ (\pipeDE|ValATMP [4]) ) + ( \alu|Add1~55  ) + ( \alu|Add1~54  ))
// \alu|Add1~34  = CARRY(( !\pipeDE|ValBTMP [4] $ (\pipeDE|ValATMP [4]) ) + ( \alu|Add1~55  ) + ( \alu|Add1~54  ))
// \alu|Add1~35  = SHARE((!\pipeDE|ValBTMP [4] & \pipeDE|ValATMP [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [4]),
	.datad(!\pipeDE|ValATMP [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~54 ),
	.sharein(\alu|Add1~55 ),
	.combout(),
	.sumout(\alu|Add1~33_sumout ),
	.cout(\alu|Add1~34 ),
	.shareout(\alu|Add1~35 ));
// synopsys translate_off
defparam \alu|Add1~33 .extended_lut = "off";
defparam \alu|Add1~33 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~33 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~93 (
// Equation(s):
// \alu|Add1~93_sumout  = SUM(( !\pipeDE|ValBTMP [5] $ (\pipeDE|ValATMP [5]) ) + ( \alu|Add1~35  ) + ( \alu|Add1~34  ))
// \alu|Add1~94  = CARRY(( !\pipeDE|ValBTMP [5] $ (\pipeDE|ValATMP [5]) ) + ( \alu|Add1~35  ) + ( \alu|Add1~34  ))
// \alu|Add1~95  = SHARE((!\pipeDE|ValBTMP [5] & \pipeDE|ValATMP [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [5]),
	.datad(!\pipeDE|ValATMP [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~34 ),
	.sharein(\alu|Add1~35 ),
	.combout(),
	.sumout(\alu|Add1~93_sumout ),
	.cout(\alu|Add1~94 ),
	.shareout(\alu|Add1~95 ));
// synopsys translate_off
defparam \alu|Add1~93 .extended_lut = "off";
defparam \alu|Add1~93 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~93 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~109 (
// Equation(s):
// \alu|Add1~109_sumout  = SUM(( !\pipeDE|ValBTMP [6] $ (\pipeDE|ValATMP [6]) ) + ( \alu|Add1~95  ) + ( \alu|Add1~94  ))
// \alu|Add1~110  = CARRY(( !\pipeDE|ValBTMP [6] $ (\pipeDE|ValATMP [6]) ) + ( \alu|Add1~95  ) + ( \alu|Add1~94  ))
// \alu|Add1~111  = SHARE((!\pipeDE|ValBTMP [6] & \pipeDE|ValATMP [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [6]),
	.datad(!\pipeDE|ValATMP [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~94 ),
	.sharein(\alu|Add1~95 ),
	.combout(),
	.sumout(\alu|Add1~109_sumout ),
	.cout(\alu|Add1~110 ),
	.shareout(\alu|Add1~111 ));
// synopsys translate_off
defparam \alu|Add1~109 .extended_lut = "off";
defparam \alu|Add1~109 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~109 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~105 (
// Equation(s):
// \alu|Add1~105_sumout  = SUM(( !\pipeDE|ValBTMP [7] $ (\pipeDE|ValATMP [7]) ) + ( \alu|Add1~111  ) + ( \alu|Add1~110  ))
// \alu|Add1~106  = CARRY(( !\pipeDE|ValBTMP [7] $ (\pipeDE|ValATMP [7]) ) + ( \alu|Add1~111  ) + ( \alu|Add1~110  ))
// \alu|Add1~107  = SHARE((!\pipeDE|ValBTMP [7] & \pipeDE|ValATMP [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [7]),
	.datad(!\pipeDE|ValATMP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~110 ),
	.sharein(\alu|Add1~111 ),
	.combout(),
	.sumout(\alu|Add1~105_sumout ),
	.cout(\alu|Add1~106 ),
	.shareout(\alu|Add1~107 ));
// synopsys translate_off
defparam \alu|Add1~105 .extended_lut = "off";
defparam \alu|Add1~105 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~105 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~101 (
// Equation(s):
// \alu|Add1~101_sumout  = SUM(( !\pipeDE|ValBTMP [8] $ (\pipeDE|ValATMP [8]) ) + ( \alu|Add1~107  ) + ( \alu|Add1~106  ))
// \alu|Add1~102  = CARRY(( !\pipeDE|ValBTMP [8] $ (\pipeDE|ValATMP [8]) ) + ( \alu|Add1~107  ) + ( \alu|Add1~106  ))
// \alu|Add1~103  = SHARE((!\pipeDE|ValBTMP [8] & \pipeDE|ValATMP [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [8]),
	.datad(!\pipeDE|ValATMP [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~106 ),
	.sharein(\alu|Add1~107 ),
	.combout(),
	.sumout(\alu|Add1~101_sumout ),
	.cout(\alu|Add1~102 ),
	.shareout(\alu|Add1~103 ));
// synopsys translate_off
defparam \alu|Add1~101 .extended_lut = "off";
defparam \alu|Add1~101 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~101 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~73 (
// Equation(s):
// \alu|Add1~73_sumout  = SUM(( !\pipeDE|ValBTMP [9] $ (\pipeDE|ValATMP [9]) ) + ( \alu|Add1~103  ) + ( \alu|Add1~102  ))
// \alu|Add1~74  = CARRY(( !\pipeDE|ValBTMP [9] $ (\pipeDE|ValATMP [9]) ) + ( \alu|Add1~103  ) + ( \alu|Add1~102  ))
// \alu|Add1~75  = SHARE((!\pipeDE|ValBTMP [9] & \pipeDE|ValATMP [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [9]),
	.datad(!\pipeDE|ValATMP [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~102 ),
	.sharein(\alu|Add1~103 ),
	.combout(),
	.sumout(\alu|Add1~73_sumout ),
	.cout(\alu|Add1~74 ),
	.shareout(\alu|Add1~75 ));
// synopsys translate_off
defparam \alu|Add1~73 .extended_lut = "off";
defparam \alu|Add1~73 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~73 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~77 (
// Equation(s):
// \alu|Add1~77_sumout  = SUM(( !\pipeDE|ValBTMP [10] $ (\pipeDE|ValATMP [10]) ) + ( \alu|Add1~75  ) + ( \alu|Add1~74  ))
// \alu|Add1~78  = CARRY(( !\pipeDE|ValBTMP [10] $ (\pipeDE|ValATMP [10]) ) + ( \alu|Add1~75  ) + ( \alu|Add1~74  ))
// \alu|Add1~79  = SHARE((!\pipeDE|ValBTMP [10] & \pipeDE|ValATMP [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [10]),
	.datad(!\pipeDE|ValATMP [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~74 ),
	.sharein(\alu|Add1~75 ),
	.combout(),
	.sumout(\alu|Add1~77_sumout ),
	.cout(\alu|Add1~78 ),
	.shareout(\alu|Add1~79 ));
// synopsys translate_off
defparam \alu|Add1~77 .extended_lut = "off";
defparam \alu|Add1~77 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~77 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~49 (
// Equation(s):
// \alu|Add1~49_sumout  = SUM(( !\pipeDE|ValBTMP [11] $ (\pipeDE|ValATMP [11]) ) + ( \alu|Add1~79  ) + ( \alu|Add1~78  ))
// \alu|Add1~50  = CARRY(( !\pipeDE|ValBTMP [11] $ (\pipeDE|ValATMP [11]) ) + ( \alu|Add1~79  ) + ( \alu|Add1~78  ))
// \alu|Add1~51  = SHARE((!\pipeDE|ValBTMP [11] & \pipeDE|ValATMP [11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [11]),
	.datad(!\pipeDE|ValATMP [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~78 ),
	.sharein(\alu|Add1~79 ),
	.combout(),
	.sumout(\alu|Add1~49_sumout ),
	.cout(\alu|Add1~50 ),
	.shareout(\alu|Add1~51 ));
// synopsys translate_off
defparam \alu|Add1~49 .extended_lut = "off";
defparam \alu|Add1~49 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~49 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~45 (
// Equation(s):
// \alu|Add1~45_sumout  = SUM(( !\pipeDE|ValBTMP [12] $ (\pipeDE|ValATMP [12]) ) + ( \alu|Add1~51  ) + ( \alu|Add1~50  ))
// \alu|Add1~46  = CARRY(( !\pipeDE|ValBTMP [12] $ (\pipeDE|ValATMP [12]) ) + ( \alu|Add1~51  ) + ( \alu|Add1~50  ))
// \alu|Add1~47  = SHARE((!\pipeDE|ValBTMP [12] & \pipeDE|ValATMP [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [12]),
	.datad(!\pipeDE|ValATMP [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~50 ),
	.sharein(\alu|Add1~51 ),
	.combout(),
	.sumout(\alu|Add1~45_sumout ),
	.cout(\alu|Add1~46 ),
	.shareout(\alu|Add1~47 ));
// synopsys translate_off
defparam \alu|Add1~45 .extended_lut = "off";
defparam \alu|Add1~45 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~45 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~17 (
// Equation(s):
// \alu|Add1~17_sumout  = SUM(( !\pipeDE|ValBTMP [13] $ (\pipeDE|ValATMP [13]) ) + ( \alu|Add1~47  ) + ( \alu|Add1~46  ))
// \alu|Add1~18  = CARRY(( !\pipeDE|ValBTMP [13] $ (\pipeDE|ValATMP [13]) ) + ( \alu|Add1~47  ) + ( \alu|Add1~46  ))
// \alu|Add1~19  = SHARE((!\pipeDE|ValBTMP [13] & \pipeDE|ValATMP [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [13]),
	.datad(!\pipeDE|ValATMP [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~46 ),
	.sharein(\alu|Add1~47 ),
	.combout(),
	.sumout(\alu|Add1~17_sumout ),
	.cout(\alu|Add1~18 ),
	.shareout(\alu|Add1~19 ));
// synopsys translate_off
defparam \alu|Add1~17 .extended_lut = "off";
defparam \alu|Add1~17 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~21 (
// Equation(s):
// \alu|Add1~21_sumout  = SUM(( !\pipeDE|ValBTMP [14] $ (\pipeDE|ValATMP [14]) ) + ( \alu|Add1~19  ) + ( \alu|Add1~18  ))
// \alu|Add1~22  = CARRY(( !\pipeDE|ValBTMP [14] $ (\pipeDE|ValATMP [14]) ) + ( \alu|Add1~19  ) + ( \alu|Add1~18  ))
// \alu|Add1~23  = SHARE((!\pipeDE|ValBTMP [14] & \pipeDE|ValATMP [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [14]),
	.datad(!\pipeDE|ValATMP [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~18 ),
	.sharein(\alu|Add1~19 ),
	.combout(),
	.sumout(\alu|Add1~21_sumout ),
	.cout(\alu|Add1~22 ),
	.shareout(\alu|Add1~23 ));
// synopsys translate_off
defparam \alu|Add1~21 .extended_lut = "off";
defparam \alu|Add1~21 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~13 (
// Equation(s):
// \alu|Add1~13_sumout  = SUM(( !\pipeDE|ValBTMP [15] $ (\pipeDE|ValATMP [15]) ) + ( \alu|Add1~23  ) + ( \alu|Add1~22  ))
// \alu|Add1~14  = CARRY(( !\pipeDE|ValBTMP [15] $ (\pipeDE|ValATMP [15]) ) + ( \alu|Add1~23  ) + ( \alu|Add1~22  ))
// \alu|Add1~15  = SHARE((!\pipeDE|ValBTMP [15] & \pipeDE|ValATMP [15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValBTMP [15]),
	.datad(!\pipeDE|ValATMP [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~22 ),
	.sharein(\alu|Add1~23 ),
	.combout(),
	.sumout(\alu|Add1~13_sumout ),
	.cout(\alu|Add1~14 ),
	.shareout(\alu|Add1~15 ));
// synopsys translate_off
defparam \alu|Add1~13 .extended_lut = "off";
defparam \alu|Add1~13 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add1~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~121 (
// Equation(s):
// \alu|Add1~121_sumout  = SUM(( !\pipeDE|ValATMP [16] $ (\pipeDE|ValBTMP [16]) ) + ( \alu|Add1~15  ) + ( \alu|Add1~14  ))
// \alu|Add1~122  = CARRY(( !\pipeDE|ValATMP [16] $ (\pipeDE|ValBTMP [16]) ) + ( \alu|Add1~15  ) + ( \alu|Add1~14  ))
// \alu|Add1~123  = SHARE((\pipeDE|ValATMP [16] & !\pipeDE|ValBTMP [16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [16]),
	.datad(!\pipeDE|ValBTMP [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~14 ),
	.sharein(\alu|Add1~15 ),
	.combout(),
	.sumout(\alu|Add1~121_sumout ),
	.cout(\alu|Add1~122 ),
	.shareout(\alu|Add1~123 ));
// synopsys translate_off
defparam \alu|Add1~121 .extended_lut = "off";
defparam \alu|Add1~121 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~121 .shared_arith = "on";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [17]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[17] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[17] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~113 (
// Equation(s):
// \alu|Add1~113_sumout  = SUM(( !\pipeDE|ValATMP [17] $ (\pipeDE|ValBTMP [17]) ) + ( \alu|Add1~123  ) + ( \alu|Add1~122  ))
// \alu|Add1~114  = CARRY(( !\pipeDE|ValATMP [17] $ (\pipeDE|ValBTMP [17]) ) + ( \alu|Add1~123  ) + ( \alu|Add1~122  ))
// \alu|Add1~115  = SHARE((\pipeDE|ValATMP [17] & !\pipeDE|ValBTMP [17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [17]),
	.datad(!\pipeDE|ValBTMP [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~122 ),
	.sharein(\alu|Add1~123 ),
	.combout(),
	.sumout(\alu|Add1~113_sumout ),
	.cout(\alu|Add1~114 ),
	.shareout(\alu|Add1~115 ));
// synopsys translate_off
defparam \alu|Add1~113 .extended_lut = "off";
defparam \alu|Add1~113 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~113 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[31]~2 (
// Equation(s):
// \alu|Result[31]~2_combout  = (\pipeDE|CodigoALUTMP [1] & \pipeDE|CodigoALUTMP [2])

	.dataa(!\pipeDE|CodigoALUTMP [1]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[31]~2 .extended_lut = "off";
defparam \alu|Result[31]~2 .lut_mask = 64'h1111111111111111;
defparam \alu|Result[31]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_mac \alu|Mult0~20 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\pipeDE|ValBTMP [17],\pipeDE|ValBTMP [16],\pipeDE|ValBTMP [15],\pipeDE|ValBTMP [14],\pipeDE|ValBTMP [13],\pipeDE|ValBTMP [12],\pipeDE|ValBTMP [11],\pipeDE|ValBTMP [10],\pipeDE|ValBTMP [9],\pipeDE|ValBTMP [8],\pipeDE|ValBTMP [7],\pipeDE|ValBTMP [6],\pipeDE|ValBTMP [5],\pipeDE|ValBTMP [4],\pipeDE|ValBTMP [3],\pipeDE|ValBTMP [2],
\pipeDE|ValBTMP [1],\pipeDE|ValBTMP [0]}),
	.ay({\pipeDE|ValATMP [17],\pipeDE|ValATMP [16],\pipeDE|ValATMP [15],\pipeDE|ValATMP [14],\pipeDE|ValATMP [13],\pipeDE|ValATMP [12],\pipeDE|ValATMP [11],\pipeDE|ValATMP [10],\pipeDE|ValATMP [9],\pipeDE|ValATMP [8],\pipeDE|ValATMP [7],\pipeDE|ValATMP [6],\pipeDE|ValATMP [5],\pipeDE|ValATMP [4],\pipeDE|ValATMP [3],\pipeDE|ValATMP [2],
\pipeDE|ValATMP [1],\pipeDE|ValATMP [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu|Mult0~20_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu|Mult0~20 .accumulate_clock = "none";
defparam \alu|Mult0~20 .ax_clock = "none";
defparam \alu|Mult0~20 .ax_width = 18;
defparam \alu|Mult0~20 .ay_scan_in_clock = "none";
defparam \alu|Mult0~20 .ay_scan_in_width = 18;
defparam \alu|Mult0~20 .ay_use_scan_in = "false";
defparam \alu|Mult0~20 .az_clock = "none";
defparam \alu|Mult0~20 .bx_clock = "none";
defparam \alu|Mult0~20 .by_clock = "none";
defparam \alu|Mult0~20 .by_use_scan_in = "false";
defparam \alu|Mult0~20 .bz_clock = "none";
defparam \alu|Mult0~20 .coef_a_0 = 0;
defparam \alu|Mult0~20 .coef_a_1 = 0;
defparam \alu|Mult0~20 .coef_a_2 = 0;
defparam \alu|Mult0~20 .coef_a_3 = 0;
defparam \alu|Mult0~20 .coef_a_4 = 0;
defparam \alu|Mult0~20 .coef_a_5 = 0;
defparam \alu|Mult0~20 .coef_a_6 = 0;
defparam \alu|Mult0~20 .coef_a_7 = 0;
defparam \alu|Mult0~20 .coef_b_0 = 0;
defparam \alu|Mult0~20 .coef_b_1 = 0;
defparam \alu|Mult0~20 .coef_b_2 = 0;
defparam \alu|Mult0~20 .coef_b_3 = 0;
defparam \alu|Mult0~20 .coef_b_4 = 0;
defparam \alu|Mult0~20 .coef_b_5 = 0;
defparam \alu|Mult0~20 .coef_b_6 = 0;
defparam \alu|Mult0~20 .coef_b_7 = 0;
defparam \alu|Mult0~20 .coef_sel_a_clock = "none";
defparam \alu|Mult0~20 .coef_sel_b_clock = "none";
defparam \alu|Mult0~20 .delay_scan_out_ay = "false";
defparam \alu|Mult0~20 .delay_scan_out_by = "false";
defparam \alu|Mult0~20 .enable_double_accum = "false";
defparam \alu|Mult0~20 .load_const_clock = "none";
defparam \alu|Mult0~20 .load_const_value = 0;
defparam \alu|Mult0~20 .mode_sub_location = 0;
defparam \alu|Mult0~20 .negate_clock = "none";
defparam \alu|Mult0~20 .operand_source_max = "input";
defparam \alu|Mult0~20 .operand_source_may = "input";
defparam \alu|Mult0~20 .operand_source_mbx = "input";
defparam \alu|Mult0~20 .operand_source_mby = "input";
defparam \alu|Mult0~20 .operation_mode = "m18x18_full";
defparam \alu|Mult0~20 .output_clock = "none";
defparam \alu|Mult0~20 .preadder_subtract_a = "false";
defparam \alu|Mult0~20 .preadder_subtract_b = "false";
defparam \alu|Mult0~20 .result_a_width = 64;
defparam \alu|Mult0~20 .signed_max = "false";
defparam \alu|Mult0~20 .signed_may = "false";
defparam \alu|Mult0~20 .signed_mbx = "false";
defparam \alu|Mult0~20 .signed_mby = "false";
defparam \alu|Mult0~20 .sub_clock = "none";
defparam \alu|Mult0~20 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( \pipeDE|ValBTMP [17] ) + ( \pipeDE|ValATMP [17] ) + ( \alu|Add0~122  ))
// \alu|Add0~114  = CARRY(( \pipeDE|ValBTMP [17] ) + ( \pipeDE|ValATMP [17] ) + ( \alu|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [17]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [17]),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[17]~85 (
// Equation(s):
// \alu|Result[17]~85_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [17] & (\pipeDE|ValBTMP [17] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [17] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [17]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [17] $ ((!\pipeDE|ValBTMP [17])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~113_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & 
// (\pipeDE|ValATMP [1] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [17]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [1]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~113_sumout ),
	.datag(!\pipeDE|ValBTMP [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[17]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[17]~85 .extended_lut = "on";
defparam \alu|Result[17]~85 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[17]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[17]~29 (
// Equation(s):
// \alu|Result[17]~29_combout  = ( \alu|Mult0~37  & ( \alu|Result[17]~85_combout  ) ) # ( !\alu|Mult0~37  & ( \alu|Result[17]~85_combout  ) ) # ( \alu|Mult0~37  & ( !\alu|Result[17]~85_combout  & ( (!\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & 
// \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~113_sumout ))) ) ) ) # ( !\alu|Mult0~37  & ( !\alu|Result[17]~85_combout  & ( (\alu|Result~1_combout  & 
// \alu|Add1~113_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~113_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~37 ),
	.dataf(!\alu|Result[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[17]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[17]~29 .extended_lut = "off";
defparam \alu|Result[17]~29 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[17]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[17] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [17]),
	.asdata(\alu|Result[17]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[17] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[17] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemRegBTMP[2] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemRegBTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemRegBTMP[2] .is_wysiwyg = "true";
defparam \pipeEm|DirMemRegBTMP[2] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemCargaTMP[2] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemCargaTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemCargaTMP[2] .is_wysiwyg = "true";
defparam \pipeEm|DirMemCargaTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirMem|C[2]~2 (
// Equation(s):
// \muxDirMem|C[2]~2_combout  = (!\pipeEm|MuxDirMemTMP~q  & ((\pipeEm|DirMemCargaTMP [2]))) # (\pipeEm|MuxDirMemTMP~q  & (\pipeEm|DirMemRegBTMP [2]))

	.dataa(!\pipeEm|MuxDirMemTMP~q ),
	.datab(!\pipeEm|DirMemRegBTMP [2]),
	.datac(!\pipeEm|DirMemCargaTMP [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirMem|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirMem|C[2]~2 .extended_lut = "off";
defparam \muxDirMem|C[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \muxDirMem|C[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirMemRegBTMP[3] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemRegBTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemRegBTMP[3] .is_wysiwyg = "true";
defparam \pipeEm|DirMemRegBTMP[3] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemCargaTMP[3] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemCargaTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemCargaTMP[3] .is_wysiwyg = "true";
defparam \pipeEm|DirMemCargaTMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirMem|C[3]~3 (
// Equation(s):
// \muxDirMem|C[3]~3_combout  = (!\pipeEm|MuxDirMemTMP~q  & ((\pipeEm|DirMemCargaTMP [3]))) # (\pipeEm|MuxDirMemTMP~q  & (\pipeEm|DirMemRegBTMP [3]))

	.dataa(!\pipeEm|MuxDirMemTMP~q ),
	.datab(!\pipeEm|DirMemRegBTMP [3]),
	.datac(!\pipeEm|DirMemCargaTMP [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirMem|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirMem|C[3]~3 .extended_lut = "off";
defparam \muxDirMem|C[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \muxDirMem|C[3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DirMemRegBTMP[4] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemRegBTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemRegBTMP[4] .is_wysiwyg = "true";
defparam \pipeEm|DirMemRegBTMP[4] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemCargaTMP[4] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemCargaTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemCargaTMP[4] .is_wysiwyg = "true";
defparam \pipeEm|DirMemCargaTMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirMem|C[4]~4 (
// Equation(s):
// \muxDirMem|C[4]~4_combout  = (!\pipeEm|MuxDirMemTMP~q  & ((\pipeEm|DirMemCargaTMP [4]))) # (\pipeEm|MuxDirMemTMP~q  & (\pipeEm|DirMemRegBTMP [4]))

	.dataa(!\pipeEm|MuxDirMemTMP~q ),
	.datab(!\pipeEm|DirMemRegBTMP [4]),
	.datac(!\pipeEm|DirMemCargaTMP [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirMem|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirMem|C[4]~4 .extended_lut = "off";
defparam \muxDirMem|C[4]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \muxDirMem|C[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [17]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDatoIN~1 (
// Equation(s):
// \unidadControl|MuxDatoIN~1_combout  = (\pipeIFD|OpCodeOUT [0] & ((!\pipeIFD|OpCodeOUT [2]) # (\alu|Flags [1])))

	.dataa(!\pipeIFD|OpCodeOUT [2]),
	.datab(!\pipeIFD|OpCodeOUT [0]),
	.datac(!\alu|Flags [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDatoIN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDatoIN~1 .extended_lut = "off";
defparam \unidadControl|MuxDatoIN~1 .lut_mask = 64'h2323232323232323;
defparam \unidadControl|MuxDatoIN~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDatoIN~0 (
// Equation(s):
// \unidadControl|MuxDatoIN~0_combout  = ( \alu|Flags [0] & ( \unidadControl|MuxDatoIN~1_combout  & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [4]) # ((\pipeIFD|OpCodeOUT [1] & \pipeIFD|OpCodeOUT [2])))) # (\pipeIFD|OpCodeOUT [3] & 
// (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [2])))) ) ) ) # ( !\alu|Flags [0] & ( \unidadControl|MuxDatoIN~1_combout  & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [4]) # ((\pipeIFD|OpCodeOUT [1] & \pipeIFD|OpCodeOUT 
// [2])))) # (\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [2])))) ) ) ) # ( \alu|Flags [0] & ( !\unidadControl|MuxDatoIN~1_combout  & ( (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [1]) # 
// ((!\pipeIFD|OpCodeOUT [4]) # (\pipeIFD|OpCodeOUT [2])))) # (\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [2])))) ) ) ) # ( !\alu|Flags [0] & ( !\unidadControl|MuxDatoIN~1_combout  & ( 
// (!\pipeIFD|OpCodeOUT [3] & ((!\pipeIFD|OpCodeOUT [4]) # (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [2])))) # (\pipeIFD|OpCodeOUT [3] & (!\pipeIFD|OpCodeOUT [4] & (!\pipeIFD|OpCodeOUT [1] $ (\pipeIFD|OpCodeOUT [2])))) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(!\alu|Flags [0]),
	.dataf(!\unidadControl|MuxDatoIN~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDatoIN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDatoIN~0 .extended_lut = "off";
defparam \unidadControl|MuxDatoIN~0 .lut_mask = 64'hF990F9B0F910F910;
defparam \unidadControl|MuxDatoIN~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|MuxDatoTMP (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxDatoIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|MuxDatoTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|MuxDatoTMP .is_wysiwyg = "true";
defparam \pipeDE|MuxDatoTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|MuxDatoTMP (
	.clk(\clk~input_o ),
	.d(\pipeDE|MuxDatoTMP~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|MuxDatoTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|MuxDatoTMP .is_wysiwyg = "true";
defparam \pipeEm|MuxDatoTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[17] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[17] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][17] .is_wysiwyg = "true";
defparam \registerBank|RF[16][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[17][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][17] .is_wysiwyg = "true";
defparam \registerBank|RF[17][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[18][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][17] .is_wysiwyg = "true";
defparam \registerBank|RF[18][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[19][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][17] .is_wysiwyg = "true";
defparam \registerBank|RF[19][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~308 (
// Equation(s):
// \muxValB|C[17]~308_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[19][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[18][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[17][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[16][17]~q  ) ) )

	.dataa(!\registerBank|RF[16][17]~q ),
	.datab(!\registerBank|RF[17][17]~q ),
	.datac(!\registerBank|RF[18][17]~q ),
	.datad(!\registerBank|RF[19][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~308 .extended_lut = "off";
defparam \muxValB|C[17]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~308 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[20][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][17] .is_wysiwyg = "true";
defparam \registerBank|RF[20][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][17] .is_wysiwyg = "true";
defparam \registerBank|RF[21][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][17] .is_wysiwyg = "true";
defparam \registerBank|RF[22][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][17] .is_wysiwyg = "true";
defparam \registerBank|RF[23][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~309 (
// Equation(s):
// \muxValB|C[17]~309_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[23][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[22][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[21][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[20][17]~q  ) ) )

	.dataa(!\registerBank|RF[20][17]~q ),
	.datab(!\registerBank|RF[21][17]~q ),
	.datac(!\registerBank|RF[22][17]~q ),
	.datad(!\registerBank|RF[23][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~309 .extended_lut = "off";
defparam \muxValB|C[17]~309 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~309 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[24][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][17] .is_wysiwyg = "true";
defparam \registerBank|RF[24][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][17] .is_wysiwyg = "true";
defparam \registerBank|RF[25][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][17] .is_wysiwyg = "true";
defparam \registerBank|RF[26][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][17] .is_wysiwyg = "true";
defparam \registerBank|RF[27][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~310 (
// Equation(s):
// \muxValB|C[17]~310_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[27][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[26][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[25][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[24][17]~q  ) ) )

	.dataa(!\registerBank|RF[24][17]~q ),
	.datab(!\registerBank|RF[25][17]~q ),
	.datac(!\registerBank|RF[26][17]~q ),
	.datad(!\registerBank|RF[27][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~310 .extended_lut = "off";
defparam \muxValB|C[17]~310 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~310 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[28][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][17] .is_wysiwyg = "true";
defparam \registerBank|RF[28][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][17] .is_wysiwyg = "true";
defparam \registerBank|RF[29][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][17] .is_wysiwyg = "true";
defparam \registerBank|RF[30][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][17] .is_wysiwyg = "true";
defparam \registerBank|RF[31][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~311 (
// Equation(s):
// \muxValB|C[17]~311_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[31][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[30][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[29][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[28][17]~q  ) ) )

	.dataa(!\registerBank|RF[28][17]~q ),
	.datab(!\registerBank|RF[29][17]~q ),
	.datac(!\registerBank|RF[30][17]~q ),
	.datad(!\registerBank|RF[31][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~311 .extended_lut = "off";
defparam \muxValB|C[17]~311 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~312 (
// Equation(s):
// \muxValB|C[17]~312_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[17]~311_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[17]~310_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[17]~309_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[17]~308_combout  ) ) )

	.dataa(!\muxValB|C[17]~308_combout ),
	.datab(!\muxValB|C[17]~309_combout ),
	.datac(!\muxValB|C[17]~310_combout ),
	.datad(!\muxValB|C[17]~311_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~312 .extended_lut = "off";
defparam \muxValB|C[17]~312 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~312 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][17] .is_wysiwyg = "true";
defparam \registerBank|RF[8][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][17] .is_wysiwyg = "true";
defparam \registerBank|RF[9][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][17] .is_wysiwyg = "true";
defparam \registerBank|RF[10][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][17] .is_wysiwyg = "true";
defparam \registerBank|RF[11][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~313 (
// Equation(s):
// \muxValB|C[17]~313_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][17]~q  ) ) )

	.dataa(!\registerBank|RF[8][17]~q ),
	.datab(!\registerBank|RF[9][17]~q ),
	.datac(!\registerBank|RF[10][17]~q ),
	.datad(!\registerBank|RF[11][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~313 .extended_lut = "off";
defparam \muxValB|C[17]~313 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~313 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][17] .is_wysiwyg = "true";
defparam \registerBank|RF[12][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][17] .is_wysiwyg = "true";
defparam \registerBank|RF[13][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][17] .is_wysiwyg = "true";
defparam \registerBank|RF[14][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][17] .is_wysiwyg = "true";
defparam \registerBank|RF[15][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~314 (
// Equation(s):
// \muxValB|C[17]~314_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][17]~q  ) ) )

	.dataa(!\registerBank|RF[12][17]~q ),
	.datab(!\registerBank|RF[13][17]~q ),
	.datac(!\registerBank|RF[14][17]~q ),
	.datad(!\registerBank|RF[15][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~314 .extended_lut = "off";
defparam \muxValB|C[17]~314 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~314 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][17] .is_wysiwyg = "true";
defparam \registerBank|RF[4][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][17] .is_wysiwyg = "true";
defparam \registerBank|RF[5][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][17] .is_wysiwyg = "true";
defparam \registerBank|RF[6][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][17] .is_wysiwyg = "true";
defparam \registerBank|RF[7][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~315 (
// Equation(s):
// \muxValB|C[17]~315_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][17]~q  ) ) )

	.dataa(!\registerBank|RF[4][17]~q ),
	.datab(!\registerBank|RF[5][17]~q ),
	.datac(!\registerBank|RF[6][17]~q ),
	.datad(!\registerBank|RF[7][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~315 .extended_lut = "off";
defparam \muxValB|C[17]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~315 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \registerBank|Decoder0~0 (
// Equation(s):
// \registerBank|Decoder0~0_combout  = ( !\pipeWB|DirWriteTMP [4] & ( \pipeWB|WriteRegTMP~q  & ( (!\pipeWB|DirWriteTMP [0] & (!\pipeWB|DirWriteTMP [1] & (!\pipeWB|DirWriteTMP [2] & !\pipeWB|DirWriteTMP [3]))) ) ) )

	.dataa(!\pipeWB|DirWriteTMP [0]),
	.datab(!\pipeWB|DirWriteTMP [1]),
	.datac(!\pipeWB|DirWriteTMP [2]),
	.datad(!\pipeWB|DirWriteTMP [3]),
	.datae(!\pipeWB|DirWriteTMP [4]),
	.dataf(!\pipeWB|WriteRegTMP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registerBank|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registerBank|Decoder0~0 .extended_lut = "off";
defparam \registerBank|Decoder0~0 .lut_mask = 64'h0000000080000000;
defparam \registerBank|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][17] .is_wysiwyg = "true";
defparam \registerBank|RF[0][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][17] .is_wysiwyg = "true";
defparam \registerBank|RF[1][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][17] .is_wysiwyg = "true";
defparam \registerBank|RF[2][17] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][17] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][17] .is_wysiwyg = "true";
defparam \registerBank|RF[3][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~316 (
// Equation(s):
// \muxValB|C[17]~316_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][17]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][17]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][17]~q  ) ) )

	.dataa(!\registerBank|RF[0][17]~q ),
	.datab(!\registerBank|RF[1][17]~q ),
	.datac(!\registerBank|RF[2][17]~q ),
	.datad(!\registerBank|RF[3][17]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~316 .extended_lut = "off";
defparam \muxValB|C[17]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[17]~316 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~317 (
// Equation(s):
// \muxValB|C[17]~317_combout  = ( \muxValB|C[17]~316_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[17]~315_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[17]~314_combout )))) ) ) # ( !\muxValB|C[17]~316_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[17]~315_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[17]~314_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[17]~314_combout ),
	.datad(!\muxValB|C[17]~315_combout ),
	.datae(!\muxValB|C[17]~316_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~317 .extended_lut = "off";
defparam \muxValB|C[17]~317 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[17]~317 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[17]~318 (
// Equation(s):
// \muxValB|C[17]~318_combout  = ( \muxValB|C[17]~317_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[17]~312_combout ) ) ) # ( !\muxValB|C[17]~317_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[17]~313_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[17]~312_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[17]~312_combout ),
	.datad(!\muxValB|C[17]~313_combout ),
	.datae(!\muxValB|C[17]~317_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[17]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[17]~318 .extended_lut = "off";
defparam \muxValB|C[17]~318 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[17]~318 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[17] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[17]~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[17] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[16]~89 (
// Equation(s):
// \alu|Result[16]~89_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [16] & (\pipeDE|ValBTMP [16] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [16] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [16] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~36 ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [0]))))) ) )

	.dataa(!\pipeDE|ValATMP [16]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [0]),
	.datad(!\alu|Mult0~36 ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[16]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[16]~89 .extended_lut = "on";
defparam \alu|Result[16]~89 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[16]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[16]~32 (
// Equation(s):
// \alu|Result[16]~32_combout  = ( \alu|Result[16]~89_combout  ) # ( !\alu|Result[16]~89_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~121_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~121_sumout )) # (\alu|Add0~121_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~121_sumout ),
	.datad(!\alu|Add1~121_sumout ),
	.datae(!\alu|Result[16]~89_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[16]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[16]~32 .extended_lut = "off";
defparam \alu|Result[16]~32 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[16]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[16] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [16]),
	.asdata(\alu|Result[16]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[16] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [16]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[16] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[16] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][16] .is_wysiwyg = "true";
defparam \registerBank|RF[16][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][16] .is_wysiwyg = "true";
defparam \registerBank|RF[20][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][16] .is_wysiwyg = "true";
defparam \registerBank|RF[24][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][16] .is_wysiwyg = "true";
defparam \registerBank|RF[28][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~341 (
// Equation(s):
// \muxValB|C[16]~341_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][16]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][16]~q  ) ) )

	.dataa(!\registerBank|RF[16][16]~q ),
	.datab(!\registerBank|RF[20][16]~q ),
	.datac(!\registerBank|RF[24][16]~q ),
	.datad(!\registerBank|RF[28][16]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~341 .extended_lut = "off";
defparam \muxValB|C[16]~341 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~341 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][16] .is_wysiwyg = "true";
defparam \registerBank|RF[17][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][16] .is_wysiwyg = "true";
defparam \registerBank|RF[21][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][16] .is_wysiwyg = "true";
defparam \registerBank|RF[25][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][16] .is_wysiwyg = "true";
defparam \registerBank|RF[29][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~342 (
// Equation(s):
// \muxValB|C[16]~342_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][16]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][16]~q  ) ) )

	.dataa(!\registerBank|RF[17][16]~q ),
	.datab(!\registerBank|RF[21][16]~q ),
	.datac(!\registerBank|RF[25][16]~q ),
	.datad(!\registerBank|RF[29][16]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~342 .extended_lut = "off";
defparam \muxValB|C[16]~342 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~342 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][16] .is_wysiwyg = "true";
defparam \registerBank|RF[18][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][16] .is_wysiwyg = "true";
defparam \registerBank|RF[22][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][16] .is_wysiwyg = "true";
defparam \registerBank|RF[26][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][16] .is_wysiwyg = "true";
defparam \registerBank|RF[30][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~343 (
// Equation(s):
// \muxValB|C[16]~343_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][16]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][16]~q  ) ) )

	.dataa(!\registerBank|RF[18][16]~q ),
	.datab(!\registerBank|RF[22][16]~q ),
	.datac(!\registerBank|RF[26][16]~q ),
	.datad(!\registerBank|RF[30][16]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~343 .extended_lut = "off";
defparam \muxValB|C[16]~343 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~343 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][16] .is_wysiwyg = "true";
defparam \registerBank|RF[19][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][16] .is_wysiwyg = "true";
defparam \registerBank|RF[23][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][16] .is_wysiwyg = "true";
defparam \registerBank|RF[27][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][16] .is_wysiwyg = "true";
defparam \registerBank|RF[31][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~344 (
// Equation(s):
// \muxValB|C[16]~344_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][16]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][16]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][16]~q  ) ) )

	.dataa(!\registerBank|RF[19][16]~q ),
	.datab(!\registerBank|RF[23][16]~q ),
	.datac(!\registerBank|RF[27][16]~q ),
	.datad(!\registerBank|RF[31][16]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~344 .extended_lut = "off";
defparam \muxValB|C[16]~344 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~344 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~345 (
// Equation(s):
// \muxValB|C[16]~345_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[16]~344_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[16]~343_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[16]~342_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[16]~341_combout  ) ) )

	.dataa(!\muxValB|C[16]~341_combout ),
	.datab(!\muxValB|C[16]~342_combout ),
	.datac(!\muxValB|C[16]~343_combout ),
	.datad(!\muxValB|C[16]~344_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~345 .extended_lut = "off";
defparam \muxValB|C[16]~345 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~345 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][16] .is_wysiwyg = "true";
defparam \registerBank|RF[8][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][16] .is_wysiwyg = "true";
defparam \registerBank|RF[9][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][16] .is_wysiwyg = "true";
defparam \registerBank|RF[10][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][16] .is_wysiwyg = "true";
defparam \registerBank|RF[11][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~346 (
// Equation(s):
// \muxValB|C[16]~346_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][16]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][16]~q  ) ) )

	.dataa(!\registerBank|RF[8][16]~q ),
	.datab(!\registerBank|RF[9][16]~q ),
	.datac(!\registerBank|RF[10][16]~q ),
	.datad(!\registerBank|RF[11][16]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~346 .extended_lut = "off";
defparam \muxValB|C[16]~346 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~346 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][16] .is_wysiwyg = "true";
defparam \registerBank|RF[12][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][16] .is_wysiwyg = "true";
defparam \registerBank|RF[13][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][16] .is_wysiwyg = "true";
defparam \registerBank|RF[14][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][16] .is_wysiwyg = "true";
defparam \registerBank|RF[15][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~347 (
// Equation(s):
// \muxValB|C[16]~347_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][16]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][16]~q  ) ) )

	.dataa(!\registerBank|RF[12][16]~q ),
	.datab(!\registerBank|RF[13][16]~q ),
	.datac(!\registerBank|RF[14][16]~q ),
	.datad(!\registerBank|RF[15][16]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~347 .extended_lut = "off";
defparam \muxValB|C[16]~347 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~347 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][16] .is_wysiwyg = "true";
defparam \registerBank|RF[4][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][16] .is_wysiwyg = "true";
defparam \registerBank|RF[5][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][16] .is_wysiwyg = "true";
defparam \registerBank|RF[6][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][16] .is_wysiwyg = "true";
defparam \registerBank|RF[7][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~348 (
// Equation(s):
// \muxValB|C[16]~348_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][16]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][16]~q  ) ) )

	.dataa(!\registerBank|RF[4][16]~q ),
	.datab(!\registerBank|RF[5][16]~q ),
	.datac(!\registerBank|RF[6][16]~q ),
	.datad(!\registerBank|RF[7][16]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~348 .extended_lut = "off";
defparam \muxValB|C[16]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~348 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][16] .is_wysiwyg = "true";
defparam \registerBank|RF[0][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][16] .is_wysiwyg = "true";
defparam \registerBank|RF[1][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][16] .is_wysiwyg = "true";
defparam \registerBank|RF[2][16] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][16] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][16] .is_wysiwyg = "true";
defparam \registerBank|RF[3][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~349 (
// Equation(s):
// \muxValB|C[16]~349_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][16]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][16]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][16]~q  ) ) )

	.dataa(!\registerBank|RF[0][16]~q ),
	.datab(!\registerBank|RF[1][16]~q ),
	.datac(!\registerBank|RF[2][16]~q ),
	.datad(!\registerBank|RF[3][16]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~349 .extended_lut = "off";
defparam \muxValB|C[16]~349 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[16]~349 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~350 (
// Equation(s):
// \muxValB|C[16]~350_combout  = ( \muxValB|C[16]~349_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[16]~348_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[16]~347_combout )))) ) ) # ( !\muxValB|C[16]~349_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[16]~348_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[16]~347_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[16]~347_combout ),
	.datad(!\muxValB|C[16]~348_combout ),
	.datae(!\muxValB|C[16]~349_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~350 .extended_lut = "off";
defparam \muxValB|C[16]~350 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[16]~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[16]~351 (
// Equation(s):
// \muxValB|C[16]~351_combout  = ( \muxValB|C[16]~350_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[16]~345_combout ) ) ) # ( !\muxValB|C[16]~350_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[16]~346_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[16]~345_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[16]~345_combout ),
	.datad(!\muxValB|C[16]~346_combout ),
	.datae(!\muxValB|C[16]~350_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[16]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[16]~351 .extended_lut = "off";
defparam \muxValB|C[16]~351 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[16]~351 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[16] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[16]~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[16] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[15]~43 (
// Equation(s):
// \alu|Result[15]~43_combout  = ( \alu|Add0~13_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [15] & \pipeDE|ValBTMP [15])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [15] $ (!\pipeDE|ValBTMP [15]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [15]) # (\pipeDE|ValATMP [15])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~13_sumout  & ( (!\pipeDE|ValATMP [15] & (\pipeDE|ValBTMP [15] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [15] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [15]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [15]),
	.datad(!\pipeDE|ValBTMP [15]),
	.datae(!\alu|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[15]~43 .extended_lut = "off";
defparam \alu|Result[15]~43 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[15]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[15]~8 (
// Equation(s):
// \alu|Result[15]~8_combout  = ( \alu|Add1~13_sumout  & ( \alu|Result[15]~43_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~35 ))) ) ) ) # ( !\alu|Add1~13_sumout  & ( 
// \alu|Result[15]~43_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~35 ))) ) ) ) # ( \alu|Add1~13_sumout  & ( !\alu|Result[15]~43_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~35 )))) ) ) ) # ( !\alu|Add1~13_sumout  & ( !\alu|Result[15]~43_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~35 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~35 ),
	.datae(!\alu|Add1~13_sumout ),
	.dataf(!\alu|Result[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[15]~8 .extended_lut = "off";
defparam \alu|Result[15]~8 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[15]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[15] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [15]),
	.asdata(\alu|Result[15]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[15] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [15]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[15] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[15] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][15] .is_wysiwyg = "true";
defparam \registerBank|RF[16][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][15] .is_wysiwyg = "true";
defparam \registerBank|RF[20][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][15] .is_wysiwyg = "true";
defparam \registerBank|RF[24][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][15] .is_wysiwyg = "true";
defparam \registerBank|RF[28][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~33 (
// Equation(s):
// \muxValB|C[15]~33_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][15]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][15]~q  ) ) )

	.dataa(!\registerBank|RF[16][15]~q ),
	.datab(!\registerBank|RF[20][15]~q ),
	.datac(!\registerBank|RF[24][15]~q ),
	.datad(!\registerBank|RF[28][15]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~33 .extended_lut = "off";
defparam \muxValB|C[15]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][15] .is_wysiwyg = "true";
defparam \registerBank|RF[17][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][15] .is_wysiwyg = "true";
defparam \registerBank|RF[21][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][15] .is_wysiwyg = "true";
defparam \registerBank|RF[25][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][15] .is_wysiwyg = "true";
defparam \registerBank|RF[29][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~34 (
// Equation(s):
// \muxValB|C[15]~34_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][15]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][15]~q  ) ) )

	.dataa(!\registerBank|RF[17][15]~q ),
	.datab(!\registerBank|RF[21][15]~q ),
	.datac(!\registerBank|RF[25][15]~q ),
	.datad(!\registerBank|RF[29][15]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~34 .extended_lut = "off";
defparam \muxValB|C[15]~34 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][15] .is_wysiwyg = "true";
defparam \registerBank|RF[18][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][15] .is_wysiwyg = "true";
defparam \registerBank|RF[22][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][15] .is_wysiwyg = "true";
defparam \registerBank|RF[26][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][15] .is_wysiwyg = "true";
defparam \registerBank|RF[30][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~35 (
// Equation(s):
// \muxValB|C[15]~35_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][15]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][15]~q  ) ) )

	.dataa(!\registerBank|RF[18][15]~q ),
	.datab(!\registerBank|RF[22][15]~q ),
	.datac(!\registerBank|RF[26][15]~q ),
	.datad(!\registerBank|RF[30][15]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~35 .extended_lut = "off";
defparam \muxValB|C[15]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~35 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][15] .is_wysiwyg = "true";
defparam \registerBank|RF[19][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][15] .is_wysiwyg = "true";
defparam \registerBank|RF[23][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][15] .is_wysiwyg = "true";
defparam \registerBank|RF[27][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][15] .is_wysiwyg = "true";
defparam \registerBank|RF[31][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~36 (
// Equation(s):
// \muxValB|C[15]~36_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][15]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][15]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][15]~q  ) ) )

	.dataa(!\registerBank|RF[19][15]~q ),
	.datab(!\registerBank|RF[23][15]~q ),
	.datac(!\registerBank|RF[27][15]~q ),
	.datad(!\registerBank|RF[31][15]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~36 .extended_lut = "off";
defparam \muxValB|C[15]~36 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~37 (
// Equation(s):
// \muxValB|C[15]~37_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[15]~36_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[15]~35_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[15]~34_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[15]~33_combout  ) ) )

	.dataa(!\muxValB|C[15]~33_combout ),
	.datab(!\muxValB|C[15]~34_combout ),
	.datac(!\muxValB|C[15]~35_combout ),
	.datad(!\muxValB|C[15]~36_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~37 .extended_lut = "off";
defparam \muxValB|C[15]~37 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~37 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][15] .is_wysiwyg = "true";
defparam \registerBank|RF[0][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][15] .is_wysiwyg = "true";
defparam \registerBank|RF[1][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][15] .is_wysiwyg = "true";
defparam \registerBank|RF[2][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][15] .is_wysiwyg = "true";
defparam \registerBank|RF[3][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~38 (
// Equation(s):
// \muxValB|C[15]~38_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][15]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][15]~q  ) ) )

	.dataa(!\registerBank|RF[0][15]~q ),
	.datab(!\registerBank|RF[1][15]~q ),
	.datac(!\registerBank|RF[2][15]~q ),
	.datad(!\registerBank|RF[3][15]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~38 .extended_lut = "off";
defparam \muxValB|C[15]~38 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~38 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][15] .is_wysiwyg = "true";
defparam \registerBank|RF[4][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][15] .is_wysiwyg = "true";
defparam \registerBank|RF[5][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][15] .is_wysiwyg = "true";
defparam \registerBank|RF[6][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][15] .is_wysiwyg = "true";
defparam \registerBank|RF[7][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~39 (
// Equation(s):
// \muxValB|C[15]~39_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][15]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][15]~q  ) ) )

	.dataa(!\registerBank|RF[4][15]~q ),
	.datab(!\registerBank|RF[5][15]~q ),
	.datac(!\registerBank|RF[6][15]~q ),
	.datad(!\registerBank|RF[7][15]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~39 .extended_lut = "off";
defparam \muxValB|C[15]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~39 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][15] .is_wysiwyg = "true";
defparam \registerBank|RF[8][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][15] .is_wysiwyg = "true";
defparam \registerBank|RF[9][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][15] .is_wysiwyg = "true";
defparam \registerBank|RF[10][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][15] .is_wysiwyg = "true";
defparam \registerBank|RF[11][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~40 (
// Equation(s):
// \muxValB|C[15]~40_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][15]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][15]~q  ) ) )

	.dataa(!\registerBank|RF[8][15]~q ),
	.datab(!\registerBank|RF[9][15]~q ),
	.datac(!\registerBank|RF[10][15]~q ),
	.datad(!\registerBank|RF[11][15]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~40 .extended_lut = "off";
defparam \muxValB|C[15]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~40 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][15] .is_wysiwyg = "true";
defparam \registerBank|RF[12][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][15] .is_wysiwyg = "true";
defparam \registerBank|RF[13][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][15] .is_wysiwyg = "true";
defparam \registerBank|RF[14][15] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][15] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][15] .is_wysiwyg = "true";
defparam \registerBank|RF[15][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~41 (
// Equation(s):
// \muxValB|C[15]~41_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][15]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][15]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][15]~q  ) ) )

	.dataa(!\registerBank|RF[12][15]~q ),
	.datab(!\registerBank|RF[13][15]~q ),
	.datac(!\registerBank|RF[14][15]~q ),
	.datad(!\registerBank|RF[15][15]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~41 .extended_lut = "off";
defparam \muxValB|C[15]~41 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~42 (
// Equation(s):
// \muxValB|C[15]~42_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[15]~41_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[15]~40_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[15]~39_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[15]~38_combout  ) ) )

	.dataa(!\muxValB|C[15]~38_combout ),
	.datab(!\muxValB|C[15]~39_combout ),
	.datac(!\muxValB|C[15]~40_combout ),
	.datad(!\muxValB|C[15]~41_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~42 .extended_lut = "off";
defparam \muxValB|C[15]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[15]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[15]~43 (
// Equation(s):
// \muxValB|C[15]~43_combout  = ( \muxValB|C[15]~42_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[15]~37_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [15])) ) ) # ( 
// !\muxValB|C[15]~42_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[15]~37_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [15])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [15]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[15]~37_combout ),
	.datae(!\muxValB|C[15]~42_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[15]~43 .extended_lut = "off";
defparam \muxValB|C[15]~43 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[15]~43 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[15] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[15] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[14]~51 (
// Equation(s):
// \alu|Result[14]~51_combout  = ( \alu|Add0~21_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [14] & \pipeDE|ValBTMP [14])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [14] $ (!\pipeDE|ValBTMP [14]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [14]) # (\pipeDE|ValATMP [14])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~21_sumout  & ( (!\pipeDE|ValATMP [14] & (\pipeDE|ValBTMP [14] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [14] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [14]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [14]),
	.datad(!\pipeDE|ValBTMP [14]),
	.datae(!\alu|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[14]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[14]~51 .extended_lut = "off";
defparam \alu|Result[14]~51 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[14]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[14]~10 (
// Equation(s):
// \alu|Result[14]~10_combout  = ( \alu|Add1~21_sumout  & ( \alu|Result[14]~51_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~34 ))) ) ) ) # ( !\alu|Add1~21_sumout  & ( 
// \alu|Result[14]~51_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~34 ))) ) ) ) # ( \alu|Add1~21_sumout  & ( !\alu|Result[14]~51_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~34 )))) ) ) ) # ( !\alu|Add1~21_sumout  & ( !\alu|Result[14]~51_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~34 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~34 ),
	.datae(!\alu|Add1~21_sumout ),
	.dataf(!\alu|Result[14]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[14]~10 .extended_lut = "off";
defparam \alu|Result[14]~10 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[14]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[14] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [14]),
	.asdata(\alu|Result[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[14] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [14]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[14] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[14] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][14] .is_wysiwyg = "true";
defparam \registerBank|RF[16][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][14] .is_wysiwyg = "true";
defparam \registerBank|RF[20][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][14] .is_wysiwyg = "true";
defparam \registerBank|RF[24][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][14] .is_wysiwyg = "true";
defparam \registerBank|RF[28][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~55 (
// Equation(s):
// \muxValB|C[14]~55_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][14]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][14]~q  ) ) )

	.dataa(!\registerBank|RF[16][14]~q ),
	.datab(!\registerBank|RF[20][14]~q ),
	.datac(!\registerBank|RF[24][14]~q ),
	.datad(!\registerBank|RF[28][14]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~55 .extended_lut = "off";
defparam \muxValB|C[14]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~55 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][14] .is_wysiwyg = "true";
defparam \registerBank|RF[17][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][14] .is_wysiwyg = "true";
defparam \registerBank|RF[21][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][14] .is_wysiwyg = "true";
defparam \registerBank|RF[25][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][14] .is_wysiwyg = "true";
defparam \registerBank|RF[29][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~56 (
// Equation(s):
// \muxValB|C[14]~56_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][14]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][14]~q  ) ) )

	.dataa(!\registerBank|RF[17][14]~q ),
	.datab(!\registerBank|RF[21][14]~q ),
	.datac(!\registerBank|RF[25][14]~q ),
	.datad(!\registerBank|RF[29][14]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~56 .extended_lut = "off";
defparam \muxValB|C[14]~56 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][14] .is_wysiwyg = "true";
defparam \registerBank|RF[18][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][14] .is_wysiwyg = "true";
defparam \registerBank|RF[22][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][14] .is_wysiwyg = "true";
defparam \registerBank|RF[26][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][14] .is_wysiwyg = "true";
defparam \registerBank|RF[30][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~57 (
// Equation(s):
// \muxValB|C[14]~57_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][14]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][14]~q  ) ) )

	.dataa(!\registerBank|RF[18][14]~q ),
	.datab(!\registerBank|RF[22][14]~q ),
	.datac(!\registerBank|RF[26][14]~q ),
	.datad(!\registerBank|RF[30][14]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~57 .extended_lut = "off";
defparam \muxValB|C[14]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~57 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][14] .is_wysiwyg = "true";
defparam \registerBank|RF[19][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][14] .is_wysiwyg = "true";
defparam \registerBank|RF[23][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][14] .is_wysiwyg = "true";
defparam \registerBank|RF[27][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][14] .is_wysiwyg = "true";
defparam \registerBank|RF[31][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~58 (
// Equation(s):
// \muxValB|C[14]~58_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][14]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][14]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][14]~q  ) ) )

	.dataa(!\registerBank|RF[19][14]~q ),
	.datab(!\registerBank|RF[23][14]~q ),
	.datac(!\registerBank|RF[27][14]~q ),
	.datad(!\registerBank|RF[31][14]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~58 .extended_lut = "off";
defparam \muxValB|C[14]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~59 (
// Equation(s):
// \muxValB|C[14]~59_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[14]~58_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[14]~57_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[14]~56_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[14]~55_combout  ) ) )

	.dataa(!\muxValB|C[14]~55_combout ),
	.datab(!\muxValB|C[14]~56_combout ),
	.datac(!\muxValB|C[14]~57_combout ),
	.datad(!\muxValB|C[14]~58_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~59 .extended_lut = "off";
defparam \muxValB|C[14]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~59 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][14] .is_wysiwyg = "true";
defparam \registerBank|RF[0][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][14] .is_wysiwyg = "true";
defparam \registerBank|RF[1][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][14] .is_wysiwyg = "true";
defparam \registerBank|RF[2][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][14] .is_wysiwyg = "true";
defparam \registerBank|RF[3][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~60 (
// Equation(s):
// \muxValB|C[14]~60_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][14]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][14]~q  ) ) )

	.dataa(!\registerBank|RF[0][14]~q ),
	.datab(!\registerBank|RF[1][14]~q ),
	.datac(!\registerBank|RF[2][14]~q ),
	.datad(!\registerBank|RF[3][14]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~60 .extended_lut = "off";
defparam \muxValB|C[14]~60 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~60 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][14] .is_wysiwyg = "true";
defparam \registerBank|RF[4][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][14] .is_wysiwyg = "true";
defparam \registerBank|RF[5][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][14] .is_wysiwyg = "true";
defparam \registerBank|RF[6][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][14] .is_wysiwyg = "true";
defparam \registerBank|RF[7][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~61 (
// Equation(s):
// \muxValB|C[14]~61_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][14]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][14]~q  ) ) )

	.dataa(!\registerBank|RF[4][14]~q ),
	.datab(!\registerBank|RF[5][14]~q ),
	.datac(!\registerBank|RF[6][14]~q ),
	.datad(!\registerBank|RF[7][14]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~61 .extended_lut = "off";
defparam \muxValB|C[14]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~61 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][14] .is_wysiwyg = "true";
defparam \registerBank|RF[8][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][14] .is_wysiwyg = "true";
defparam \registerBank|RF[9][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][14] .is_wysiwyg = "true";
defparam \registerBank|RF[10][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][14] .is_wysiwyg = "true";
defparam \registerBank|RF[11][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~62 (
// Equation(s):
// \muxValB|C[14]~62_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][14]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][14]~q  ) ) )

	.dataa(!\registerBank|RF[8][14]~q ),
	.datab(!\registerBank|RF[9][14]~q ),
	.datac(!\registerBank|RF[10][14]~q ),
	.datad(!\registerBank|RF[11][14]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~62 .extended_lut = "off";
defparam \muxValB|C[14]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][14] .is_wysiwyg = "true";
defparam \registerBank|RF[12][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][14] .is_wysiwyg = "true";
defparam \registerBank|RF[13][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][14] .is_wysiwyg = "true";
defparam \registerBank|RF[14][14] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][14] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][14] .is_wysiwyg = "true";
defparam \registerBank|RF[15][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~63 (
// Equation(s):
// \muxValB|C[14]~63_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][14]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][14]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][14]~q  ) ) )

	.dataa(!\registerBank|RF[12][14]~q ),
	.datab(!\registerBank|RF[13][14]~q ),
	.datac(!\registerBank|RF[14][14]~q ),
	.datad(!\registerBank|RF[15][14]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~63 .extended_lut = "off";
defparam \muxValB|C[14]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~64 (
// Equation(s):
// \muxValB|C[14]~64_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[14]~63_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[14]~62_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[14]~61_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[14]~60_combout  ) ) )

	.dataa(!\muxValB|C[14]~60_combout ),
	.datab(!\muxValB|C[14]~61_combout ),
	.datac(!\muxValB|C[14]~62_combout ),
	.datad(!\muxValB|C[14]~63_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~64 .extended_lut = "off";
defparam \muxValB|C[14]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[14]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[14]~65 (
// Equation(s):
// \muxValB|C[14]~65_combout  = ( \muxValB|C[14]~64_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[14]~59_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [14])) ) ) # ( 
// !\muxValB|C[14]~64_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[14]~59_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [14])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [14]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[14]~59_combout ),
	.datae(!\muxValB|C[14]~64_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[14]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[14]~65 .extended_lut = "off";
defparam \muxValB|C[14]~65 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[14]~65 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[14] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[14] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[13]~44 (
// Equation(s):
// \alu|Result[13]~44_combout  = ( \alu|Add0~17_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [13] & \pipeDE|ValBTMP [13])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [13] $ (!\pipeDE|ValBTMP [13]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [13]) # (\pipeDE|ValATMP [13])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~17_sumout  & ( (!\pipeDE|ValATMP [13] & (\pipeDE|ValBTMP [13] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [13] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [13]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [13]),
	.datad(!\pipeDE|ValBTMP [13]),
	.datae(!\alu|Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[13]~44 .extended_lut = "off";
defparam \alu|Result[13]~44 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[13]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[13]~9 (
// Equation(s):
// \alu|Result[13]~9_combout  = ( \alu|Add1~17_sumout  & ( \alu|Result[13]~44_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~33 ))) ) ) ) # ( !\alu|Add1~17_sumout  & ( 
// \alu|Result[13]~44_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~33 ))) ) ) ) # ( \alu|Add1~17_sumout  & ( !\alu|Result[13]~44_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~33 )))) ) ) ) # ( !\alu|Add1~17_sumout  & ( !\alu|Result[13]~44_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~33 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~33 ),
	.datae(!\alu|Add1~17_sumout ),
	.dataf(!\alu|Result[13]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[13]~9 .extended_lut = "off";
defparam \alu|Result[13]~9 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[13]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[13] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [13]),
	.asdata(\alu|Result[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[13] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [13]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[13] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[13] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][13] .is_wysiwyg = "true";
defparam \registerBank|RF[16][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][13] .is_wysiwyg = "true";
defparam \registerBank|RF[20][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][13] .is_wysiwyg = "true";
defparam \registerBank|RF[24][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][13] .is_wysiwyg = "true";
defparam \registerBank|RF[28][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~44 (
// Equation(s):
// \muxValB|C[13]~44_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][13]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][13]~q  ) ) )

	.dataa(!\registerBank|RF[16][13]~q ),
	.datab(!\registerBank|RF[20][13]~q ),
	.datac(!\registerBank|RF[24][13]~q ),
	.datad(!\registerBank|RF[28][13]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~44 .extended_lut = "off";
defparam \muxValB|C[13]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][13] .is_wysiwyg = "true";
defparam \registerBank|RF[17][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][13] .is_wysiwyg = "true";
defparam \registerBank|RF[21][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][13] .is_wysiwyg = "true";
defparam \registerBank|RF[25][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][13] .is_wysiwyg = "true";
defparam \registerBank|RF[29][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~45 (
// Equation(s):
// \muxValB|C[13]~45_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][13]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][13]~q  ) ) )

	.dataa(!\registerBank|RF[17][13]~q ),
	.datab(!\registerBank|RF[21][13]~q ),
	.datac(!\registerBank|RF[25][13]~q ),
	.datad(!\registerBank|RF[29][13]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~45 .extended_lut = "off";
defparam \muxValB|C[13]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~45 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][13] .is_wysiwyg = "true";
defparam \registerBank|RF[18][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][13] .is_wysiwyg = "true";
defparam \registerBank|RF[22][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][13] .is_wysiwyg = "true";
defparam \registerBank|RF[26][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][13] .is_wysiwyg = "true";
defparam \registerBank|RF[30][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~46 (
// Equation(s):
// \muxValB|C[13]~46_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][13]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][13]~q  ) ) )

	.dataa(!\registerBank|RF[18][13]~q ),
	.datab(!\registerBank|RF[22][13]~q ),
	.datac(!\registerBank|RF[26][13]~q ),
	.datad(!\registerBank|RF[30][13]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~46 .extended_lut = "off";
defparam \muxValB|C[13]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~46 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][13] .is_wysiwyg = "true";
defparam \registerBank|RF[19][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][13] .is_wysiwyg = "true";
defparam \registerBank|RF[23][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][13] .is_wysiwyg = "true";
defparam \registerBank|RF[27][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][13] .is_wysiwyg = "true";
defparam \registerBank|RF[31][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~47 (
// Equation(s):
// \muxValB|C[13]~47_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][13]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][13]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][13]~q  ) ) )

	.dataa(!\registerBank|RF[19][13]~q ),
	.datab(!\registerBank|RF[23][13]~q ),
	.datac(!\registerBank|RF[27][13]~q ),
	.datad(!\registerBank|RF[31][13]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~47 .extended_lut = "off";
defparam \muxValB|C[13]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~48 (
// Equation(s):
// \muxValB|C[13]~48_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[13]~47_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[13]~46_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[13]~45_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[13]~44_combout  ) ) )

	.dataa(!\muxValB|C[13]~44_combout ),
	.datab(!\muxValB|C[13]~45_combout ),
	.datac(!\muxValB|C[13]~46_combout ),
	.datad(!\muxValB|C[13]~47_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~48 .extended_lut = "off";
defparam \muxValB|C[13]~48 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][13] .is_wysiwyg = "true";
defparam \registerBank|RF[0][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][13] .is_wysiwyg = "true";
defparam \registerBank|RF[1][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][13] .is_wysiwyg = "true";
defparam \registerBank|RF[2][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][13] .is_wysiwyg = "true";
defparam \registerBank|RF[3][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~49 (
// Equation(s):
// \muxValB|C[13]~49_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][13]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][13]~q  ) ) )

	.dataa(!\registerBank|RF[0][13]~q ),
	.datab(!\registerBank|RF[1][13]~q ),
	.datac(!\registerBank|RF[2][13]~q ),
	.datad(!\registerBank|RF[3][13]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~49 .extended_lut = "off";
defparam \muxValB|C[13]~49 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~49 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][13] .is_wysiwyg = "true";
defparam \registerBank|RF[4][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][13] .is_wysiwyg = "true";
defparam \registerBank|RF[5][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][13] .is_wysiwyg = "true";
defparam \registerBank|RF[6][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][13] .is_wysiwyg = "true";
defparam \registerBank|RF[7][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~50 (
// Equation(s):
// \muxValB|C[13]~50_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][13]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][13]~q  ) ) )

	.dataa(!\registerBank|RF[4][13]~q ),
	.datab(!\registerBank|RF[5][13]~q ),
	.datac(!\registerBank|RF[6][13]~q ),
	.datad(!\registerBank|RF[7][13]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~50 .extended_lut = "off";
defparam \muxValB|C[13]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~50 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][13] .is_wysiwyg = "true";
defparam \registerBank|RF[8][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][13] .is_wysiwyg = "true";
defparam \registerBank|RF[9][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][13] .is_wysiwyg = "true";
defparam \registerBank|RF[10][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][13] .is_wysiwyg = "true";
defparam \registerBank|RF[11][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~51 (
// Equation(s):
// \muxValB|C[13]~51_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][13]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][13]~q  ) ) )

	.dataa(!\registerBank|RF[8][13]~q ),
	.datab(!\registerBank|RF[9][13]~q ),
	.datac(!\registerBank|RF[10][13]~q ),
	.datad(!\registerBank|RF[11][13]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~51 .extended_lut = "off";
defparam \muxValB|C[13]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~51 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][13] .is_wysiwyg = "true";
defparam \registerBank|RF[12][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][13] .is_wysiwyg = "true";
defparam \registerBank|RF[13][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][13] .is_wysiwyg = "true";
defparam \registerBank|RF[14][13] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][13] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][13] .is_wysiwyg = "true";
defparam \registerBank|RF[15][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~52 (
// Equation(s):
// \muxValB|C[13]~52_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][13]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][13]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][13]~q  ) ) )

	.dataa(!\registerBank|RF[12][13]~q ),
	.datab(!\registerBank|RF[13][13]~q ),
	.datac(!\registerBank|RF[14][13]~q ),
	.datad(!\registerBank|RF[15][13]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~52 .extended_lut = "off";
defparam \muxValB|C[13]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~53 (
// Equation(s):
// \muxValB|C[13]~53_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[13]~52_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[13]~51_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[13]~50_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[13]~49_combout  ) ) )

	.dataa(!\muxValB|C[13]~49_combout ),
	.datab(!\muxValB|C[13]~50_combout ),
	.datac(!\muxValB|C[13]~51_combout ),
	.datad(!\muxValB|C[13]~52_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~53 .extended_lut = "off";
defparam \muxValB|C[13]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[13]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[13]~54 (
// Equation(s):
// \muxValB|C[13]~54_combout  = ( \muxValB|C[13]~53_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[13]~48_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [13])) ) ) # ( 
// !\muxValB|C[13]~53_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[13]~48_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [13])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [13]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[13]~48_combout ),
	.datae(!\muxValB|C[13]~53_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[13]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[13]~54 .extended_lut = "off";
defparam \muxValB|C[13]~54 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[13]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[13] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[13] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[12]~45 (
// Equation(s):
// \alu|Result[12]~45_combout  = ( \alu|Add0~45_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [12] & \pipeDE|ValBTMP [12])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [12] $ (!\pipeDE|ValBTMP [12]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [12]) # (\pipeDE|ValATMP [12])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~45_sumout  & ( (!\pipeDE|ValATMP [12] & (\pipeDE|ValBTMP [12] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [12] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [12]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [12]),
	.datad(!\pipeDE|ValBTMP [12]),
	.datae(!\alu|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[12]~45 .extended_lut = "off";
defparam \alu|Result[12]~45 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[12]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[12]~15 (
// Equation(s):
// \alu|Result[12]~15_combout  = ( \alu|Add1~45_sumout  & ( \alu|Result[12]~45_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~32 ))) ) ) ) # ( !\alu|Add1~45_sumout  & ( 
// \alu|Result[12]~45_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~32 ))) ) ) ) # ( \alu|Add1~45_sumout  & ( !\alu|Result[12]~45_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~32 )))) ) ) ) # ( !\alu|Add1~45_sumout  & ( !\alu|Result[12]~45_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~32 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~32 ),
	.datae(!\alu|Add1~45_sumout ),
	.dataf(!\alu|Result[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[12]~15 .extended_lut = "off";
defparam \alu|Result[12]~15 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[12]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[12] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [12]),
	.asdata(\alu|Result[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[12] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [12]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[12] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[12] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][12] .is_wysiwyg = "true";
defparam \registerBank|RF[16][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][12] .is_wysiwyg = "true";
defparam \registerBank|RF[20][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][12] .is_wysiwyg = "true";
defparam \registerBank|RF[24][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][12] .is_wysiwyg = "true";
defparam \registerBank|RF[28][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~121 (
// Equation(s):
// \muxValB|C[12]~121_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][12]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][12]~q  ) ) )

	.dataa(!\registerBank|RF[16][12]~q ),
	.datab(!\registerBank|RF[20][12]~q ),
	.datac(!\registerBank|RF[24][12]~q ),
	.datad(!\registerBank|RF[28][12]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~121 .extended_lut = "off";
defparam \muxValB|C[12]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~121 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][12] .is_wysiwyg = "true";
defparam \registerBank|RF[17][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][12] .is_wysiwyg = "true";
defparam \registerBank|RF[21][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][12] .is_wysiwyg = "true";
defparam \registerBank|RF[25][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][12] .is_wysiwyg = "true";
defparam \registerBank|RF[29][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~122 (
// Equation(s):
// \muxValB|C[12]~122_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][12]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][12]~q  ) ) )

	.dataa(!\registerBank|RF[17][12]~q ),
	.datab(!\registerBank|RF[21][12]~q ),
	.datac(!\registerBank|RF[25][12]~q ),
	.datad(!\registerBank|RF[29][12]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~122 .extended_lut = "off";
defparam \muxValB|C[12]~122 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~122 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][12] .is_wysiwyg = "true";
defparam \registerBank|RF[18][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][12] .is_wysiwyg = "true";
defparam \registerBank|RF[22][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][12] .is_wysiwyg = "true";
defparam \registerBank|RF[26][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][12] .is_wysiwyg = "true";
defparam \registerBank|RF[30][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~123 (
// Equation(s):
// \muxValB|C[12]~123_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][12]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][12]~q  ) ) )

	.dataa(!\registerBank|RF[18][12]~q ),
	.datab(!\registerBank|RF[22][12]~q ),
	.datac(!\registerBank|RF[26][12]~q ),
	.datad(!\registerBank|RF[30][12]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~123 .extended_lut = "off";
defparam \muxValB|C[12]~123 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~123 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][12] .is_wysiwyg = "true";
defparam \registerBank|RF[19][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][12] .is_wysiwyg = "true";
defparam \registerBank|RF[23][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][12] .is_wysiwyg = "true";
defparam \registerBank|RF[27][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][12] .is_wysiwyg = "true";
defparam \registerBank|RF[31][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~124 (
// Equation(s):
// \muxValB|C[12]~124_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][12]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][12]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][12]~q  ) ) )

	.dataa(!\registerBank|RF[19][12]~q ),
	.datab(!\registerBank|RF[23][12]~q ),
	.datac(!\registerBank|RF[27][12]~q ),
	.datad(!\registerBank|RF[31][12]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~124 .extended_lut = "off";
defparam \muxValB|C[12]~124 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~125 (
// Equation(s):
// \muxValB|C[12]~125_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[12]~124_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[12]~123_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[12]~122_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[12]~121_combout  ) ) )

	.dataa(!\muxValB|C[12]~121_combout ),
	.datab(!\muxValB|C[12]~122_combout ),
	.datac(!\muxValB|C[12]~123_combout ),
	.datad(!\muxValB|C[12]~124_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~125 .extended_lut = "off";
defparam \muxValB|C[12]~125 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~125 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][12] .is_wysiwyg = "true";
defparam \registerBank|RF[0][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][12] .is_wysiwyg = "true";
defparam \registerBank|RF[1][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][12] .is_wysiwyg = "true";
defparam \registerBank|RF[2][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][12] .is_wysiwyg = "true";
defparam \registerBank|RF[3][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~126 (
// Equation(s):
// \muxValB|C[12]~126_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][12]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][12]~q  ) ) )

	.dataa(!\registerBank|RF[0][12]~q ),
	.datab(!\registerBank|RF[1][12]~q ),
	.datac(!\registerBank|RF[2][12]~q ),
	.datad(!\registerBank|RF[3][12]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~126 .extended_lut = "off";
defparam \muxValB|C[12]~126 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~126 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][12] .is_wysiwyg = "true";
defparam \registerBank|RF[4][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][12] .is_wysiwyg = "true";
defparam \registerBank|RF[5][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][12] .is_wysiwyg = "true";
defparam \registerBank|RF[6][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][12] .is_wysiwyg = "true";
defparam \registerBank|RF[7][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~127 (
// Equation(s):
// \muxValB|C[12]~127_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][12]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][12]~q  ) ) )

	.dataa(!\registerBank|RF[4][12]~q ),
	.datab(!\registerBank|RF[5][12]~q ),
	.datac(!\registerBank|RF[6][12]~q ),
	.datad(!\registerBank|RF[7][12]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~127 .extended_lut = "off";
defparam \muxValB|C[12]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~127 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][12] .is_wysiwyg = "true";
defparam \registerBank|RF[8][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][12] .is_wysiwyg = "true";
defparam \registerBank|RF[9][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][12] .is_wysiwyg = "true";
defparam \registerBank|RF[10][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][12] .is_wysiwyg = "true";
defparam \registerBank|RF[11][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~128 (
// Equation(s):
// \muxValB|C[12]~128_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][12]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][12]~q  ) ) )

	.dataa(!\registerBank|RF[8][12]~q ),
	.datab(!\registerBank|RF[9][12]~q ),
	.datac(!\registerBank|RF[10][12]~q ),
	.datad(!\registerBank|RF[11][12]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~128 .extended_lut = "off";
defparam \muxValB|C[12]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~128 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][12] .is_wysiwyg = "true";
defparam \registerBank|RF[12][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][12] .is_wysiwyg = "true";
defparam \registerBank|RF[13][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][12] .is_wysiwyg = "true";
defparam \registerBank|RF[14][12] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][12] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][12] .is_wysiwyg = "true";
defparam \registerBank|RF[15][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~129 (
// Equation(s):
// \muxValB|C[12]~129_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][12]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][12]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][12]~q  ) ) )

	.dataa(!\registerBank|RF[12][12]~q ),
	.datab(!\registerBank|RF[13][12]~q ),
	.datac(!\registerBank|RF[14][12]~q ),
	.datad(!\registerBank|RF[15][12]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~129 .extended_lut = "off";
defparam \muxValB|C[12]~129 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~130 (
// Equation(s):
// \muxValB|C[12]~130_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[12]~129_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[12]~128_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[12]~127_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[12]~126_combout  ) ) )

	.dataa(!\muxValB|C[12]~126_combout ),
	.datab(!\muxValB|C[12]~127_combout ),
	.datac(!\muxValB|C[12]~128_combout ),
	.datad(!\muxValB|C[12]~129_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~130 .extended_lut = "off";
defparam \muxValB|C[12]~130 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[12]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[12]~131 (
// Equation(s):
// \muxValB|C[12]~131_combout  = ( \muxValB|C[12]~130_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[12]~125_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [12])) ) ) # ( 
// !\muxValB|C[12]~130_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[12]~125_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [12])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [12]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[12]~125_combout ),
	.datae(!\muxValB|C[12]~130_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[12]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[12]~131 .extended_lut = "off";
defparam \muxValB|C[12]~131 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[12]~131 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[12] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[12]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[12] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[11]~46 (
// Equation(s):
// \alu|Result[11]~46_combout  = ( \alu|Add0~49_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [11] & \pipeDE|ValBTMP [11])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [11] $ (!\pipeDE|ValBTMP [11]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [11]) # (\pipeDE|ValATMP [11])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~49_sumout  & ( (!\pipeDE|ValATMP [11] & (\pipeDE|ValBTMP [11] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [11] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [11]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [11]),
	.datad(!\pipeDE|ValBTMP [11]),
	.datae(!\alu|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[11]~46 .extended_lut = "off";
defparam \alu|Result[11]~46 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[11]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[11]~16 (
// Equation(s):
// \alu|Result[11]~16_combout  = ( \alu|Add1~49_sumout  & ( \alu|Result[11]~46_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~31 ))) ) ) ) # ( !\alu|Add1~49_sumout  & ( 
// \alu|Result[11]~46_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~31 ))) ) ) ) # ( \alu|Add1~49_sumout  & ( !\alu|Result[11]~46_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~31 )))) ) ) ) # ( !\alu|Add1~49_sumout  & ( !\alu|Result[11]~46_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~31 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~31 ),
	.datae(!\alu|Add1~49_sumout ),
	.dataf(!\alu|Result[11]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[11]~16 .extended_lut = "off";
defparam \alu|Result[11]~16 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[11]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[11] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [11]),
	.asdata(\alu|Result[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[11] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [11]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[11] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[11] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][11] .is_wysiwyg = "true";
defparam \registerBank|RF[16][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][11] .is_wysiwyg = "true";
defparam \registerBank|RF[20][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][11] .is_wysiwyg = "true";
defparam \registerBank|RF[24][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][11] .is_wysiwyg = "true";
defparam \registerBank|RF[28][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~132 (
// Equation(s):
// \muxValB|C[11]~132_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][11]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][11]~q  ) ) )

	.dataa(!\registerBank|RF[16][11]~q ),
	.datab(!\registerBank|RF[20][11]~q ),
	.datac(!\registerBank|RF[24][11]~q ),
	.datad(!\registerBank|RF[28][11]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~132 .extended_lut = "off";
defparam \muxValB|C[11]~132 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~132 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][11] .is_wysiwyg = "true";
defparam \registerBank|RF[17][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][11] .is_wysiwyg = "true";
defparam \registerBank|RF[21][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][11] .is_wysiwyg = "true";
defparam \registerBank|RF[25][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][11] .is_wysiwyg = "true";
defparam \registerBank|RF[29][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~133 (
// Equation(s):
// \muxValB|C[11]~133_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][11]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][11]~q  ) ) )

	.dataa(!\registerBank|RF[17][11]~q ),
	.datab(!\registerBank|RF[21][11]~q ),
	.datac(!\registerBank|RF[25][11]~q ),
	.datad(!\registerBank|RF[29][11]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~133 .extended_lut = "off";
defparam \muxValB|C[11]~133 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~133 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][11] .is_wysiwyg = "true";
defparam \registerBank|RF[18][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][11] .is_wysiwyg = "true";
defparam \registerBank|RF[22][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][11] .is_wysiwyg = "true";
defparam \registerBank|RF[26][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][11] .is_wysiwyg = "true";
defparam \registerBank|RF[30][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~134 (
// Equation(s):
// \muxValB|C[11]~134_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][11]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][11]~q  ) ) )

	.dataa(!\registerBank|RF[18][11]~q ),
	.datab(!\registerBank|RF[22][11]~q ),
	.datac(!\registerBank|RF[26][11]~q ),
	.datad(!\registerBank|RF[30][11]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~134 .extended_lut = "off";
defparam \muxValB|C[11]~134 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~134 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][11] .is_wysiwyg = "true";
defparam \registerBank|RF[19][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][11] .is_wysiwyg = "true";
defparam \registerBank|RF[23][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][11] .is_wysiwyg = "true";
defparam \registerBank|RF[27][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][11] .is_wysiwyg = "true";
defparam \registerBank|RF[31][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~135 (
// Equation(s):
// \muxValB|C[11]~135_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][11]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][11]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][11]~q  ) ) )

	.dataa(!\registerBank|RF[19][11]~q ),
	.datab(!\registerBank|RF[23][11]~q ),
	.datac(!\registerBank|RF[27][11]~q ),
	.datad(!\registerBank|RF[31][11]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~135 .extended_lut = "off";
defparam \muxValB|C[11]~135 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~135 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~136 (
// Equation(s):
// \muxValB|C[11]~136_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[11]~135_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[11]~134_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[11]~133_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[11]~132_combout  ) ) )

	.dataa(!\muxValB|C[11]~132_combout ),
	.datab(!\muxValB|C[11]~133_combout ),
	.datac(!\muxValB|C[11]~134_combout ),
	.datad(!\muxValB|C[11]~135_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~136 .extended_lut = "off";
defparam \muxValB|C[11]~136 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~136 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][11] .is_wysiwyg = "true";
defparam \registerBank|RF[0][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][11] .is_wysiwyg = "true";
defparam \registerBank|RF[1][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][11] .is_wysiwyg = "true";
defparam \registerBank|RF[2][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][11] .is_wysiwyg = "true";
defparam \registerBank|RF[3][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~137 (
// Equation(s):
// \muxValB|C[11]~137_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][11]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][11]~q  ) ) )

	.dataa(!\registerBank|RF[0][11]~q ),
	.datab(!\registerBank|RF[1][11]~q ),
	.datac(!\registerBank|RF[2][11]~q ),
	.datad(!\registerBank|RF[3][11]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~137 .extended_lut = "off";
defparam \muxValB|C[11]~137 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~137 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][11] .is_wysiwyg = "true";
defparam \registerBank|RF[4][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][11] .is_wysiwyg = "true";
defparam \registerBank|RF[5][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][11] .is_wysiwyg = "true";
defparam \registerBank|RF[6][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][11] .is_wysiwyg = "true";
defparam \registerBank|RF[7][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~138 (
// Equation(s):
// \muxValB|C[11]~138_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][11]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][11]~q  ) ) )

	.dataa(!\registerBank|RF[4][11]~q ),
	.datab(!\registerBank|RF[5][11]~q ),
	.datac(!\registerBank|RF[6][11]~q ),
	.datad(!\registerBank|RF[7][11]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~138 .extended_lut = "off";
defparam \muxValB|C[11]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~138 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][11] .is_wysiwyg = "true";
defparam \registerBank|RF[8][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][11] .is_wysiwyg = "true";
defparam \registerBank|RF[9][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][11] .is_wysiwyg = "true";
defparam \registerBank|RF[10][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][11] .is_wysiwyg = "true";
defparam \registerBank|RF[11][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~139 (
// Equation(s):
// \muxValB|C[11]~139_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][11]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][11]~q  ) ) )

	.dataa(!\registerBank|RF[8][11]~q ),
	.datab(!\registerBank|RF[9][11]~q ),
	.datac(!\registerBank|RF[10][11]~q ),
	.datad(!\registerBank|RF[11][11]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~139 .extended_lut = "off";
defparam \muxValB|C[11]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~139 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][11] .is_wysiwyg = "true";
defparam \registerBank|RF[12][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][11] .is_wysiwyg = "true";
defparam \registerBank|RF[13][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][11] .is_wysiwyg = "true";
defparam \registerBank|RF[14][11] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][11] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][11] .is_wysiwyg = "true";
defparam \registerBank|RF[15][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~140 (
// Equation(s):
// \muxValB|C[11]~140_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][11]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][11]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][11]~q  ) ) )

	.dataa(!\registerBank|RF[12][11]~q ),
	.datab(!\registerBank|RF[13][11]~q ),
	.datac(!\registerBank|RF[14][11]~q ),
	.datad(!\registerBank|RF[15][11]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~140 .extended_lut = "off";
defparam \muxValB|C[11]~140 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~141 (
// Equation(s):
// \muxValB|C[11]~141_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[11]~140_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[11]~139_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[11]~138_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[11]~137_combout  ) ) )

	.dataa(!\muxValB|C[11]~137_combout ),
	.datab(!\muxValB|C[11]~138_combout ),
	.datac(!\muxValB|C[11]~139_combout ),
	.datad(!\muxValB|C[11]~140_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~141 .extended_lut = "off";
defparam \muxValB|C[11]~141 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[11]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[11]~142 (
// Equation(s):
// \muxValB|C[11]~142_combout  = ( \muxValB|C[11]~141_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[11]~136_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [11])) ) ) # ( 
// !\muxValB|C[11]~141_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[11]~136_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [11])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [11]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[11]~136_combout ),
	.datae(!\muxValB|C[11]~141_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[11]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[11]~142 .extended_lut = "off";
defparam \muxValB|C[11]~142 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[11]~142 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[11] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[11]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[11] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[10]~47 (
// Equation(s):
// \alu|Result[10]~47_combout  = ( \alu|Add0~77_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [10] & \pipeDE|ValBTMP [10])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [10] $ (!\pipeDE|ValBTMP [10]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [10]) # (\pipeDE|ValATMP [10])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~77_sumout  & ( (!\pipeDE|ValATMP [10] & (\pipeDE|ValBTMP [10] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [10] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [10]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [10]),
	.datad(!\pipeDE|ValBTMP [10]),
	.datae(!\alu|Add0~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[10]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[10]~47 .extended_lut = "off";
defparam \alu|Result[10]~47 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[10]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[10]~22 (
// Equation(s):
// \alu|Result[10]~22_combout  = ( \alu|Add1~77_sumout  & ( \alu|Result[10]~47_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~30 ))) ) ) ) # ( !\alu|Add1~77_sumout  & ( 
// \alu|Result[10]~47_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~30 ))) ) ) ) # ( \alu|Add1~77_sumout  & ( !\alu|Result[10]~47_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~30 )))) ) ) ) # ( !\alu|Add1~77_sumout  & ( !\alu|Result[10]~47_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~30 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~30 ),
	.datae(!\alu|Add1~77_sumout ),
	.dataf(!\alu|Result[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[10]~22 .extended_lut = "off";
defparam \alu|Result[10]~22 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[10]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[10] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [10]),
	.asdata(\alu|Result[10]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[10] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [10]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[10] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[10] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][10] .is_wysiwyg = "true";
defparam \registerBank|RF[16][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][10] .is_wysiwyg = "true";
defparam \registerBank|RF[20][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][10] .is_wysiwyg = "true";
defparam \registerBank|RF[24][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][10] .is_wysiwyg = "true";
defparam \registerBank|RF[28][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~209 (
// Equation(s):
// \muxValB|C[10]~209_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][10]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][10]~q  ) ) )

	.dataa(!\registerBank|RF[16][10]~q ),
	.datab(!\registerBank|RF[20][10]~q ),
	.datac(!\registerBank|RF[24][10]~q ),
	.datad(!\registerBank|RF[28][10]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~209 .extended_lut = "off";
defparam \muxValB|C[10]~209 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~209 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][10] .is_wysiwyg = "true";
defparam \registerBank|RF[17][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][10] .is_wysiwyg = "true";
defparam \registerBank|RF[21][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][10] .is_wysiwyg = "true";
defparam \registerBank|RF[25][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][10] .is_wysiwyg = "true";
defparam \registerBank|RF[29][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~210 (
// Equation(s):
// \muxValB|C[10]~210_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][10]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][10]~q  ) ) )

	.dataa(!\registerBank|RF[17][10]~q ),
	.datab(!\registerBank|RF[21][10]~q ),
	.datac(!\registerBank|RF[25][10]~q ),
	.datad(!\registerBank|RF[29][10]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~210 .extended_lut = "off";
defparam \muxValB|C[10]~210 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~210 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][10] .is_wysiwyg = "true";
defparam \registerBank|RF[18][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][10] .is_wysiwyg = "true";
defparam \registerBank|RF[22][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][10] .is_wysiwyg = "true";
defparam \registerBank|RF[26][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][10] .is_wysiwyg = "true";
defparam \registerBank|RF[30][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~211 (
// Equation(s):
// \muxValB|C[10]~211_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][10]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][10]~q  ) ) )

	.dataa(!\registerBank|RF[18][10]~q ),
	.datab(!\registerBank|RF[22][10]~q ),
	.datac(!\registerBank|RF[26][10]~q ),
	.datad(!\registerBank|RF[30][10]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~211 .extended_lut = "off";
defparam \muxValB|C[10]~211 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~211 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][10] .is_wysiwyg = "true";
defparam \registerBank|RF[19][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][10] .is_wysiwyg = "true";
defparam \registerBank|RF[23][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][10] .is_wysiwyg = "true";
defparam \registerBank|RF[27][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][10] .is_wysiwyg = "true";
defparam \registerBank|RF[31][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~212 (
// Equation(s):
// \muxValB|C[10]~212_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][10]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][10]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][10]~q  ) ) )

	.dataa(!\registerBank|RF[19][10]~q ),
	.datab(!\registerBank|RF[23][10]~q ),
	.datac(!\registerBank|RF[27][10]~q ),
	.datad(!\registerBank|RF[31][10]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~212 .extended_lut = "off";
defparam \muxValB|C[10]~212 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~212 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~213 (
// Equation(s):
// \muxValB|C[10]~213_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[10]~212_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[10]~211_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[10]~210_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[10]~209_combout  ) ) )

	.dataa(!\muxValB|C[10]~209_combout ),
	.datab(!\muxValB|C[10]~210_combout ),
	.datac(!\muxValB|C[10]~211_combout ),
	.datad(!\muxValB|C[10]~212_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~213 .extended_lut = "off";
defparam \muxValB|C[10]~213 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~213 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][10] .is_wysiwyg = "true";
defparam \registerBank|RF[0][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][10] .is_wysiwyg = "true";
defparam \registerBank|RF[1][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][10] .is_wysiwyg = "true";
defparam \registerBank|RF[2][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][10] .is_wysiwyg = "true";
defparam \registerBank|RF[3][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~214 (
// Equation(s):
// \muxValB|C[10]~214_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][10]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][10]~q  ) ) )

	.dataa(!\registerBank|RF[0][10]~q ),
	.datab(!\registerBank|RF[1][10]~q ),
	.datac(!\registerBank|RF[2][10]~q ),
	.datad(!\registerBank|RF[3][10]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~214 .extended_lut = "off";
defparam \muxValB|C[10]~214 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~214 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][10] .is_wysiwyg = "true";
defparam \registerBank|RF[4][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][10] .is_wysiwyg = "true";
defparam \registerBank|RF[5][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][10] .is_wysiwyg = "true";
defparam \registerBank|RF[6][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][10] .is_wysiwyg = "true";
defparam \registerBank|RF[7][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~215 (
// Equation(s):
// \muxValB|C[10]~215_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][10]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][10]~q  ) ) )

	.dataa(!\registerBank|RF[4][10]~q ),
	.datab(!\registerBank|RF[5][10]~q ),
	.datac(!\registerBank|RF[6][10]~q ),
	.datad(!\registerBank|RF[7][10]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~215 .extended_lut = "off";
defparam \muxValB|C[10]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~215 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][10] .is_wysiwyg = "true";
defparam \registerBank|RF[8][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][10] .is_wysiwyg = "true";
defparam \registerBank|RF[9][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][10] .is_wysiwyg = "true";
defparam \registerBank|RF[10][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][10] .is_wysiwyg = "true";
defparam \registerBank|RF[11][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~216 (
// Equation(s):
// \muxValB|C[10]~216_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][10]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][10]~q  ) ) )

	.dataa(!\registerBank|RF[8][10]~q ),
	.datab(!\registerBank|RF[9][10]~q ),
	.datac(!\registerBank|RF[10][10]~q ),
	.datad(!\registerBank|RF[11][10]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~216 .extended_lut = "off";
defparam \muxValB|C[10]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~216 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][10] .is_wysiwyg = "true";
defparam \registerBank|RF[12][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][10] .is_wysiwyg = "true";
defparam \registerBank|RF[13][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][10] .is_wysiwyg = "true";
defparam \registerBank|RF[14][10] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][10] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][10] .is_wysiwyg = "true";
defparam \registerBank|RF[15][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~217 (
// Equation(s):
// \muxValB|C[10]~217_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][10]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][10]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][10]~q  ) ) )

	.dataa(!\registerBank|RF[12][10]~q ),
	.datab(!\registerBank|RF[13][10]~q ),
	.datac(!\registerBank|RF[14][10]~q ),
	.datad(!\registerBank|RF[15][10]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~217 .extended_lut = "off";
defparam \muxValB|C[10]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~218 (
// Equation(s):
// \muxValB|C[10]~218_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[10]~217_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[10]~216_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[10]~215_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[10]~214_combout  ) ) )

	.dataa(!\muxValB|C[10]~214_combout ),
	.datab(!\muxValB|C[10]~215_combout ),
	.datac(!\muxValB|C[10]~216_combout ),
	.datad(!\muxValB|C[10]~217_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~218 .extended_lut = "off";
defparam \muxValB|C[10]~218 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[10]~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[10]~219 (
// Equation(s):
// \muxValB|C[10]~219_combout  = ( \muxValB|C[10]~218_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[10]~213_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [10])) ) ) # ( 
// !\muxValB|C[10]~218_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[10]~213_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [10])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [10]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[10]~213_combout ),
	.datae(!\muxValB|C[10]~218_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[10]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[10]~219 .extended_lut = "off";
defparam \muxValB|C[10]~219 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[10]~219 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[10] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[10]~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[10] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[9]~38 (
// Equation(s):
// \alu|Result[9]~38_combout  = ( \alu|Add0~73_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [9] & \pipeDE|ValBTMP [9])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [9] $ (!\pipeDE|ValBTMP [9]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [9]) # (\pipeDE|ValATMP [9])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~73_sumout  & ( (!\pipeDE|ValATMP [9] & (\pipeDE|ValBTMP [9] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [9] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [9]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [9]),
	.datad(!\pipeDE|ValBTMP [9]),
	.datae(!\alu|Add0~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[9]~38 .extended_lut = "off";
defparam \alu|Result[9]~38 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[9]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[9]~21 (
// Equation(s):
// \alu|Result[9]~21_combout  = ( \alu|Add1~73_sumout  & ( \alu|Result[9]~38_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~29 ))) ) ) ) # ( !\alu|Add1~73_sumout  & ( 
// \alu|Result[9]~38_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~29 ))) ) ) ) # ( \alu|Add1~73_sumout  & ( !\alu|Result[9]~38_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~29 )))) ) ) ) # ( !\alu|Add1~73_sumout  & ( !\alu|Result[9]~38_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~29 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~29 ),
	.datae(!\alu|Add1~73_sumout ),
	.dataf(!\alu|Result[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[9]~21 .extended_lut = "off";
defparam \alu|Result[9]~21 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[9]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[9] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [9]),
	.asdata(\alu|Result[9]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[9] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [9]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[9] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[9] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][9] .is_wysiwyg = "true";
defparam \registerBank|RF[16][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][9] .is_wysiwyg = "true";
defparam \registerBank|RF[20][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][9] .is_wysiwyg = "true";
defparam \registerBank|RF[24][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][9] .is_wysiwyg = "true";
defparam \registerBank|RF[28][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~198 (
// Equation(s):
// \muxValB|C[9]~198_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][9]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][9]~q  ) ) )

	.dataa(!\registerBank|RF[16][9]~q ),
	.datab(!\registerBank|RF[20][9]~q ),
	.datac(!\registerBank|RF[24][9]~q ),
	.datad(!\registerBank|RF[28][9]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~198 .extended_lut = "off";
defparam \muxValB|C[9]~198 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~198 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][9] .is_wysiwyg = "true";
defparam \registerBank|RF[17][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][9] .is_wysiwyg = "true";
defparam \registerBank|RF[21][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][9] .is_wysiwyg = "true";
defparam \registerBank|RF[25][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][9] .is_wysiwyg = "true";
defparam \registerBank|RF[29][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~199 (
// Equation(s):
// \muxValB|C[9]~199_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][9]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][9]~q  ) ) )

	.dataa(!\registerBank|RF[17][9]~q ),
	.datab(!\registerBank|RF[21][9]~q ),
	.datac(!\registerBank|RF[25][9]~q ),
	.datad(!\registerBank|RF[29][9]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~199 .extended_lut = "off";
defparam \muxValB|C[9]~199 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~199 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][9] .is_wysiwyg = "true";
defparam \registerBank|RF[18][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][9] .is_wysiwyg = "true";
defparam \registerBank|RF[22][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][9] .is_wysiwyg = "true";
defparam \registerBank|RF[26][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][9] .is_wysiwyg = "true";
defparam \registerBank|RF[30][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~200 (
// Equation(s):
// \muxValB|C[9]~200_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][9]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][9]~q  ) ) )

	.dataa(!\registerBank|RF[18][9]~q ),
	.datab(!\registerBank|RF[22][9]~q ),
	.datac(!\registerBank|RF[26][9]~q ),
	.datad(!\registerBank|RF[30][9]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~200 .extended_lut = "off";
defparam \muxValB|C[9]~200 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~200 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][9] .is_wysiwyg = "true";
defparam \registerBank|RF[19][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][9] .is_wysiwyg = "true";
defparam \registerBank|RF[23][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][9] .is_wysiwyg = "true";
defparam \registerBank|RF[27][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][9] .is_wysiwyg = "true";
defparam \registerBank|RF[31][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~201 (
// Equation(s):
// \muxValB|C[9]~201_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][9]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][9]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][9]~q  ) ) )

	.dataa(!\registerBank|RF[19][9]~q ),
	.datab(!\registerBank|RF[23][9]~q ),
	.datac(!\registerBank|RF[27][9]~q ),
	.datad(!\registerBank|RF[31][9]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~201 .extended_lut = "off";
defparam \muxValB|C[9]~201 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~202 (
// Equation(s):
// \muxValB|C[9]~202_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[9]~201_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[9]~200_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[9]~199_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[9]~198_combout  ) ) )

	.dataa(!\muxValB|C[9]~198_combout ),
	.datab(!\muxValB|C[9]~199_combout ),
	.datac(!\muxValB|C[9]~200_combout ),
	.datad(!\muxValB|C[9]~201_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~202 .extended_lut = "off";
defparam \muxValB|C[9]~202 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~202 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][9] .is_wysiwyg = "true";
defparam \registerBank|RF[0][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][9] .is_wysiwyg = "true";
defparam \registerBank|RF[1][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][9] .is_wysiwyg = "true";
defparam \registerBank|RF[2][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][9] .is_wysiwyg = "true";
defparam \registerBank|RF[3][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~203 (
// Equation(s):
// \muxValB|C[9]~203_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][9]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][9]~q  ) ) )

	.dataa(!\registerBank|RF[0][9]~q ),
	.datab(!\registerBank|RF[1][9]~q ),
	.datac(!\registerBank|RF[2][9]~q ),
	.datad(!\registerBank|RF[3][9]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~203 .extended_lut = "off";
defparam \muxValB|C[9]~203 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~203 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][9] .is_wysiwyg = "true";
defparam \registerBank|RF[4][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][9] .is_wysiwyg = "true";
defparam \registerBank|RF[5][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][9] .is_wysiwyg = "true";
defparam \registerBank|RF[6][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][9] .is_wysiwyg = "true";
defparam \registerBank|RF[7][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~204 (
// Equation(s):
// \muxValB|C[9]~204_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][9]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][9]~q  ) ) )

	.dataa(!\registerBank|RF[4][9]~q ),
	.datab(!\registerBank|RF[5][9]~q ),
	.datac(!\registerBank|RF[6][9]~q ),
	.datad(!\registerBank|RF[7][9]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~204 .extended_lut = "off";
defparam \muxValB|C[9]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~204 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][9] .is_wysiwyg = "true";
defparam \registerBank|RF[8][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][9] .is_wysiwyg = "true";
defparam \registerBank|RF[9][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][9] .is_wysiwyg = "true";
defparam \registerBank|RF[10][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][9] .is_wysiwyg = "true";
defparam \registerBank|RF[11][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~205 (
// Equation(s):
// \muxValB|C[9]~205_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][9]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][9]~q  ) ) )

	.dataa(!\registerBank|RF[8][9]~q ),
	.datab(!\registerBank|RF[9][9]~q ),
	.datac(!\registerBank|RF[10][9]~q ),
	.datad(!\registerBank|RF[11][9]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~205 .extended_lut = "off";
defparam \muxValB|C[9]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~205 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][9] .is_wysiwyg = "true";
defparam \registerBank|RF[12][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][9] .is_wysiwyg = "true";
defparam \registerBank|RF[13][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][9] .is_wysiwyg = "true";
defparam \registerBank|RF[14][9] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][9] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][9] .is_wysiwyg = "true";
defparam \registerBank|RF[15][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~206 (
// Equation(s):
// \muxValB|C[9]~206_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][9]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][9]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][9]~q  ) ) )

	.dataa(!\registerBank|RF[12][9]~q ),
	.datab(!\registerBank|RF[13][9]~q ),
	.datac(!\registerBank|RF[14][9]~q ),
	.datad(!\registerBank|RF[15][9]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~206 .extended_lut = "off";
defparam \muxValB|C[9]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~206 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~207 (
// Equation(s):
// \muxValB|C[9]~207_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[9]~206_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[9]~205_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[9]~204_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[9]~203_combout  ) ) )

	.dataa(!\muxValB|C[9]~203_combout ),
	.datab(!\muxValB|C[9]~204_combout ),
	.datac(!\muxValB|C[9]~205_combout ),
	.datad(!\muxValB|C[9]~206_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~207 .extended_lut = "off";
defparam \muxValB|C[9]~207 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[9]~207 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[9]~208 (
// Equation(s):
// \muxValB|C[9]~208_combout  = ( \muxValB|C[9]~207_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[9]~202_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [9])) ) ) # ( 
// !\muxValB|C[9]~207_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[9]~202_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [9])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [9]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[9]~202_combout ),
	.datae(!\muxValB|C[9]~207_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[9]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[9]~208 .extended_lut = "off";
defparam \muxValB|C[9]~208 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[9]~208 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[9] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[9]~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[9] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[8]~39 (
// Equation(s):
// \alu|Result[8]~39_combout  = ( \alu|Add0~101_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [8] & \pipeDE|ValBTMP [8])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [8] $ (!\pipeDE|ValBTMP [8]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [8]) # (\pipeDE|ValATMP [8])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~101_sumout  & ( (!\pipeDE|ValATMP [8] & (\pipeDE|ValBTMP [8] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [8] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [8]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [8]),
	.datad(!\pipeDE|ValBTMP [8]),
	.datae(!\alu|Add0~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[8]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[8]~39 .extended_lut = "off";
defparam \alu|Result[8]~39 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[8]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[8]~26 (
// Equation(s):
// \alu|Result[8]~26_combout  = ( \alu|Add1~101_sumout  & ( \alu|Result[8]~39_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~28 ))) ) ) ) # ( !\alu|Add1~101_sumout  & ( 
// \alu|Result[8]~39_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~28 ))) ) ) ) # ( \alu|Add1~101_sumout  & ( !\alu|Result[8]~39_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~28 )))) ) ) ) # ( !\alu|Add1~101_sumout  & ( !\alu|Result[8]~39_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~28 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~28 ),
	.datae(!\alu|Add1~101_sumout ),
	.dataf(!\alu|Result[8]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[8]~26 .extended_lut = "off";
defparam \alu|Result[8]~26 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[8]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[8] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [8]),
	.asdata(\alu|Result[8]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[8] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [8]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[8] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[8] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][8] .is_wysiwyg = "true";
defparam \registerBank|RF[16][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][8] .is_wysiwyg = "true";
defparam \registerBank|RF[20][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][8] .is_wysiwyg = "true";
defparam \registerBank|RF[24][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][8] .is_wysiwyg = "true";
defparam \registerBank|RF[28][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~275 (
// Equation(s):
// \muxValB|C[8]~275_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][8]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][8]~q  ) ) )

	.dataa(!\registerBank|RF[16][8]~q ),
	.datab(!\registerBank|RF[20][8]~q ),
	.datac(!\registerBank|RF[24][8]~q ),
	.datad(!\registerBank|RF[28][8]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~275 .extended_lut = "off";
defparam \muxValB|C[8]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~275 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][8] .is_wysiwyg = "true";
defparam \registerBank|RF[17][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][8] .is_wysiwyg = "true";
defparam \registerBank|RF[21][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][8] .is_wysiwyg = "true";
defparam \registerBank|RF[25][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][8] .is_wysiwyg = "true";
defparam \registerBank|RF[29][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~276 (
// Equation(s):
// \muxValB|C[8]~276_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][8]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][8]~q  ) ) )

	.dataa(!\registerBank|RF[17][8]~q ),
	.datab(!\registerBank|RF[21][8]~q ),
	.datac(!\registerBank|RF[25][8]~q ),
	.datad(!\registerBank|RF[29][8]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~276 .extended_lut = "off";
defparam \muxValB|C[8]~276 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~276 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][8] .is_wysiwyg = "true";
defparam \registerBank|RF[18][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][8] .is_wysiwyg = "true";
defparam \registerBank|RF[22][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][8] .is_wysiwyg = "true";
defparam \registerBank|RF[26][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][8] .is_wysiwyg = "true";
defparam \registerBank|RF[30][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~277 (
// Equation(s):
// \muxValB|C[8]~277_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][8]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][8]~q  ) ) )

	.dataa(!\registerBank|RF[18][8]~q ),
	.datab(!\registerBank|RF[22][8]~q ),
	.datac(!\registerBank|RF[26][8]~q ),
	.datad(!\registerBank|RF[30][8]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~277 .extended_lut = "off";
defparam \muxValB|C[8]~277 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~277 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][8] .is_wysiwyg = "true";
defparam \registerBank|RF[19][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][8] .is_wysiwyg = "true";
defparam \registerBank|RF[23][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][8] .is_wysiwyg = "true";
defparam \registerBank|RF[27][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][8] .is_wysiwyg = "true";
defparam \registerBank|RF[31][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~278 (
// Equation(s):
// \muxValB|C[8]~278_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][8]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][8]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][8]~q  ) ) )

	.dataa(!\registerBank|RF[19][8]~q ),
	.datab(!\registerBank|RF[23][8]~q ),
	.datac(!\registerBank|RF[27][8]~q ),
	.datad(!\registerBank|RF[31][8]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~278 .extended_lut = "off";
defparam \muxValB|C[8]~278 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~279 (
// Equation(s):
// \muxValB|C[8]~279_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[8]~278_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[8]~277_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[8]~276_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[8]~275_combout  ) ) )

	.dataa(!\muxValB|C[8]~275_combout ),
	.datab(!\muxValB|C[8]~276_combout ),
	.datac(!\muxValB|C[8]~277_combout ),
	.datad(!\muxValB|C[8]~278_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~279 .extended_lut = "off";
defparam \muxValB|C[8]~279 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~279 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][8] .is_wysiwyg = "true";
defparam \registerBank|RF[0][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][8] .is_wysiwyg = "true";
defparam \registerBank|RF[1][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][8] .is_wysiwyg = "true";
defparam \registerBank|RF[2][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][8] .is_wysiwyg = "true";
defparam \registerBank|RF[3][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~280 (
// Equation(s):
// \muxValB|C[8]~280_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][8]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][8]~q  ) ) )

	.dataa(!\registerBank|RF[0][8]~q ),
	.datab(!\registerBank|RF[1][8]~q ),
	.datac(!\registerBank|RF[2][8]~q ),
	.datad(!\registerBank|RF[3][8]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~280 .extended_lut = "off";
defparam \muxValB|C[8]~280 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~280 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][8] .is_wysiwyg = "true";
defparam \registerBank|RF[4][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][8] .is_wysiwyg = "true";
defparam \registerBank|RF[5][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][8] .is_wysiwyg = "true";
defparam \registerBank|RF[6][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][8] .is_wysiwyg = "true";
defparam \registerBank|RF[7][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~281 (
// Equation(s):
// \muxValB|C[8]~281_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][8]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][8]~q  ) ) )

	.dataa(!\registerBank|RF[4][8]~q ),
	.datab(!\registerBank|RF[5][8]~q ),
	.datac(!\registerBank|RF[6][8]~q ),
	.datad(!\registerBank|RF[7][8]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~281 .extended_lut = "off";
defparam \muxValB|C[8]~281 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~281 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][8] .is_wysiwyg = "true";
defparam \registerBank|RF[8][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][8] .is_wysiwyg = "true";
defparam \registerBank|RF[9][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][8] .is_wysiwyg = "true";
defparam \registerBank|RF[10][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][8] .is_wysiwyg = "true";
defparam \registerBank|RF[11][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~282 (
// Equation(s):
// \muxValB|C[8]~282_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][8]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][8]~q  ) ) )

	.dataa(!\registerBank|RF[8][8]~q ),
	.datab(!\registerBank|RF[9][8]~q ),
	.datac(!\registerBank|RF[10][8]~q ),
	.datad(!\registerBank|RF[11][8]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~282 .extended_lut = "off";
defparam \muxValB|C[8]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~282 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][8] .is_wysiwyg = "true";
defparam \registerBank|RF[12][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][8] .is_wysiwyg = "true";
defparam \registerBank|RF[13][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][8] .is_wysiwyg = "true";
defparam \registerBank|RF[14][8] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][8] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][8] .is_wysiwyg = "true";
defparam \registerBank|RF[15][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~283 (
// Equation(s):
// \muxValB|C[8]~283_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][8]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][8]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][8]~q  ) ) )

	.dataa(!\registerBank|RF[12][8]~q ),
	.datab(!\registerBank|RF[13][8]~q ),
	.datac(!\registerBank|RF[14][8]~q ),
	.datad(!\registerBank|RF[15][8]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~283 .extended_lut = "off";
defparam \muxValB|C[8]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~284 (
// Equation(s):
// \muxValB|C[8]~284_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[8]~283_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[8]~282_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[8]~281_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[8]~280_combout  ) ) )

	.dataa(!\muxValB|C[8]~280_combout ),
	.datab(!\muxValB|C[8]~281_combout ),
	.datac(!\muxValB|C[8]~282_combout ),
	.datad(!\muxValB|C[8]~283_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~284 .extended_lut = "off";
defparam \muxValB|C[8]~284 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[8]~284 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[8]~285 (
// Equation(s):
// \muxValB|C[8]~285_combout  = ( \muxValB|C[8]~284_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[8]~279_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [8])) ) ) # ( 
// !\muxValB|C[8]~284_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[8]~279_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [8])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [8]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[8]~279_combout ),
	.datae(!\muxValB|C[8]~284_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[8]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[8]~285 .extended_lut = "off";
defparam \muxValB|C[8]~285 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[8]~285 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[8] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[8]~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[8] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[7]~40 (
// Equation(s):
// \alu|Result[7]~40_combout  = ( \alu|Add0~105_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [7] & \pipeDE|ValBTMP [7])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [7] $ (!\pipeDE|ValBTMP [7]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [7]) # (\pipeDE|ValATMP [7])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~105_sumout  & ( (!\pipeDE|ValATMP [7] & (\pipeDE|ValBTMP [7] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [7] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [7]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [7]),
	.datad(!\pipeDE|ValBTMP [7]),
	.datae(!\alu|Add0~105_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[7]~40 .extended_lut = "off";
defparam \alu|Result[7]~40 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[7]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[7]~27 (
// Equation(s):
// \alu|Result[7]~27_combout  = ( \alu|Add1~105_sumout  & ( \alu|Result[7]~40_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~27 ))) ) ) ) # ( !\alu|Add1~105_sumout  & ( 
// \alu|Result[7]~40_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~27 ))) ) ) ) # ( \alu|Add1~105_sumout  & ( !\alu|Result[7]~40_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~27 )))) ) ) ) # ( !\alu|Add1~105_sumout  & ( !\alu|Result[7]~40_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~27 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~27 ),
	.datae(!\alu|Add1~105_sumout ),
	.dataf(!\alu|Result[7]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[7]~27 .extended_lut = "off";
defparam \alu|Result[7]~27 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[7]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[7] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [7]),
	.asdata(\alu|Result[7]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[7] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [7]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[7] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[7] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][7] .is_wysiwyg = "true";
defparam \registerBank|RF[16][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][7] .is_wysiwyg = "true";
defparam \registerBank|RF[20][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][7] .is_wysiwyg = "true";
defparam \registerBank|RF[24][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][7] .is_wysiwyg = "true";
defparam \registerBank|RF[28][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~286 (
// Equation(s):
// \muxValB|C[7]~286_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][7]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][7]~q  ) ) )

	.dataa(!\registerBank|RF[16][7]~q ),
	.datab(!\registerBank|RF[20][7]~q ),
	.datac(!\registerBank|RF[24][7]~q ),
	.datad(!\registerBank|RF[28][7]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~286 .extended_lut = "off";
defparam \muxValB|C[7]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~286 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][7] .is_wysiwyg = "true";
defparam \registerBank|RF[17][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][7] .is_wysiwyg = "true";
defparam \registerBank|RF[21][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][7] .is_wysiwyg = "true";
defparam \registerBank|RF[25][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][7] .is_wysiwyg = "true";
defparam \registerBank|RF[29][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~287 (
// Equation(s):
// \muxValB|C[7]~287_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][7]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][7]~q  ) ) )

	.dataa(!\registerBank|RF[17][7]~q ),
	.datab(!\registerBank|RF[21][7]~q ),
	.datac(!\registerBank|RF[25][7]~q ),
	.datad(!\registerBank|RF[29][7]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~287 .extended_lut = "off";
defparam \muxValB|C[7]~287 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~287 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][7] .is_wysiwyg = "true";
defparam \registerBank|RF[18][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][7] .is_wysiwyg = "true";
defparam \registerBank|RF[22][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][7] .is_wysiwyg = "true";
defparam \registerBank|RF[26][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][7] .is_wysiwyg = "true";
defparam \registerBank|RF[30][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~288 (
// Equation(s):
// \muxValB|C[7]~288_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][7]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][7]~q  ) ) )

	.dataa(!\registerBank|RF[18][7]~q ),
	.datab(!\registerBank|RF[22][7]~q ),
	.datac(!\registerBank|RF[26][7]~q ),
	.datad(!\registerBank|RF[30][7]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~288 .extended_lut = "off";
defparam \muxValB|C[7]~288 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~288 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][7] .is_wysiwyg = "true";
defparam \registerBank|RF[19][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][7] .is_wysiwyg = "true";
defparam \registerBank|RF[23][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][7] .is_wysiwyg = "true";
defparam \registerBank|RF[27][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][7] .is_wysiwyg = "true";
defparam \registerBank|RF[31][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~289 (
// Equation(s):
// \muxValB|C[7]~289_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][7]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][7]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][7]~q  ) ) )

	.dataa(!\registerBank|RF[19][7]~q ),
	.datab(!\registerBank|RF[23][7]~q ),
	.datac(!\registerBank|RF[27][7]~q ),
	.datad(!\registerBank|RF[31][7]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~289 .extended_lut = "off";
defparam \muxValB|C[7]~289 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~290 (
// Equation(s):
// \muxValB|C[7]~290_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[7]~289_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[7]~288_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[7]~287_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[7]~286_combout  ) ) )

	.dataa(!\muxValB|C[7]~286_combout ),
	.datab(!\muxValB|C[7]~287_combout ),
	.datac(!\muxValB|C[7]~288_combout ),
	.datad(!\muxValB|C[7]~289_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~290 .extended_lut = "off";
defparam \muxValB|C[7]~290 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~290 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][7] .is_wysiwyg = "true";
defparam \registerBank|RF[0][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][7] .is_wysiwyg = "true";
defparam \registerBank|RF[1][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][7] .is_wysiwyg = "true";
defparam \registerBank|RF[2][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][7] .is_wysiwyg = "true";
defparam \registerBank|RF[3][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~291 (
// Equation(s):
// \muxValB|C[7]~291_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][7]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][7]~q  ) ) )

	.dataa(!\registerBank|RF[0][7]~q ),
	.datab(!\registerBank|RF[1][7]~q ),
	.datac(!\registerBank|RF[2][7]~q ),
	.datad(!\registerBank|RF[3][7]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~291 .extended_lut = "off";
defparam \muxValB|C[7]~291 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~291 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][7] .is_wysiwyg = "true";
defparam \registerBank|RF[4][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][7] .is_wysiwyg = "true";
defparam \registerBank|RF[5][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][7] .is_wysiwyg = "true";
defparam \registerBank|RF[6][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][7] .is_wysiwyg = "true";
defparam \registerBank|RF[7][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~292 (
// Equation(s):
// \muxValB|C[7]~292_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][7]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][7]~q  ) ) )

	.dataa(!\registerBank|RF[4][7]~q ),
	.datab(!\registerBank|RF[5][7]~q ),
	.datac(!\registerBank|RF[6][7]~q ),
	.datad(!\registerBank|RF[7][7]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~292 .extended_lut = "off";
defparam \muxValB|C[7]~292 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~292 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][7] .is_wysiwyg = "true";
defparam \registerBank|RF[8][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][7] .is_wysiwyg = "true";
defparam \registerBank|RF[9][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][7] .is_wysiwyg = "true";
defparam \registerBank|RF[10][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][7] .is_wysiwyg = "true";
defparam \registerBank|RF[11][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~293 (
// Equation(s):
// \muxValB|C[7]~293_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][7]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][7]~q  ) ) )

	.dataa(!\registerBank|RF[8][7]~q ),
	.datab(!\registerBank|RF[9][7]~q ),
	.datac(!\registerBank|RF[10][7]~q ),
	.datad(!\registerBank|RF[11][7]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~293 .extended_lut = "off";
defparam \muxValB|C[7]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~293 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][7] .is_wysiwyg = "true";
defparam \registerBank|RF[12][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][7] .is_wysiwyg = "true";
defparam \registerBank|RF[13][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][7] .is_wysiwyg = "true";
defparam \registerBank|RF[14][7] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][7] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][7] .is_wysiwyg = "true";
defparam \registerBank|RF[15][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~294 (
// Equation(s):
// \muxValB|C[7]~294_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][7]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][7]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][7]~q  ) ) )

	.dataa(!\registerBank|RF[12][7]~q ),
	.datab(!\registerBank|RF[13][7]~q ),
	.datac(!\registerBank|RF[14][7]~q ),
	.datad(!\registerBank|RF[15][7]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~294 .extended_lut = "off";
defparam \muxValB|C[7]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~294 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~295 (
// Equation(s):
// \muxValB|C[7]~295_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[7]~294_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[7]~293_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[7]~292_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[7]~291_combout  ) ) )

	.dataa(!\muxValB|C[7]~291_combout ),
	.datab(!\muxValB|C[7]~292_combout ),
	.datac(!\muxValB|C[7]~293_combout ),
	.datad(!\muxValB|C[7]~294_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~295 .extended_lut = "off";
defparam \muxValB|C[7]~295 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[7]~295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[7]~296 (
// Equation(s):
// \muxValB|C[7]~296_combout  = ( \muxValB|C[7]~295_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[7]~290_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [7])) ) ) # ( 
// !\muxValB|C[7]~295_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[7]~290_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [7])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [7]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[7]~290_combout ),
	.datae(!\muxValB|C[7]~295_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[7]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[7]~296 .extended_lut = "off";
defparam \muxValB|C[7]~296 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[7]~296 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[7] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[7]~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[7] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[6]~41 (
// Equation(s):
// \alu|Result[6]~41_combout  = ( \alu|Add0~109_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [6] & \pipeDE|ValBTMP [6])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [6] $ (!\pipeDE|ValBTMP [6]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [6]) # (\pipeDE|ValATMP [6])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~109_sumout  & ( (!\pipeDE|ValATMP [6] & (\pipeDE|ValBTMP [6] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [6] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [6]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [6]),
	.datad(!\pipeDE|ValBTMP [6]),
	.datae(!\alu|Add0~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[6]~41 .extended_lut = "off";
defparam \alu|Result[6]~41 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[6]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[6]~28 (
// Equation(s):
// \alu|Result[6]~28_combout  = ( \alu|Add1~109_sumout  & ( \alu|Result[6]~41_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~26 ))) ) ) ) # ( !\alu|Add1~109_sumout  & ( 
// \alu|Result[6]~41_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~26 ))) ) ) ) # ( \alu|Add1~109_sumout  & ( !\alu|Result[6]~41_combout  & ( (\pipeDE|CodigoALUTMP [2] & 
// ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~26 )))) ) ) ) # ( !\alu|Add1~109_sumout  & ( !\alu|Result[6]~41_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~26 ))) ) ) 
// )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~26 ),
	.datae(!\alu|Add1~109_sumout ),
	.dataf(!\alu|Result[6]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[6]~28 .extended_lut = "off";
defparam \alu|Result[6]~28 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[6]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[6] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [6]),
	.asdata(\alu|Result[6]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[6] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [6]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[6] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[6] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][6] .is_wysiwyg = "true";
defparam \registerBank|RF[16][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][6] .is_wysiwyg = "true";
defparam \registerBank|RF[20][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][6] .is_wysiwyg = "true";
defparam \registerBank|RF[24][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][6] .is_wysiwyg = "true";
defparam \registerBank|RF[28][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~297 (
// Equation(s):
// \muxValB|C[6]~297_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][6]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][6]~q  ) ) )

	.dataa(!\registerBank|RF[16][6]~q ),
	.datab(!\registerBank|RF[20][6]~q ),
	.datac(!\registerBank|RF[24][6]~q ),
	.datad(!\registerBank|RF[28][6]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~297 .extended_lut = "off";
defparam \muxValB|C[6]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~297 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][6] .is_wysiwyg = "true";
defparam \registerBank|RF[17][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][6] .is_wysiwyg = "true";
defparam \registerBank|RF[21][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][6] .is_wysiwyg = "true";
defparam \registerBank|RF[25][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][6] .is_wysiwyg = "true";
defparam \registerBank|RF[29][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~298 (
// Equation(s):
// \muxValB|C[6]~298_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][6]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][6]~q  ) ) )

	.dataa(!\registerBank|RF[17][6]~q ),
	.datab(!\registerBank|RF[21][6]~q ),
	.datac(!\registerBank|RF[25][6]~q ),
	.datad(!\registerBank|RF[29][6]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~298 .extended_lut = "off";
defparam \muxValB|C[6]~298 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~298 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][6] .is_wysiwyg = "true";
defparam \registerBank|RF[18][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][6] .is_wysiwyg = "true";
defparam \registerBank|RF[22][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][6] .is_wysiwyg = "true";
defparam \registerBank|RF[26][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][6] .is_wysiwyg = "true";
defparam \registerBank|RF[30][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~299 (
// Equation(s):
// \muxValB|C[6]~299_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][6]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][6]~q  ) ) )

	.dataa(!\registerBank|RF[18][6]~q ),
	.datab(!\registerBank|RF[22][6]~q ),
	.datac(!\registerBank|RF[26][6]~q ),
	.datad(!\registerBank|RF[30][6]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~299 .extended_lut = "off";
defparam \muxValB|C[6]~299 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~299 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][6] .is_wysiwyg = "true";
defparam \registerBank|RF[19][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][6] .is_wysiwyg = "true";
defparam \registerBank|RF[23][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][6] .is_wysiwyg = "true";
defparam \registerBank|RF[27][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][6] .is_wysiwyg = "true";
defparam \registerBank|RF[31][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~300 (
// Equation(s):
// \muxValB|C[6]~300_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][6]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][6]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][6]~q  ) ) )

	.dataa(!\registerBank|RF[19][6]~q ),
	.datab(!\registerBank|RF[23][6]~q ),
	.datac(!\registerBank|RF[27][6]~q ),
	.datad(!\registerBank|RF[31][6]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~300 .extended_lut = "off";
defparam \muxValB|C[6]~300 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~301 (
// Equation(s):
// \muxValB|C[6]~301_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[6]~300_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[6]~299_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[6]~298_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[6]~297_combout  ) ) )

	.dataa(!\muxValB|C[6]~297_combout ),
	.datab(!\muxValB|C[6]~298_combout ),
	.datac(!\muxValB|C[6]~299_combout ),
	.datad(!\muxValB|C[6]~300_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~301 .extended_lut = "off";
defparam \muxValB|C[6]~301 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~301 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][6] .is_wysiwyg = "true";
defparam \registerBank|RF[0][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][6] .is_wysiwyg = "true";
defparam \registerBank|RF[1][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][6] .is_wysiwyg = "true";
defparam \registerBank|RF[2][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][6] .is_wysiwyg = "true";
defparam \registerBank|RF[3][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~302 (
// Equation(s):
// \muxValB|C[6]~302_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][6]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][6]~q  ) ) )

	.dataa(!\registerBank|RF[0][6]~q ),
	.datab(!\registerBank|RF[1][6]~q ),
	.datac(!\registerBank|RF[2][6]~q ),
	.datad(!\registerBank|RF[3][6]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~302 .extended_lut = "off";
defparam \muxValB|C[6]~302 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~302 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][6] .is_wysiwyg = "true";
defparam \registerBank|RF[4][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][6] .is_wysiwyg = "true";
defparam \registerBank|RF[5][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][6] .is_wysiwyg = "true";
defparam \registerBank|RF[6][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][6] .is_wysiwyg = "true";
defparam \registerBank|RF[7][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~303 (
// Equation(s):
// \muxValB|C[6]~303_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][6]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][6]~q  ) ) )

	.dataa(!\registerBank|RF[4][6]~q ),
	.datab(!\registerBank|RF[5][6]~q ),
	.datac(!\registerBank|RF[6][6]~q ),
	.datad(!\registerBank|RF[7][6]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~303 .extended_lut = "off";
defparam \muxValB|C[6]~303 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~303 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][6] .is_wysiwyg = "true";
defparam \registerBank|RF[8][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][6] .is_wysiwyg = "true";
defparam \registerBank|RF[9][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][6] .is_wysiwyg = "true";
defparam \registerBank|RF[10][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][6] .is_wysiwyg = "true";
defparam \registerBank|RF[11][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~304 (
// Equation(s):
// \muxValB|C[6]~304_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][6]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][6]~q  ) ) )

	.dataa(!\registerBank|RF[8][6]~q ),
	.datab(!\registerBank|RF[9][6]~q ),
	.datac(!\registerBank|RF[10][6]~q ),
	.datad(!\registerBank|RF[11][6]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~304 .extended_lut = "off";
defparam \muxValB|C[6]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~304 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][6] .is_wysiwyg = "true";
defparam \registerBank|RF[12][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][6] .is_wysiwyg = "true";
defparam \registerBank|RF[13][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][6] .is_wysiwyg = "true";
defparam \registerBank|RF[14][6] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][6] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][6] .is_wysiwyg = "true";
defparam \registerBank|RF[15][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~305 (
// Equation(s):
// \muxValB|C[6]~305_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][6]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][6]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][6]~q  ) ) )

	.dataa(!\registerBank|RF[12][6]~q ),
	.datab(!\registerBank|RF[13][6]~q ),
	.datac(!\registerBank|RF[14][6]~q ),
	.datad(!\registerBank|RF[15][6]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~305 .extended_lut = "off";
defparam \muxValB|C[6]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~306 (
// Equation(s):
// \muxValB|C[6]~306_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[6]~305_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[6]~304_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[6]~303_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[6]~302_combout  ) ) )

	.dataa(!\muxValB|C[6]~302_combout ),
	.datab(!\muxValB|C[6]~303_combout ),
	.datac(!\muxValB|C[6]~304_combout ),
	.datad(!\muxValB|C[6]~305_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~306 .extended_lut = "off";
defparam \muxValB|C[6]~306 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[6]~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[6]~307 (
// Equation(s):
// \muxValB|C[6]~307_combout  = ( \muxValB|C[6]~306_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[6]~301_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [6])) ) ) # ( 
// !\muxValB|C[6]~306_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[6]~301_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [6])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [6]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[6]~301_combout ),
	.datae(!\muxValB|C[6]~306_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[6]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[6]~307 .extended_lut = "off";
defparam \muxValB|C[6]~307 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[6]~307 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[6] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[6]~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[6] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[5]~42 (
// Equation(s):
// \alu|Result[5]~42_combout  = ( \alu|Add0~93_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [5] & \pipeDE|ValBTMP [5])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [5] $ (!\pipeDE|ValBTMP [5]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [5]) # (\pipeDE|ValATMP [5])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~93_sumout  & ( (!\pipeDE|ValATMP [5] & (\pipeDE|ValBTMP [5] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [5] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [5]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [5]),
	.datad(!\pipeDE|ValBTMP [5]),
	.datae(!\alu|Add0~93_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[5]~42 .extended_lut = "off";
defparam \alu|Result[5]~42 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[5]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[5]~25 (
// Equation(s):
// \alu|Result[5]~25_combout  = ( \alu|Add1~93_sumout  & ( \alu|Result[5]~42_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~25 ))) ) ) ) # ( !\alu|Add1~93_sumout  & ( 
// \alu|Result[5]~42_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~25 ))) ) ) ) # ( \alu|Add1~93_sumout  & ( !\alu|Result[5]~42_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~25 )))) ) ) ) # ( !\alu|Add1~93_sumout  & ( !\alu|Result[5]~42_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~25 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~25 ),
	.datae(!\alu|Add1~93_sumout ),
	.dataf(!\alu|Result[5]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[5]~25 .extended_lut = "off";
defparam \alu|Result[5]~25 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[5]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[5] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [5]),
	.asdata(\alu|Result[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[5] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [5]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[5] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[5] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][5] .is_wysiwyg = "true";
defparam \registerBank|RF[16][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][5] .is_wysiwyg = "true";
defparam \registerBank|RF[20][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][5] .is_wysiwyg = "true";
defparam \registerBank|RF[24][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][5] .is_wysiwyg = "true";
defparam \registerBank|RF[28][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~253 (
// Equation(s):
// \muxValB|C[5]~253_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][5]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][5]~q  ) ) )

	.dataa(!\registerBank|RF[16][5]~q ),
	.datab(!\registerBank|RF[20][5]~q ),
	.datac(!\registerBank|RF[24][5]~q ),
	.datad(!\registerBank|RF[28][5]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~253 .extended_lut = "off";
defparam \muxValB|C[5]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~253 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][5] .is_wysiwyg = "true";
defparam \registerBank|RF[17][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][5] .is_wysiwyg = "true";
defparam \registerBank|RF[21][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][5] .is_wysiwyg = "true";
defparam \registerBank|RF[25][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][5] .is_wysiwyg = "true";
defparam \registerBank|RF[29][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~254 (
// Equation(s):
// \muxValB|C[5]~254_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][5]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][5]~q  ) ) )

	.dataa(!\registerBank|RF[17][5]~q ),
	.datab(!\registerBank|RF[21][5]~q ),
	.datac(!\registerBank|RF[25][5]~q ),
	.datad(!\registerBank|RF[29][5]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~254 .extended_lut = "off";
defparam \muxValB|C[5]~254 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~254 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][5] .is_wysiwyg = "true";
defparam \registerBank|RF[18][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][5] .is_wysiwyg = "true";
defparam \registerBank|RF[22][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][5] .is_wysiwyg = "true";
defparam \registerBank|RF[26][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][5] .is_wysiwyg = "true";
defparam \registerBank|RF[30][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~255 (
// Equation(s):
// \muxValB|C[5]~255_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][5]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][5]~q  ) ) )

	.dataa(!\registerBank|RF[18][5]~q ),
	.datab(!\registerBank|RF[22][5]~q ),
	.datac(!\registerBank|RF[26][5]~q ),
	.datad(!\registerBank|RF[30][5]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~255 .extended_lut = "off";
defparam \muxValB|C[5]~255 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~255 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][5] .is_wysiwyg = "true";
defparam \registerBank|RF[19][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][5] .is_wysiwyg = "true";
defparam \registerBank|RF[23][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][5] .is_wysiwyg = "true";
defparam \registerBank|RF[27][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][5] .is_wysiwyg = "true";
defparam \registerBank|RF[31][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~256 (
// Equation(s):
// \muxValB|C[5]~256_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][5]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][5]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][5]~q  ) ) )

	.dataa(!\registerBank|RF[19][5]~q ),
	.datab(!\registerBank|RF[23][5]~q ),
	.datac(!\registerBank|RF[27][5]~q ),
	.datad(!\registerBank|RF[31][5]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~256 .extended_lut = "off";
defparam \muxValB|C[5]~256 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~257 (
// Equation(s):
// \muxValB|C[5]~257_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[5]~256_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[5]~255_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[5]~254_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[5]~253_combout  ) ) )

	.dataa(!\muxValB|C[5]~253_combout ),
	.datab(!\muxValB|C[5]~254_combout ),
	.datac(!\muxValB|C[5]~255_combout ),
	.datad(!\muxValB|C[5]~256_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~257 .extended_lut = "off";
defparam \muxValB|C[5]~257 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~257 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][5] .is_wysiwyg = "true";
defparam \registerBank|RF[0][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][5] .is_wysiwyg = "true";
defparam \registerBank|RF[1][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][5] .is_wysiwyg = "true";
defparam \registerBank|RF[2][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][5] .is_wysiwyg = "true";
defparam \registerBank|RF[3][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~258 (
// Equation(s):
// \muxValB|C[5]~258_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][5]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][5]~q  ) ) )

	.dataa(!\registerBank|RF[0][5]~q ),
	.datab(!\registerBank|RF[1][5]~q ),
	.datac(!\registerBank|RF[2][5]~q ),
	.datad(!\registerBank|RF[3][5]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~258 .extended_lut = "off";
defparam \muxValB|C[5]~258 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~258 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][5] .is_wysiwyg = "true";
defparam \registerBank|RF[4][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][5] .is_wysiwyg = "true";
defparam \registerBank|RF[5][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][5] .is_wysiwyg = "true";
defparam \registerBank|RF[6][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][5] .is_wysiwyg = "true";
defparam \registerBank|RF[7][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~259 (
// Equation(s):
// \muxValB|C[5]~259_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][5]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][5]~q  ) ) )

	.dataa(!\registerBank|RF[4][5]~q ),
	.datab(!\registerBank|RF[5][5]~q ),
	.datac(!\registerBank|RF[6][5]~q ),
	.datad(!\registerBank|RF[7][5]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~259 .extended_lut = "off";
defparam \muxValB|C[5]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~259 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][5] .is_wysiwyg = "true";
defparam \registerBank|RF[8][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][5] .is_wysiwyg = "true";
defparam \registerBank|RF[9][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][5] .is_wysiwyg = "true";
defparam \registerBank|RF[10][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][5] .is_wysiwyg = "true";
defparam \registerBank|RF[11][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~260 (
// Equation(s):
// \muxValB|C[5]~260_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][5]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][5]~q  ) ) )

	.dataa(!\registerBank|RF[8][5]~q ),
	.datab(!\registerBank|RF[9][5]~q ),
	.datac(!\registerBank|RF[10][5]~q ),
	.datad(!\registerBank|RF[11][5]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~260 .extended_lut = "off";
defparam \muxValB|C[5]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~260 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][5] .is_wysiwyg = "true";
defparam \registerBank|RF[12][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][5] .is_wysiwyg = "true";
defparam \registerBank|RF[13][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][5] .is_wysiwyg = "true";
defparam \registerBank|RF[14][5] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][5] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][5] .is_wysiwyg = "true";
defparam \registerBank|RF[15][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~261 (
// Equation(s):
// \muxValB|C[5]~261_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][5]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][5]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][5]~q  ) ) )

	.dataa(!\registerBank|RF[12][5]~q ),
	.datab(!\registerBank|RF[13][5]~q ),
	.datac(!\registerBank|RF[14][5]~q ),
	.datad(!\registerBank|RF[15][5]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~261 .extended_lut = "off";
defparam \muxValB|C[5]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~261 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~262 (
// Equation(s):
// \muxValB|C[5]~262_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[5]~261_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[5]~260_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[5]~259_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[5]~258_combout  ) ) )

	.dataa(!\muxValB|C[5]~258_combout ),
	.datab(!\muxValB|C[5]~259_combout ),
	.datac(!\muxValB|C[5]~260_combout ),
	.datad(!\muxValB|C[5]~261_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~262 .extended_lut = "off";
defparam \muxValB|C[5]~262 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[5]~262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[5]~263 (
// Equation(s):
// \muxValB|C[5]~263_combout  = ( \muxValB|C[5]~262_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[5]~257_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [5])) ) ) # ( 
// !\muxValB|C[5]~262_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[5]~257_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [5])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [5]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[5]~257_combout ),
	.datae(!\muxValB|C[5]~262_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[5]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[5]~263 .extended_lut = "off";
defparam \muxValB|C[5]~263 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[5]~263 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[5] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[5]~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[5] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[4]~37 (
// Equation(s):
// \alu|Result[4]~37_combout  = ( \alu|Add0~33_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [4] & \pipeDE|ValBTMP [4])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [4] $ (!\pipeDE|ValBTMP [4]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [4]) # (\pipeDE|ValATMP [4])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~33_sumout  & ( (!\pipeDE|ValATMP [4] & (\pipeDE|ValBTMP [4] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [4] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [4]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [4]),
	.datad(!\pipeDE|ValBTMP [4]),
	.datae(!\alu|Add0~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[4]~37 .extended_lut = "off";
defparam \alu|Result[4]~37 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[4]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[4]~13 (
// Equation(s):
// \alu|Result[4]~13_combout  = ( \alu|Add1~33_sumout  & ( \alu|Result[4]~37_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~24 ))) ) ) ) # ( !\alu|Add1~33_sumout  & ( 
// \alu|Result[4]~37_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~24 ))) ) ) ) # ( \alu|Add1~33_sumout  & ( !\alu|Result[4]~37_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~24 )))) ) ) ) # ( !\alu|Add1~33_sumout  & ( !\alu|Result[4]~37_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~24 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~24 ),
	.datae(!\alu|Add1~33_sumout ),
	.dataf(!\alu|Result[4]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[4]~13 .extended_lut = "off";
defparam \alu|Result[4]~13 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[4]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[4] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [4]),
	.asdata(\alu|Result[4]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[4] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [4]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[4] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[4] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][4] .is_wysiwyg = "true";
defparam \registerBank|RF[16][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][4] .is_wysiwyg = "true";
defparam \registerBank|RF[20][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][4] .is_wysiwyg = "true";
defparam \registerBank|RF[24][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][4] .is_wysiwyg = "true";
defparam \registerBank|RF[28][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~88 (
// Equation(s):
// \muxValB|C[4]~88_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][4]~q  ) ) )

	.dataa(!\registerBank|RF[16][4]~q ),
	.datab(!\registerBank|RF[20][4]~q ),
	.datac(!\registerBank|RF[24][4]~q ),
	.datad(!\registerBank|RF[28][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~88 .extended_lut = "off";
defparam \muxValB|C[4]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~88 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][4] .is_wysiwyg = "true";
defparam \registerBank|RF[17][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][4] .is_wysiwyg = "true";
defparam \registerBank|RF[21][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][4] .is_wysiwyg = "true";
defparam \registerBank|RF[25][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][4] .is_wysiwyg = "true";
defparam \registerBank|RF[29][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~89 (
// Equation(s):
// \muxValB|C[4]~89_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][4]~q  ) ) )

	.dataa(!\registerBank|RF[17][4]~q ),
	.datab(!\registerBank|RF[21][4]~q ),
	.datac(!\registerBank|RF[25][4]~q ),
	.datad(!\registerBank|RF[29][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~89 .extended_lut = "off";
defparam \muxValB|C[4]~89 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~89 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][4] .is_wysiwyg = "true";
defparam \registerBank|RF[18][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][4] .is_wysiwyg = "true";
defparam \registerBank|RF[22][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][4] .is_wysiwyg = "true";
defparam \registerBank|RF[26][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][4] .is_wysiwyg = "true";
defparam \registerBank|RF[30][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~90 (
// Equation(s):
// \muxValB|C[4]~90_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][4]~q  ) ) )

	.dataa(!\registerBank|RF[18][4]~q ),
	.datab(!\registerBank|RF[22][4]~q ),
	.datac(!\registerBank|RF[26][4]~q ),
	.datad(!\registerBank|RF[30][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~90 .extended_lut = "off";
defparam \muxValB|C[4]~90 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~90 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][4] .is_wysiwyg = "true";
defparam \registerBank|RF[19][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][4] .is_wysiwyg = "true";
defparam \registerBank|RF[23][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][4] .is_wysiwyg = "true";
defparam \registerBank|RF[27][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][4] .is_wysiwyg = "true";
defparam \registerBank|RF[31][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~91 (
// Equation(s):
// \muxValB|C[4]~91_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][4]~q  ) ) )

	.dataa(!\registerBank|RF[19][4]~q ),
	.datab(!\registerBank|RF[23][4]~q ),
	.datac(!\registerBank|RF[27][4]~q ),
	.datad(!\registerBank|RF[31][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~91 .extended_lut = "off";
defparam \muxValB|C[4]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~92 (
// Equation(s):
// \muxValB|C[4]~92_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~91_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~90_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~89_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~88_combout  ) ) )

	.dataa(!\muxValB|C[4]~88_combout ),
	.datab(!\muxValB|C[4]~89_combout ),
	.datac(!\muxValB|C[4]~90_combout ),
	.datad(!\muxValB|C[4]~91_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~92 .extended_lut = "off";
defparam \muxValB|C[4]~92 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~92 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][4] .is_wysiwyg = "true";
defparam \registerBank|RF[0][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[4][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][4] .is_wysiwyg = "true";
defparam \registerBank|RF[4][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[8][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][4] .is_wysiwyg = "true";
defparam \registerBank|RF[8][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[12][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][4] .is_wysiwyg = "true";
defparam \registerBank|RF[12][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~93 (
// Equation(s):
// \muxValB|C[4]~93_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[12][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[8][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[4][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[0][4]~q  ) ) )

	.dataa(!\registerBank|RF[0][4]~q ),
	.datab(!\registerBank|RF[4][4]~q ),
	.datac(!\registerBank|RF[8][4]~q ),
	.datad(!\registerBank|RF[12][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~93 .extended_lut = "off";
defparam \muxValB|C[4]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~93 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[1][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][4] .is_wysiwyg = "true";
defparam \registerBank|RF[1][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][4] .is_wysiwyg = "true";
defparam \registerBank|RF[5][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][4] .is_wysiwyg = "true";
defparam \registerBank|RF[9][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][4] .is_wysiwyg = "true";
defparam \registerBank|RF[13][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~94 (
// Equation(s):
// \muxValB|C[4]~94_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[13][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[9][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[5][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[1][4]~q  ) ) )

	.dataa(!\registerBank|RF[1][4]~q ),
	.datab(!\registerBank|RF[5][4]~q ),
	.datac(!\registerBank|RF[9][4]~q ),
	.datad(!\registerBank|RF[13][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~94 .extended_lut = "off";
defparam \muxValB|C[4]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~94 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[2][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][4] .is_wysiwyg = "true";
defparam \registerBank|RF[2][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][4] .is_wysiwyg = "true";
defparam \registerBank|RF[6][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][4] .is_wysiwyg = "true";
defparam \registerBank|RF[10][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][4] .is_wysiwyg = "true";
defparam \registerBank|RF[14][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~95 (
// Equation(s):
// \muxValB|C[4]~95_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[14][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[10][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[6][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[2][4]~q  ) ) )

	.dataa(!\registerBank|RF[2][4]~q ),
	.datab(!\registerBank|RF[6][4]~q ),
	.datac(!\registerBank|RF[10][4]~q ),
	.datad(!\registerBank|RF[14][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~95 .extended_lut = "off";
defparam \muxValB|C[4]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[3][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][4] .is_wysiwyg = "true";
defparam \registerBank|RF[3][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][4] .is_wysiwyg = "true";
defparam \registerBank|RF[7][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][4] .is_wysiwyg = "true";
defparam \registerBank|RF[11][4] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][4] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][4] .is_wysiwyg = "true";
defparam \registerBank|RF[15][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~96 (
// Equation(s):
// \muxValB|C[4]~96_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[15][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[11][4]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[7][4]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[3][4]~q  ) ) )

	.dataa(!\registerBank|RF[3][4]~q ),
	.datab(!\registerBank|RF[7][4]~q ),
	.datac(!\registerBank|RF[11][4]~q ),
	.datad(!\registerBank|RF[15][4]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~96 .extended_lut = "off";
defparam \muxValB|C[4]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~97 (
// Equation(s):
// \muxValB|C[4]~97_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~96_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~95_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~94_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[4]~93_combout  ) ) )

	.dataa(!\muxValB|C[4]~93_combout ),
	.datab(!\muxValB|C[4]~94_combout ),
	.datac(!\muxValB|C[4]~95_combout ),
	.datad(!\muxValB|C[4]~96_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~97 .extended_lut = "off";
defparam \muxValB|C[4]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[4]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[4]~98 (
// Equation(s):
// \muxValB|C[4]~98_combout  = ( \muxValB|C[4]~97_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[4]~92_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [4])) ) ) # ( 
// !\muxValB|C[4]~97_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[4]~92_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [4])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [4]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[4]~92_combout ),
	.datae(!\muxValB|C[4]~97_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[4]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[4]~98 .extended_lut = "off";
defparam \muxValB|C[4]~98 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[4]~98 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[4] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[4]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[4] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[3]~48 (
// Equation(s):
// \alu|Result[3]~48_combout  = ( \alu|Add0~53_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [3] & \pipeDE|ValBTMP [3])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [3] $ (!\pipeDE|ValBTMP [3]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [3]) # (\pipeDE|ValATMP [3])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~53_sumout  & ( (!\pipeDE|ValATMP [3] & (\pipeDE|ValBTMP [3] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [3] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [3]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [3]),
	.datad(!\pipeDE|ValBTMP [3]),
	.datae(!\alu|Add0~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[3]~48 .extended_lut = "off";
defparam \alu|Result[3]~48 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[3]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[3]~17 (
// Equation(s):
// \alu|Result[3]~17_combout  = ( \alu|Add1~53_sumout  & ( \alu|Result[3]~48_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~23 ))) ) ) ) # ( !\alu|Add1~53_sumout  & ( 
// \alu|Result[3]~48_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~23 ))) ) ) ) # ( \alu|Add1~53_sumout  & ( !\alu|Result[3]~48_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~23 )))) ) ) ) # ( !\alu|Add1~53_sumout  & ( !\alu|Result[3]~48_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~23 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~23 ),
	.datae(!\alu|Add1~53_sumout ),
	.dataf(!\alu|Result[3]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[3]~17 .extended_lut = "off";
defparam \alu|Result[3]~17 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[3]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[3] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [3]),
	.asdata(\alu|Result[3]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[3] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [3]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[3] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[3] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][3] .is_wysiwyg = "true";
defparam \registerBank|RF[16][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][3] .is_wysiwyg = "true";
defparam \registerBank|RF[20][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][3] .is_wysiwyg = "true";
defparam \registerBank|RF[24][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][3] .is_wysiwyg = "true";
defparam \registerBank|RF[28][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~143 (
// Equation(s):
// \muxValB|C[3]~143_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][3]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][3]~q  ) ) )

	.dataa(!\registerBank|RF[16][3]~q ),
	.datab(!\registerBank|RF[20][3]~q ),
	.datac(!\registerBank|RF[24][3]~q ),
	.datad(!\registerBank|RF[28][3]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~143 .extended_lut = "off";
defparam \muxValB|C[3]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~143 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][3] .is_wysiwyg = "true";
defparam \registerBank|RF[17][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][3] .is_wysiwyg = "true";
defparam \registerBank|RF[21][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][3] .is_wysiwyg = "true";
defparam \registerBank|RF[25][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][3] .is_wysiwyg = "true";
defparam \registerBank|RF[29][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~144 (
// Equation(s):
// \muxValB|C[3]~144_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][3]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][3]~q  ) ) )

	.dataa(!\registerBank|RF[17][3]~q ),
	.datab(!\registerBank|RF[21][3]~q ),
	.datac(!\registerBank|RF[25][3]~q ),
	.datad(!\registerBank|RF[29][3]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~144 .extended_lut = "off";
defparam \muxValB|C[3]~144 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~144 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][3] .is_wysiwyg = "true";
defparam \registerBank|RF[18][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][3] .is_wysiwyg = "true";
defparam \registerBank|RF[22][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][3] .is_wysiwyg = "true";
defparam \registerBank|RF[26][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][3] .is_wysiwyg = "true";
defparam \registerBank|RF[30][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~145 (
// Equation(s):
// \muxValB|C[3]~145_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][3]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][3]~q  ) ) )

	.dataa(!\registerBank|RF[18][3]~q ),
	.datab(!\registerBank|RF[22][3]~q ),
	.datac(!\registerBank|RF[26][3]~q ),
	.datad(!\registerBank|RF[30][3]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~145 .extended_lut = "off";
defparam \muxValB|C[3]~145 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~145 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][3] .is_wysiwyg = "true";
defparam \registerBank|RF[19][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][3] .is_wysiwyg = "true";
defparam \registerBank|RF[23][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][3] .is_wysiwyg = "true";
defparam \registerBank|RF[27][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][3] .is_wysiwyg = "true";
defparam \registerBank|RF[31][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~146 (
// Equation(s):
// \muxValB|C[3]~146_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][3]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][3]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][3]~q  ) ) )

	.dataa(!\registerBank|RF[19][3]~q ),
	.datab(!\registerBank|RF[23][3]~q ),
	.datac(!\registerBank|RF[27][3]~q ),
	.datad(!\registerBank|RF[31][3]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~146 .extended_lut = "off";
defparam \muxValB|C[3]~146 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~147 (
// Equation(s):
// \muxValB|C[3]~147_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[3]~146_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[3]~145_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[3]~144_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[3]~143_combout  ) ) )

	.dataa(!\muxValB|C[3]~143_combout ),
	.datab(!\muxValB|C[3]~144_combout ),
	.datac(!\muxValB|C[3]~145_combout ),
	.datad(!\muxValB|C[3]~146_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~147 .extended_lut = "off";
defparam \muxValB|C[3]~147 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~147 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][3] .is_wysiwyg = "true";
defparam \registerBank|RF[0][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][3] .is_wysiwyg = "true";
defparam \registerBank|RF[1][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][3] .is_wysiwyg = "true";
defparam \registerBank|RF[2][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][3] .is_wysiwyg = "true";
defparam \registerBank|RF[3][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~148 (
// Equation(s):
// \muxValB|C[3]~148_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][3]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][3]~q  ) ) )

	.dataa(!\registerBank|RF[0][3]~q ),
	.datab(!\registerBank|RF[1][3]~q ),
	.datac(!\registerBank|RF[2][3]~q ),
	.datad(!\registerBank|RF[3][3]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~148 .extended_lut = "off";
defparam \muxValB|C[3]~148 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~148 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][3] .is_wysiwyg = "true";
defparam \registerBank|RF[4][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][3] .is_wysiwyg = "true";
defparam \registerBank|RF[5][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][3] .is_wysiwyg = "true";
defparam \registerBank|RF[6][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][3] .is_wysiwyg = "true";
defparam \registerBank|RF[7][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~149 (
// Equation(s):
// \muxValB|C[3]~149_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][3]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][3]~q  ) ) )

	.dataa(!\registerBank|RF[4][3]~q ),
	.datab(!\registerBank|RF[5][3]~q ),
	.datac(!\registerBank|RF[6][3]~q ),
	.datad(!\registerBank|RF[7][3]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~149 .extended_lut = "off";
defparam \muxValB|C[3]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~149 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][3] .is_wysiwyg = "true";
defparam \registerBank|RF[8][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][3] .is_wysiwyg = "true";
defparam \registerBank|RF[9][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][3] .is_wysiwyg = "true";
defparam \registerBank|RF[10][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][3] .is_wysiwyg = "true";
defparam \registerBank|RF[11][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~150 (
// Equation(s):
// \muxValB|C[3]~150_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][3]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][3]~q  ) ) )

	.dataa(!\registerBank|RF[8][3]~q ),
	.datab(!\registerBank|RF[9][3]~q ),
	.datac(!\registerBank|RF[10][3]~q ),
	.datad(!\registerBank|RF[11][3]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~150 .extended_lut = "off";
defparam \muxValB|C[3]~150 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~150 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][3] .is_wysiwyg = "true";
defparam \registerBank|RF[12][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][3] .is_wysiwyg = "true";
defparam \registerBank|RF[13][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][3] .is_wysiwyg = "true";
defparam \registerBank|RF[14][3] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][3] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][3] .is_wysiwyg = "true";
defparam \registerBank|RF[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~151 (
// Equation(s):
// \muxValB|C[3]~151_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][3]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][3]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][3]~q  ) ) )

	.dataa(!\registerBank|RF[12][3]~q ),
	.datab(!\registerBank|RF[13][3]~q ),
	.datac(!\registerBank|RF[14][3]~q ),
	.datad(!\registerBank|RF[15][3]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~151 .extended_lut = "off";
defparam \muxValB|C[3]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~152 (
// Equation(s):
// \muxValB|C[3]~152_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[3]~151_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[3]~150_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[3]~149_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[3]~148_combout  ) ) )

	.dataa(!\muxValB|C[3]~148_combout ),
	.datab(!\muxValB|C[3]~149_combout ),
	.datac(!\muxValB|C[3]~150_combout ),
	.datad(!\muxValB|C[3]~151_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~152 .extended_lut = "off";
defparam \muxValB|C[3]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[3]~152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[3]~153 (
// Equation(s):
// \muxValB|C[3]~153_combout  = ( \muxValB|C[3]~152_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[3]~147_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [3])) ) ) # ( 
// !\muxValB|C[3]~152_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[3]~147_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [3])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [3]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[3]~147_combout ),
	.datae(!\muxValB|C[3]~152_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[3]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[3]~153 .extended_lut = "off";
defparam \muxValB|C[3]~153 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[3]~153 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[3] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[3]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[3] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[2]~49 (
// Equation(s):
// \alu|Result[2]~49_combout  = ( \alu|Add0~65_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [2] & \pipeDE|ValBTMP [2])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [2] $ (!\pipeDE|ValBTMP [2]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [2]) # (\pipeDE|ValATMP [2])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~65_sumout  & ( (!\pipeDE|ValATMP [2] & (\pipeDE|ValBTMP [2] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [2] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [2]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [2]),
	.datad(!\pipeDE|ValBTMP [2]),
	.datae(!\alu|Add0~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[2]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[2]~49 .extended_lut = "off";
defparam \alu|Result[2]~49 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[2]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[2]~20 (
// Equation(s):
// \alu|Result[2]~20_combout  = ( \alu|Add1~65_sumout  & ( \alu|Result[2]~49_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~22 ))) ) ) ) # ( !\alu|Add1~65_sumout  & ( 
// \alu|Result[2]~49_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~22 ))) ) ) ) # ( \alu|Add1~65_sumout  & ( !\alu|Result[2]~49_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~22 )))) ) ) ) # ( !\alu|Add1~65_sumout  & ( !\alu|Result[2]~49_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~22 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~22 ),
	.datae(!\alu|Add1~65_sumout ),
	.dataf(!\alu|Result[2]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[2]~20 .extended_lut = "off";
defparam \alu|Result[2]~20 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[2]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[2] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [2]),
	.asdata(\alu|Result[2]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[2] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [2]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[2] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[2] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][2] .is_wysiwyg = "true";
defparam \registerBank|RF[16][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][2] .is_wysiwyg = "true";
defparam \registerBank|RF[20][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][2] .is_wysiwyg = "true";
defparam \registerBank|RF[24][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][2] .is_wysiwyg = "true";
defparam \registerBank|RF[28][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~176 (
// Equation(s):
// \muxValB|C[2]~176_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][2]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][2]~q  ) ) )

	.dataa(!\registerBank|RF[16][2]~q ),
	.datab(!\registerBank|RF[20][2]~q ),
	.datac(!\registerBank|RF[24][2]~q ),
	.datad(!\registerBank|RF[28][2]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~176 .extended_lut = "off";
defparam \muxValB|C[2]~176 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~176 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][2] .is_wysiwyg = "true";
defparam \registerBank|RF[17][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][2] .is_wysiwyg = "true";
defparam \registerBank|RF[21][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][2] .is_wysiwyg = "true";
defparam \registerBank|RF[25][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][2] .is_wysiwyg = "true";
defparam \registerBank|RF[29][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~177 (
// Equation(s):
// \muxValB|C[2]~177_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][2]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][2]~q  ) ) )

	.dataa(!\registerBank|RF[17][2]~q ),
	.datab(!\registerBank|RF[21][2]~q ),
	.datac(!\registerBank|RF[25][2]~q ),
	.datad(!\registerBank|RF[29][2]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~177 .extended_lut = "off";
defparam \muxValB|C[2]~177 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~177 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][2] .is_wysiwyg = "true";
defparam \registerBank|RF[18][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][2] .is_wysiwyg = "true";
defparam \registerBank|RF[22][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][2] .is_wysiwyg = "true";
defparam \registerBank|RF[26][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][2] .is_wysiwyg = "true";
defparam \registerBank|RF[30][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~178 (
// Equation(s):
// \muxValB|C[2]~178_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][2]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][2]~q  ) ) )

	.dataa(!\registerBank|RF[18][2]~q ),
	.datab(!\registerBank|RF[22][2]~q ),
	.datac(!\registerBank|RF[26][2]~q ),
	.datad(!\registerBank|RF[30][2]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~178 .extended_lut = "off";
defparam \muxValB|C[2]~178 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~178 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][2] .is_wysiwyg = "true";
defparam \registerBank|RF[19][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][2] .is_wysiwyg = "true";
defparam \registerBank|RF[23][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][2] .is_wysiwyg = "true";
defparam \registerBank|RF[27][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][2] .is_wysiwyg = "true";
defparam \registerBank|RF[31][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~179 (
// Equation(s):
// \muxValB|C[2]~179_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][2]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][2]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][2]~q  ) ) )

	.dataa(!\registerBank|RF[19][2]~q ),
	.datab(!\registerBank|RF[23][2]~q ),
	.datac(!\registerBank|RF[27][2]~q ),
	.datad(!\registerBank|RF[31][2]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~179 .extended_lut = "off";
defparam \muxValB|C[2]~179 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~180 (
// Equation(s):
// \muxValB|C[2]~180_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[2]~179_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[2]~178_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[2]~177_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[2]~176_combout  ) ) )

	.dataa(!\muxValB|C[2]~176_combout ),
	.datab(!\muxValB|C[2]~177_combout ),
	.datac(!\muxValB|C[2]~178_combout ),
	.datad(!\muxValB|C[2]~179_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~180 .extended_lut = "off";
defparam \muxValB|C[2]~180 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~180 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][2] .is_wysiwyg = "true";
defparam \registerBank|RF[0][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][2] .is_wysiwyg = "true";
defparam \registerBank|RF[1][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][2] .is_wysiwyg = "true";
defparam \registerBank|RF[2][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][2] .is_wysiwyg = "true";
defparam \registerBank|RF[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~181 (
// Equation(s):
// \muxValB|C[2]~181_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][2]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][2]~q  ) ) )

	.dataa(!\registerBank|RF[0][2]~q ),
	.datab(!\registerBank|RF[1][2]~q ),
	.datac(!\registerBank|RF[2][2]~q ),
	.datad(!\registerBank|RF[3][2]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~181 .extended_lut = "off";
defparam \muxValB|C[2]~181 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~181 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][2] .is_wysiwyg = "true";
defparam \registerBank|RF[4][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][2] .is_wysiwyg = "true";
defparam \registerBank|RF[5][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][2] .is_wysiwyg = "true";
defparam \registerBank|RF[6][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][2] .is_wysiwyg = "true";
defparam \registerBank|RF[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~182 (
// Equation(s):
// \muxValB|C[2]~182_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][2]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][2]~q  ) ) )

	.dataa(!\registerBank|RF[4][2]~q ),
	.datab(!\registerBank|RF[5][2]~q ),
	.datac(!\registerBank|RF[6][2]~q ),
	.datad(!\registerBank|RF[7][2]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~182 .extended_lut = "off";
defparam \muxValB|C[2]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~182 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][2] .is_wysiwyg = "true";
defparam \registerBank|RF[8][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][2] .is_wysiwyg = "true";
defparam \registerBank|RF[9][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][2] .is_wysiwyg = "true";
defparam \registerBank|RF[10][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][2] .is_wysiwyg = "true";
defparam \registerBank|RF[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~183 (
// Equation(s):
// \muxValB|C[2]~183_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][2]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][2]~q  ) ) )

	.dataa(!\registerBank|RF[8][2]~q ),
	.datab(!\registerBank|RF[9][2]~q ),
	.datac(!\registerBank|RF[10][2]~q ),
	.datad(!\registerBank|RF[11][2]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~183 .extended_lut = "off";
defparam \muxValB|C[2]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~183 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][2] .is_wysiwyg = "true";
defparam \registerBank|RF[12][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][2] .is_wysiwyg = "true";
defparam \registerBank|RF[13][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][2] .is_wysiwyg = "true";
defparam \registerBank|RF[14][2] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][2] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][2] .is_wysiwyg = "true";
defparam \registerBank|RF[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~184 (
// Equation(s):
// \muxValB|C[2]~184_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][2]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][2]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][2]~q  ) ) )

	.dataa(!\registerBank|RF[12][2]~q ),
	.datab(!\registerBank|RF[13][2]~q ),
	.datac(!\registerBank|RF[14][2]~q ),
	.datad(!\registerBank|RF[15][2]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~184 .extended_lut = "off";
defparam \muxValB|C[2]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~184 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~185 (
// Equation(s):
// \muxValB|C[2]~185_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[2]~184_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[2]~183_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[2]~182_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[2]~181_combout  ) ) )

	.dataa(!\muxValB|C[2]~181_combout ),
	.datab(!\muxValB|C[2]~182_combout ),
	.datac(!\muxValB|C[2]~183_combout ),
	.datad(!\muxValB|C[2]~184_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~185 .extended_lut = "off";
defparam \muxValB|C[2]~185 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[2]~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[2]~186 (
// Equation(s):
// \muxValB|C[2]~186_combout  = ( \muxValB|C[2]~185_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[2]~180_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [2])) ) ) # ( 
// !\muxValB|C[2]~185_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[2]~180_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [2])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [2]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[2]~180_combout ),
	.datae(!\muxValB|C[2]~185_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[2]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[2]~186 .extended_lut = "off";
defparam \muxValB|C[2]~186 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[2]~186 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[2] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[2]~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[2] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[1]~50 (
// Equation(s):
// \alu|Result[1]~50_combout  = ( \alu|Add0~85_sumout  & ( (!\pipeDE|CodigoALUTMP [0] & ((!\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP [1] & \pipeDE|ValBTMP [1])) # (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|ValATMP [1] $ (!\pipeDE|ValBTMP [1]))))) # 
// (\pipeDE|CodigoALUTMP [0] & (((\pipeDE|ValBTMP [1]) # (\pipeDE|ValATMP [1])) # (\pipeDE|CodigoALUTMP [1]))) ) ) # ( !\alu|Add0~85_sumout  & ( (!\pipeDE|ValATMP [1] & (\pipeDE|ValBTMP [1] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) # 
// (\pipeDE|ValATMP [1] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [1]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [1]),
	.datad(!\pipeDE|ValBTMP [1]),
	.datae(!\alu|Add0~85_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[1]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[1]~50 .extended_lut = "off";
defparam \alu|Result[1]~50 .lut_mask = 64'h066C177D066C177D;
defparam \alu|Result[1]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[1]~24 (
// Equation(s):
// \alu|Result[1]~24_combout  = ( \alu|Add1~85_sumout  & ( \alu|Result[1]~50_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~21 ))) ) ) ) # ( !\alu|Add1~85_sumout  & ( 
// \alu|Result[1]~50_combout  & ( (!\pipeDE|CodigoALUTMP [2]) # ((!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~21 ))) ) ) ) # ( \alu|Add1~85_sumout  & ( !\alu|Result[1]~50_combout  & ( (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP 
// [1]) # ((!\pipeDE|CodigoALUTMP [0] & \alu|Mult0~21 )))) ) ) ) # ( !\alu|Add1~85_sumout  & ( !\alu|Result[1]~50_combout  & ( (!\pipeDE|CodigoALUTMP [0] & (\pipeDE|CodigoALUTMP [2] & (\pipeDE|CodigoALUTMP [1] & \alu|Mult0~21 ))) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\pipeDE|CodigoALUTMP [1]),
	.datad(!\alu|Mult0~21 ),
	.datae(!\alu|Add1~85_sumout ),
	.dataf(!\alu|Result[1]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[1]~24 .extended_lut = "off";
defparam \alu|Result[1]~24 .lut_mask = 64'h00023032CCCEFCFE;
defparam \alu|Result[1]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[1] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [1]),
	.asdata(\alu|Result[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[1] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [1]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[1] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[1] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][1] .is_wysiwyg = "true";
defparam \registerBank|RF[16][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][1] .is_wysiwyg = "true";
defparam \registerBank|RF[20][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][1] .is_wysiwyg = "true";
defparam \registerBank|RF[24][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][1] .is_wysiwyg = "true";
defparam \registerBank|RF[28][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~231 (
// Equation(s):
// \muxValB|C[1]~231_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][1]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][1]~q  ) ) )

	.dataa(!\registerBank|RF[16][1]~q ),
	.datab(!\registerBank|RF[20][1]~q ),
	.datac(!\registerBank|RF[24][1]~q ),
	.datad(!\registerBank|RF[28][1]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~231 .extended_lut = "off";
defparam \muxValB|C[1]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~231 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][1] .is_wysiwyg = "true";
defparam \registerBank|RF[17][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][1] .is_wysiwyg = "true";
defparam \registerBank|RF[21][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][1] .is_wysiwyg = "true";
defparam \registerBank|RF[25][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][1] .is_wysiwyg = "true";
defparam \registerBank|RF[29][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~232 (
// Equation(s):
// \muxValB|C[1]~232_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][1]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][1]~q  ) ) )

	.dataa(!\registerBank|RF[17][1]~q ),
	.datab(!\registerBank|RF[21][1]~q ),
	.datac(!\registerBank|RF[25][1]~q ),
	.datad(!\registerBank|RF[29][1]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~232 .extended_lut = "off";
defparam \muxValB|C[1]~232 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~232 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][1] .is_wysiwyg = "true";
defparam \registerBank|RF[18][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][1] .is_wysiwyg = "true";
defparam \registerBank|RF[22][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][1] .is_wysiwyg = "true";
defparam \registerBank|RF[26][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][1] .is_wysiwyg = "true";
defparam \registerBank|RF[30][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~233 (
// Equation(s):
// \muxValB|C[1]~233_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][1]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][1]~q  ) ) )

	.dataa(!\registerBank|RF[18][1]~q ),
	.datab(!\registerBank|RF[22][1]~q ),
	.datac(!\registerBank|RF[26][1]~q ),
	.datad(!\registerBank|RF[30][1]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~233 .extended_lut = "off";
defparam \muxValB|C[1]~233 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~233 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][1] .is_wysiwyg = "true";
defparam \registerBank|RF[19][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][1] .is_wysiwyg = "true";
defparam \registerBank|RF[23][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][1] .is_wysiwyg = "true";
defparam \registerBank|RF[27][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][1] .is_wysiwyg = "true";
defparam \registerBank|RF[31][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~234 (
// Equation(s):
// \muxValB|C[1]~234_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][1]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][1]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][1]~q  ) ) )

	.dataa(!\registerBank|RF[19][1]~q ),
	.datab(!\registerBank|RF[23][1]~q ),
	.datac(!\registerBank|RF[27][1]~q ),
	.datad(!\registerBank|RF[31][1]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~234 .extended_lut = "off";
defparam \muxValB|C[1]~234 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~235 (
// Equation(s):
// \muxValB|C[1]~235_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[1]~234_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[1]~233_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[1]~232_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[1]~231_combout  ) ) )

	.dataa(!\muxValB|C[1]~231_combout ),
	.datab(!\muxValB|C[1]~232_combout ),
	.datac(!\muxValB|C[1]~233_combout ),
	.datad(!\muxValB|C[1]~234_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~235 .extended_lut = "off";
defparam \muxValB|C[1]~235 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~235 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][1] .is_wysiwyg = "true";
defparam \registerBank|RF[0][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][1] .is_wysiwyg = "true";
defparam \registerBank|RF[1][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][1] .is_wysiwyg = "true";
defparam \registerBank|RF[2][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][1] .is_wysiwyg = "true";
defparam \registerBank|RF[3][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~236 (
// Equation(s):
// \muxValB|C[1]~236_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][1]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][1]~q  ) ) )

	.dataa(!\registerBank|RF[0][1]~q ),
	.datab(!\registerBank|RF[1][1]~q ),
	.datac(!\registerBank|RF[2][1]~q ),
	.datad(!\registerBank|RF[3][1]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~236 .extended_lut = "off";
defparam \muxValB|C[1]~236 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~236 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][1] .is_wysiwyg = "true";
defparam \registerBank|RF[4][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][1] .is_wysiwyg = "true";
defparam \registerBank|RF[5][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][1] .is_wysiwyg = "true";
defparam \registerBank|RF[6][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][1] .is_wysiwyg = "true";
defparam \registerBank|RF[7][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~237 (
// Equation(s):
// \muxValB|C[1]~237_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][1]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][1]~q  ) ) )

	.dataa(!\registerBank|RF[4][1]~q ),
	.datab(!\registerBank|RF[5][1]~q ),
	.datac(!\registerBank|RF[6][1]~q ),
	.datad(!\registerBank|RF[7][1]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~237 .extended_lut = "off";
defparam \muxValB|C[1]~237 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~237 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][1] .is_wysiwyg = "true";
defparam \registerBank|RF[8][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][1] .is_wysiwyg = "true";
defparam \registerBank|RF[9][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][1] .is_wysiwyg = "true";
defparam \registerBank|RF[10][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][1] .is_wysiwyg = "true";
defparam \registerBank|RF[11][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~238 (
// Equation(s):
// \muxValB|C[1]~238_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][1]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][1]~q  ) ) )

	.dataa(!\registerBank|RF[8][1]~q ),
	.datab(!\registerBank|RF[9][1]~q ),
	.datac(!\registerBank|RF[10][1]~q ),
	.datad(!\registerBank|RF[11][1]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~238 .extended_lut = "off";
defparam \muxValB|C[1]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~238 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][1] .is_wysiwyg = "true";
defparam \registerBank|RF[12][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][1] .is_wysiwyg = "true";
defparam \registerBank|RF[13][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][1] .is_wysiwyg = "true";
defparam \registerBank|RF[14][1] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][1] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][1] .is_wysiwyg = "true";
defparam \registerBank|RF[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~239 (
// Equation(s):
// \muxValB|C[1]~239_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][1]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][1]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][1]~q  ) ) )

	.dataa(!\registerBank|RF[12][1]~q ),
	.datab(!\registerBank|RF[13][1]~q ),
	.datac(!\registerBank|RF[14][1]~q ),
	.datad(!\registerBank|RF[15][1]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~239 .extended_lut = "off";
defparam \muxValB|C[1]~239 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~240 (
// Equation(s):
// \muxValB|C[1]~240_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[1]~239_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \muxValB|C[1]~238_combout  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[1]~237_combout  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \muxValB|C[1]~236_combout  ) ) )

	.dataa(!\muxValB|C[1]~236_combout ),
	.datab(!\muxValB|C[1]~237_combout ),
	.datac(!\muxValB|C[1]~238_combout ),
	.datad(!\muxValB|C[1]~239_combout ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~240 .extended_lut = "off";
defparam \muxValB|C[1]~240 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[1]~240 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[1]~241 (
// Equation(s):
// \muxValB|C[1]~241_combout  = ( \muxValB|C[1]~240_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[1]~235_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [1])) ) ) # ( 
// !\muxValB|C[1]~240_combout  & ( (!\unidadControl|crtlMuxValB~0_combout  & (((\muxDirRegB|C[4]~4_combout  & \muxValB|C[1]~235_combout )))) # (\unidadControl|crtlMuxValB~0_combout  & (\pipeIFD|InmCorrimOUT [1])) ) )

	.dataa(!\pipeIFD|InmCorrimOUT [1]),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\unidadControl|crtlMuxValB~0_combout ),
	.datad(!\muxValB|C[1]~235_combout ),
	.datae(!\muxValB|C[1]~240_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[1]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[1]~241 .extended_lut = "off";
defparam \muxValB|C[1]~241 .lut_mask = 64'h0535C5F50535C5F5;
defparam \muxValB|C[1]~241 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[1] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[1]~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[1] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[1] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemRegBTMP[1] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValBTMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemRegBTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemRegBTMP[1] .is_wysiwyg = "true";
defparam \pipeEm|DirMemRegBTMP[1] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DirMemCargaTMP[1] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DirMemCargaTMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DirMemCargaTMP[1] .is_wysiwyg = "true";
defparam \pipeEm|DirMemCargaTMP[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxDirMem|C[1]~1 (
// Equation(s):
// \muxDirMem|C[1]~1_combout  = (!\pipeEm|MuxDirMemTMP~q  & ((\pipeEm|DirMemCargaTMP [1]))) # (\pipeEm|MuxDirMemTMP~q  & (\pipeEm|DirMemRegBTMP [1]))

	.dataa(!\pipeEm|MuxDirMemTMP~q ),
	.datab(!\pipeEm|DirMemRegBTMP [1]),
	.datac(!\pipeEm|DirMemCargaTMP [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDirMem|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDirMem|C[1]~1 .extended_lut = "off";
defparam \muxDirMem|C[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \muxDirMem|C[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [29]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[29] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[29] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][29] .is_wysiwyg = "true";
defparam \registerBank|RF[16][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][29] .is_wysiwyg = "true";
defparam \registerBank|RF[20][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][29] .is_wysiwyg = "true";
defparam \registerBank|RF[24][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][29] .is_wysiwyg = "true";
defparam \registerBank|RF[28][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~22 (
// Equation(s):
// \muxValB|C[29]~22_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][29]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][29]~q  ) ) )

	.dataa(!\registerBank|RF[16][29]~q ),
	.datab(!\registerBank|RF[20][29]~q ),
	.datac(!\registerBank|RF[24][29]~q ),
	.datad(!\registerBank|RF[28][29]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~22 .extended_lut = "off";
defparam \muxValB|C[29]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][29] .is_wysiwyg = "true";
defparam \registerBank|RF[17][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][29] .is_wysiwyg = "true";
defparam \registerBank|RF[21][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][29] .is_wysiwyg = "true";
defparam \registerBank|RF[25][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][29] .is_wysiwyg = "true";
defparam \registerBank|RF[29][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~23 (
// Equation(s):
// \muxValB|C[29]~23_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][29]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][29]~q  ) ) )

	.dataa(!\registerBank|RF[17][29]~q ),
	.datab(!\registerBank|RF[21][29]~q ),
	.datac(!\registerBank|RF[25][29]~q ),
	.datad(!\registerBank|RF[29][29]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~23 .extended_lut = "off";
defparam \muxValB|C[29]~23 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][29] .is_wysiwyg = "true";
defparam \registerBank|RF[18][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][29] .is_wysiwyg = "true";
defparam \registerBank|RF[22][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][29] .is_wysiwyg = "true";
defparam \registerBank|RF[26][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][29] .is_wysiwyg = "true";
defparam \registerBank|RF[30][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~24 (
// Equation(s):
// \muxValB|C[29]~24_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][29]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][29]~q  ) ) )

	.dataa(!\registerBank|RF[18][29]~q ),
	.datab(!\registerBank|RF[22][29]~q ),
	.datac(!\registerBank|RF[26][29]~q ),
	.datad(!\registerBank|RF[30][29]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~24 .extended_lut = "off";
defparam \muxValB|C[29]~24 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][29] .is_wysiwyg = "true";
defparam \registerBank|RF[19][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][29] .is_wysiwyg = "true";
defparam \registerBank|RF[23][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][29] .is_wysiwyg = "true";
defparam \registerBank|RF[27][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][29] .is_wysiwyg = "true";
defparam \registerBank|RF[31][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~25 (
// Equation(s):
// \muxValB|C[29]~25_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][29]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][29]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][29]~q  ) ) )

	.dataa(!\registerBank|RF[19][29]~q ),
	.datab(!\registerBank|RF[23][29]~q ),
	.datac(!\registerBank|RF[27][29]~q ),
	.datad(!\registerBank|RF[31][29]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~25 .extended_lut = "off";
defparam \muxValB|C[29]~25 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~26 (
// Equation(s):
// \muxValB|C[29]~26_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[29]~25_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[29]~24_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[29]~23_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[29]~22_combout  ) ) )

	.dataa(!\muxValB|C[29]~22_combout ),
	.datab(!\muxValB|C[29]~23_combout ),
	.datac(!\muxValB|C[29]~24_combout ),
	.datad(!\muxValB|C[29]~25_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~26 .extended_lut = "off";
defparam \muxValB|C[29]~26 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][29] .is_wysiwyg = "true";
defparam \registerBank|RF[8][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][29] .is_wysiwyg = "true";
defparam \registerBank|RF[9][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][29] .is_wysiwyg = "true";
defparam \registerBank|RF[10][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][29] .is_wysiwyg = "true";
defparam \registerBank|RF[11][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~27 (
// Equation(s):
// \muxValB|C[29]~27_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][29]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][29]~q  ) ) )

	.dataa(!\registerBank|RF[8][29]~q ),
	.datab(!\registerBank|RF[9][29]~q ),
	.datac(!\registerBank|RF[10][29]~q ),
	.datad(!\registerBank|RF[11][29]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~27 .extended_lut = "off";
defparam \muxValB|C[29]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][29] .is_wysiwyg = "true";
defparam \registerBank|RF[12][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][29] .is_wysiwyg = "true";
defparam \registerBank|RF[13][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][29] .is_wysiwyg = "true";
defparam \registerBank|RF[14][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][29] .is_wysiwyg = "true";
defparam \registerBank|RF[15][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~28 (
// Equation(s):
// \muxValB|C[29]~28_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][29]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][29]~q  ) ) )

	.dataa(!\registerBank|RF[12][29]~q ),
	.datab(!\registerBank|RF[13][29]~q ),
	.datac(!\registerBank|RF[14][29]~q ),
	.datad(!\registerBank|RF[15][29]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~28 .extended_lut = "off";
defparam \muxValB|C[29]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][29] .is_wysiwyg = "true";
defparam \registerBank|RF[4][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][29] .is_wysiwyg = "true";
defparam \registerBank|RF[5][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][29] .is_wysiwyg = "true";
defparam \registerBank|RF[6][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][29] .is_wysiwyg = "true";
defparam \registerBank|RF[7][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~29 (
// Equation(s):
// \muxValB|C[29]~29_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][29]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][29]~q  ) ) )

	.dataa(!\registerBank|RF[4][29]~q ),
	.datab(!\registerBank|RF[5][29]~q ),
	.datac(!\registerBank|RF[6][29]~q ),
	.datad(!\registerBank|RF[7][29]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~29 .extended_lut = "off";
defparam \muxValB|C[29]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][29] .is_wysiwyg = "true";
defparam \registerBank|RF[0][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][29] .is_wysiwyg = "true";
defparam \registerBank|RF[1][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][29] .is_wysiwyg = "true";
defparam \registerBank|RF[2][29] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][29] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][29] .is_wysiwyg = "true";
defparam \registerBank|RF[3][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~30 (
// Equation(s):
// \muxValB|C[29]~30_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][29]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][29]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][29]~q  ) ) )

	.dataa(!\registerBank|RF[0][29]~q ),
	.datab(!\registerBank|RF[1][29]~q ),
	.datac(!\registerBank|RF[2][29]~q ),
	.datad(!\registerBank|RF[3][29]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~30 .extended_lut = "off";
defparam \muxValB|C[29]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[29]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~31 (
// Equation(s):
// \muxValB|C[29]~31_combout  = ( \muxValB|C[29]~30_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[29]~29_combout ))) # (\muxDirRegB|C[3]~1_combout  
// & (\muxValB|C[29]~28_combout )))) ) ) # ( !\muxValB|C[29]~30_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[29]~29_combout ))) # (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[29]~28_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[29]~28_combout ),
	.datad(!\muxValB|C[29]~29_combout ),
	.datae(!\muxValB|C[29]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~31 .extended_lut = "off";
defparam \muxValB|C[29]~31 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[29]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[29]~32 (
// Equation(s):
// \muxValB|C[29]~32_combout  = ( \muxValB|C[29]~31_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[29]~26_combout ) ) ) # ( !\muxValB|C[29]~31_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[29]~27_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[29]~26_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[29]~26_combout ),
	.datad(!\muxValB|C[29]~27_combout ),
	.datae(!\muxValB|C[29]~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[29]~32 .extended_lut = "off";
defparam \muxValB|C[29]~32 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[29]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[29] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[29]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[29] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [28]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[28] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[28] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [27]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[27] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[27] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [26]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[26] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[26] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][25] .is_wysiwyg = "true";
defparam \registerBank|RF[16][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][25] .is_wysiwyg = "true";
defparam \registerBank|RF[20][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][25] .is_wysiwyg = "true";
defparam \registerBank|RF[24][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][25] .is_wysiwyg = "true";
defparam \registerBank|RF[28][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~66 (
// Equation(s):
// \muxValB|C[25]~66_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][25]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][25]~q  ) ) )

	.dataa(!\registerBank|RF[16][25]~q ),
	.datab(!\registerBank|RF[20][25]~q ),
	.datac(!\registerBank|RF[24][25]~q ),
	.datad(!\registerBank|RF[28][25]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~66 .extended_lut = "off";
defparam \muxValB|C[25]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~66 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][25] .is_wysiwyg = "true";
defparam \registerBank|RF[17][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][25] .is_wysiwyg = "true";
defparam \registerBank|RF[21][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][25] .is_wysiwyg = "true";
defparam \registerBank|RF[25][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][25] .is_wysiwyg = "true";
defparam \registerBank|RF[29][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~67 (
// Equation(s):
// \muxValB|C[25]~67_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][25]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][25]~q  ) ) )

	.dataa(!\registerBank|RF[17][25]~q ),
	.datab(!\registerBank|RF[21][25]~q ),
	.datac(!\registerBank|RF[25][25]~q ),
	.datad(!\registerBank|RF[29][25]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~67 .extended_lut = "off";
defparam \muxValB|C[25]~67 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~67 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][25] .is_wysiwyg = "true";
defparam \registerBank|RF[18][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][25] .is_wysiwyg = "true";
defparam \registerBank|RF[22][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][25] .is_wysiwyg = "true";
defparam \registerBank|RF[26][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][25] .is_wysiwyg = "true";
defparam \registerBank|RF[30][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~68 (
// Equation(s):
// \muxValB|C[25]~68_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][25]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][25]~q  ) ) )

	.dataa(!\registerBank|RF[18][25]~q ),
	.datab(!\registerBank|RF[22][25]~q ),
	.datac(!\registerBank|RF[26][25]~q ),
	.datad(!\registerBank|RF[30][25]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~68 .extended_lut = "off";
defparam \muxValB|C[25]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~68 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][25] .is_wysiwyg = "true";
defparam \registerBank|RF[19][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][25] .is_wysiwyg = "true";
defparam \registerBank|RF[23][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][25] .is_wysiwyg = "true";
defparam \registerBank|RF[27][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][25] .is_wysiwyg = "true";
defparam \registerBank|RF[31][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~69 (
// Equation(s):
// \muxValB|C[25]~69_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][25]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][25]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][25]~q  ) ) )

	.dataa(!\registerBank|RF[19][25]~q ),
	.datab(!\registerBank|RF[23][25]~q ),
	.datac(!\registerBank|RF[27][25]~q ),
	.datad(!\registerBank|RF[31][25]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~69 .extended_lut = "off";
defparam \muxValB|C[25]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~70 (
// Equation(s):
// \muxValB|C[25]~70_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[25]~69_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[25]~68_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[25]~67_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[25]~66_combout  ) ) )

	.dataa(!\muxValB|C[25]~66_combout ),
	.datab(!\muxValB|C[25]~67_combout ),
	.datac(!\muxValB|C[25]~68_combout ),
	.datad(!\muxValB|C[25]~69_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~70 .extended_lut = "off";
defparam \muxValB|C[25]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~70 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][25] .is_wysiwyg = "true";
defparam \registerBank|RF[8][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][25] .is_wysiwyg = "true";
defparam \registerBank|RF[9][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][25] .is_wysiwyg = "true";
defparam \registerBank|RF[10][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][25] .is_wysiwyg = "true";
defparam \registerBank|RF[11][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~71 (
// Equation(s):
// \muxValB|C[25]~71_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][25]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][25]~q  ) ) )

	.dataa(!\registerBank|RF[8][25]~q ),
	.datab(!\registerBank|RF[9][25]~q ),
	.datac(!\registerBank|RF[10][25]~q ),
	.datad(!\registerBank|RF[11][25]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~71 .extended_lut = "off";
defparam \muxValB|C[25]~71 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~71 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][25] .is_wysiwyg = "true";
defparam \registerBank|RF[12][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][25] .is_wysiwyg = "true";
defparam \registerBank|RF[13][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][25] .is_wysiwyg = "true";
defparam \registerBank|RF[14][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][25] .is_wysiwyg = "true";
defparam \registerBank|RF[15][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~72 (
// Equation(s):
// \muxValB|C[25]~72_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][25]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][25]~q  ) ) )

	.dataa(!\registerBank|RF[12][25]~q ),
	.datab(!\registerBank|RF[13][25]~q ),
	.datac(!\registerBank|RF[14][25]~q ),
	.datad(!\registerBank|RF[15][25]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~72 .extended_lut = "off";
defparam \muxValB|C[25]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~72 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][25] .is_wysiwyg = "true";
defparam \registerBank|RF[4][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][25] .is_wysiwyg = "true";
defparam \registerBank|RF[5][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][25] .is_wysiwyg = "true";
defparam \registerBank|RF[6][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][25] .is_wysiwyg = "true";
defparam \registerBank|RF[7][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~73 (
// Equation(s):
// \muxValB|C[25]~73_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][25]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][25]~q  ) ) )

	.dataa(!\registerBank|RF[4][25]~q ),
	.datab(!\registerBank|RF[5][25]~q ),
	.datac(!\registerBank|RF[6][25]~q ),
	.datad(!\registerBank|RF[7][25]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~73 .extended_lut = "off";
defparam \muxValB|C[25]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~73 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][25] .is_wysiwyg = "true";
defparam \registerBank|RF[0][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][25] .is_wysiwyg = "true";
defparam \registerBank|RF[1][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][25] .is_wysiwyg = "true";
defparam \registerBank|RF[2][25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][25] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][25] .is_wysiwyg = "true";
defparam \registerBank|RF[3][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~74 (
// Equation(s):
// \muxValB|C[25]~74_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][25]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][25]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][25]~q  ) ) )

	.dataa(!\registerBank|RF[0][25]~q ),
	.datab(!\registerBank|RF[1][25]~q ),
	.datac(!\registerBank|RF[2][25]~q ),
	.datad(!\registerBank|RF[3][25]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~74 .extended_lut = "off";
defparam \muxValB|C[25]~74 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[25]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~75 (
// Equation(s):
// \muxValB|C[25]~75_combout  = ( \muxValB|C[25]~74_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[25]~73_combout ))) # (\muxDirRegB|C[3]~1_combout  
// & (\muxValB|C[25]~72_combout )))) ) ) # ( !\muxValB|C[25]~74_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[25]~73_combout ))) # (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[25]~72_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[25]~72_combout ),
	.datad(!\muxValB|C[25]~73_combout ),
	.datae(!\muxValB|C[25]~74_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~75 .extended_lut = "off";
defparam \muxValB|C[25]~75 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[25]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[25]~76 (
// Equation(s):
// \muxValB|C[25]~76_combout  = ( \muxValB|C[25]~75_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[25]~70_combout ) ) ) # ( !\muxValB|C[25]~75_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[25]~71_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[25]~70_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[25]~70_combout ),
	.datad(!\muxValB|C[25]~71_combout ),
	.datae(!\muxValB|C[25]~75_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[25]~76 .extended_lut = "off";
defparam \muxValB|C[25]~76 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[25]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[25] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[25] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[25] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][24] .is_wysiwyg = "true";
defparam \registerBank|RF[16][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][24] .is_wysiwyg = "true";
defparam \registerBank|RF[20][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][24] .is_wysiwyg = "true";
defparam \registerBank|RF[24][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][24] .is_wysiwyg = "true";
defparam \registerBank|RF[28][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~77 (
// Equation(s):
// \muxValB|C[24]~77_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][24]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][24]~q  ) ) )

	.dataa(!\registerBank|RF[16][24]~q ),
	.datab(!\registerBank|RF[20][24]~q ),
	.datac(!\registerBank|RF[24][24]~q ),
	.datad(!\registerBank|RF[28][24]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~77 .extended_lut = "off";
defparam \muxValB|C[24]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~77 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][24] .is_wysiwyg = "true";
defparam \registerBank|RF[17][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][24] .is_wysiwyg = "true";
defparam \registerBank|RF[21][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][24] .is_wysiwyg = "true";
defparam \registerBank|RF[25][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][24] .is_wysiwyg = "true";
defparam \registerBank|RF[29][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~78 (
// Equation(s):
// \muxValB|C[24]~78_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][24]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][24]~q  ) ) )

	.dataa(!\registerBank|RF[17][24]~q ),
	.datab(!\registerBank|RF[21][24]~q ),
	.datac(!\registerBank|RF[25][24]~q ),
	.datad(!\registerBank|RF[29][24]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~78 .extended_lut = "off";
defparam \muxValB|C[24]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~78 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][24] .is_wysiwyg = "true";
defparam \registerBank|RF[18][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][24] .is_wysiwyg = "true";
defparam \registerBank|RF[22][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][24] .is_wysiwyg = "true";
defparam \registerBank|RF[26][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][24] .is_wysiwyg = "true";
defparam \registerBank|RF[30][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~79 (
// Equation(s):
// \muxValB|C[24]~79_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][24]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][24]~q  ) ) )

	.dataa(!\registerBank|RF[18][24]~q ),
	.datab(!\registerBank|RF[22][24]~q ),
	.datac(!\registerBank|RF[26][24]~q ),
	.datad(!\registerBank|RF[30][24]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~79 .extended_lut = "off";
defparam \muxValB|C[24]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~79 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][24] .is_wysiwyg = "true";
defparam \registerBank|RF[19][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][24] .is_wysiwyg = "true";
defparam \registerBank|RF[23][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][24] .is_wysiwyg = "true";
defparam \registerBank|RF[27][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][24] .is_wysiwyg = "true";
defparam \registerBank|RF[31][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~80 (
// Equation(s):
// \muxValB|C[24]~80_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][24]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][24]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][24]~q  ) ) )

	.dataa(!\registerBank|RF[19][24]~q ),
	.datab(!\registerBank|RF[23][24]~q ),
	.datac(!\registerBank|RF[27][24]~q ),
	.datad(!\registerBank|RF[31][24]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~80 .extended_lut = "off";
defparam \muxValB|C[24]~80 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~81 (
// Equation(s):
// \muxValB|C[24]~81_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[24]~80_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[24]~79_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[24]~78_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[24]~77_combout  ) ) )

	.dataa(!\muxValB|C[24]~77_combout ),
	.datab(!\muxValB|C[24]~78_combout ),
	.datac(!\muxValB|C[24]~79_combout ),
	.datad(!\muxValB|C[24]~80_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~81 .extended_lut = "off";
defparam \muxValB|C[24]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~81 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][24] .is_wysiwyg = "true";
defparam \registerBank|RF[8][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][24] .is_wysiwyg = "true";
defparam \registerBank|RF[9][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][24] .is_wysiwyg = "true";
defparam \registerBank|RF[10][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][24] .is_wysiwyg = "true";
defparam \registerBank|RF[11][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~82 (
// Equation(s):
// \muxValB|C[24]~82_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][24]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][24]~q  ) ) )

	.dataa(!\registerBank|RF[8][24]~q ),
	.datab(!\registerBank|RF[9][24]~q ),
	.datac(!\registerBank|RF[10][24]~q ),
	.datad(!\registerBank|RF[11][24]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~82 .extended_lut = "off";
defparam \muxValB|C[24]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~82 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][24] .is_wysiwyg = "true";
defparam \registerBank|RF[12][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][24] .is_wysiwyg = "true";
defparam \registerBank|RF[13][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][24] .is_wysiwyg = "true";
defparam \registerBank|RF[14][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][24] .is_wysiwyg = "true";
defparam \registerBank|RF[15][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~83 (
// Equation(s):
// \muxValB|C[24]~83_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][24]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][24]~q  ) ) )

	.dataa(!\registerBank|RF[12][24]~q ),
	.datab(!\registerBank|RF[13][24]~q ),
	.datac(!\registerBank|RF[14][24]~q ),
	.datad(!\registerBank|RF[15][24]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~83 .extended_lut = "off";
defparam \muxValB|C[24]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~83 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][24] .is_wysiwyg = "true";
defparam \registerBank|RF[4][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][24] .is_wysiwyg = "true";
defparam \registerBank|RF[5][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][24] .is_wysiwyg = "true";
defparam \registerBank|RF[6][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][24] .is_wysiwyg = "true";
defparam \registerBank|RF[7][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~84 (
// Equation(s):
// \muxValB|C[24]~84_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][24]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][24]~q  ) ) )

	.dataa(!\registerBank|RF[4][24]~q ),
	.datab(!\registerBank|RF[5][24]~q ),
	.datac(!\registerBank|RF[6][24]~q ),
	.datad(!\registerBank|RF[7][24]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~84 .extended_lut = "off";
defparam \muxValB|C[24]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~84 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][24] .is_wysiwyg = "true";
defparam \registerBank|RF[0][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][24] .is_wysiwyg = "true";
defparam \registerBank|RF[1][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][24] .is_wysiwyg = "true";
defparam \registerBank|RF[2][24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][24] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][24] .is_wysiwyg = "true";
defparam \registerBank|RF[3][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~85 (
// Equation(s):
// \muxValB|C[24]~85_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][24]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][24]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][24]~q  ) ) )

	.dataa(!\registerBank|RF[0][24]~q ),
	.datab(!\registerBank|RF[1][24]~q ),
	.datac(!\registerBank|RF[2][24]~q ),
	.datad(!\registerBank|RF[3][24]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~85 .extended_lut = "off";
defparam \muxValB|C[24]~85 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[24]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~86 (
// Equation(s):
// \muxValB|C[24]~86_combout  = ( \muxValB|C[24]~85_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[24]~84_combout ))) # (\muxDirRegB|C[3]~1_combout  
// & (\muxValB|C[24]~83_combout )))) ) ) # ( !\muxValB|C[24]~85_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[24]~84_combout ))) # (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[24]~83_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[24]~83_combout ),
	.datad(!\muxValB|C[24]~84_combout ),
	.datae(!\muxValB|C[24]~85_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~86 .extended_lut = "off";
defparam \muxValB|C[24]~86 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[24]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[24]~87 (
// Equation(s):
// \muxValB|C[24]~87_combout  = ( \muxValB|C[24]~86_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[24]~81_combout ) ) ) # ( !\muxValB|C[24]~86_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[24]~82_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[24]~81_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[24]~81_combout ),
	.datad(!\muxValB|C[24]~82_combout ),
	.datae(!\muxValB|C[24]~86_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[24]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[24]~87 .extended_lut = "off";
defparam \muxValB|C[24]~87 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[24]~87 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[24] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[24]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[24] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[24] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][23] .is_wysiwyg = "true";
defparam \registerBank|RF[16][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][23] .is_wysiwyg = "true";
defparam \registerBank|RF[20][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][23] .is_wysiwyg = "true";
defparam \registerBank|RF[24][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][23] .is_wysiwyg = "true";
defparam \registerBank|RF[28][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~99 (
// Equation(s):
// \muxValB|C[23]~99_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][23]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][23]~q  ) ) )

	.dataa(!\registerBank|RF[16][23]~q ),
	.datab(!\registerBank|RF[20][23]~q ),
	.datac(!\registerBank|RF[24][23]~q ),
	.datad(!\registerBank|RF[28][23]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~99 .extended_lut = "off";
defparam \muxValB|C[23]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~99 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][23] .is_wysiwyg = "true";
defparam \registerBank|RF[17][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][23] .is_wysiwyg = "true";
defparam \registerBank|RF[21][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][23] .is_wysiwyg = "true";
defparam \registerBank|RF[25][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][23] .is_wysiwyg = "true";
defparam \registerBank|RF[29][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~100 (
// Equation(s):
// \muxValB|C[23]~100_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][23]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][23]~q  ) ) )

	.dataa(!\registerBank|RF[17][23]~q ),
	.datab(!\registerBank|RF[21][23]~q ),
	.datac(!\registerBank|RF[25][23]~q ),
	.datad(!\registerBank|RF[29][23]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~100 .extended_lut = "off";
defparam \muxValB|C[23]~100 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~100 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][23] .is_wysiwyg = "true";
defparam \registerBank|RF[18][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][23] .is_wysiwyg = "true";
defparam \registerBank|RF[22][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][23] .is_wysiwyg = "true";
defparam \registerBank|RF[26][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][23] .is_wysiwyg = "true";
defparam \registerBank|RF[30][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~101 (
// Equation(s):
// \muxValB|C[23]~101_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][23]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][23]~q  ) ) )

	.dataa(!\registerBank|RF[18][23]~q ),
	.datab(!\registerBank|RF[22][23]~q ),
	.datac(!\registerBank|RF[26][23]~q ),
	.datad(!\registerBank|RF[30][23]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~101 .extended_lut = "off";
defparam \muxValB|C[23]~101 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~101 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][23] .is_wysiwyg = "true";
defparam \registerBank|RF[19][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][23] .is_wysiwyg = "true";
defparam \registerBank|RF[23][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][23] .is_wysiwyg = "true";
defparam \registerBank|RF[27][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][23] .is_wysiwyg = "true";
defparam \registerBank|RF[31][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~102 (
// Equation(s):
// \muxValB|C[23]~102_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][23]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][23]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][23]~q  ) ) )

	.dataa(!\registerBank|RF[19][23]~q ),
	.datab(!\registerBank|RF[23][23]~q ),
	.datac(!\registerBank|RF[27][23]~q ),
	.datad(!\registerBank|RF[31][23]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~102 .extended_lut = "off";
defparam \muxValB|C[23]~102 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~103 (
// Equation(s):
// \muxValB|C[23]~103_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[23]~102_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[23]~101_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[23]~100_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[23]~99_combout  ) ) )

	.dataa(!\muxValB|C[23]~99_combout ),
	.datab(!\muxValB|C[23]~100_combout ),
	.datac(!\muxValB|C[23]~101_combout ),
	.datad(!\muxValB|C[23]~102_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~103 .extended_lut = "off";
defparam \muxValB|C[23]~103 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~103 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][23] .is_wysiwyg = "true";
defparam \registerBank|RF[8][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][23] .is_wysiwyg = "true";
defparam \registerBank|RF[9][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][23] .is_wysiwyg = "true";
defparam \registerBank|RF[10][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][23] .is_wysiwyg = "true";
defparam \registerBank|RF[11][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~104 (
// Equation(s):
// \muxValB|C[23]~104_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][23]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][23]~q  ) ) )

	.dataa(!\registerBank|RF[8][23]~q ),
	.datab(!\registerBank|RF[9][23]~q ),
	.datac(!\registerBank|RF[10][23]~q ),
	.datad(!\registerBank|RF[11][23]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~104 .extended_lut = "off";
defparam \muxValB|C[23]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~104 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][23] .is_wysiwyg = "true";
defparam \registerBank|RF[12][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][23] .is_wysiwyg = "true";
defparam \registerBank|RF[13][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][23] .is_wysiwyg = "true";
defparam \registerBank|RF[14][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][23] .is_wysiwyg = "true";
defparam \registerBank|RF[15][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~105 (
// Equation(s):
// \muxValB|C[23]~105_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][23]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][23]~q  ) ) )

	.dataa(!\registerBank|RF[12][23]~q ),
	.datab(!\registerBank|RF[13][23]~q ),
	.datac(!\registerBank|RF[14][23]~q ),
	.datad(!\registerBank|RF[15][23]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~105 .extended_lut = "off";
defparam \muxValB|C[23]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~105 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][23] .is_wysiwyg = "true";
defparam \registerBank|RF[4][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][23] .is_wysiwyg = "true";
defparam \registerBank|RF[5][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][23] .is_wysiwyg = "true";
defparam \registerBank|RF[6][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][23] .is_wysiwyg = "true";
defparam \registerBank|RF[7][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~106 (
// Equation(s):
// \muxValB|C[23]~106_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][23]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][23]~q  ) ) )

	.dataa(!\registerBank|RF[4][23]~q ),
	.datab(!\registerBank|RF[5][23]~q ),
	.datac(!\registerBank|RF[6][23]~q ),
	.datad(!\registerBank|RF[7][23]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~106 .extended_lut = "off";
defparam \muxValB|C[23]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~106 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][23] .is_wysiwyg = "true";
defparam \registerBank|RF[0][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][23] .is_wysiwyg = "true";
defparam \registerBank|RF[1][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][23] .is_wysiwyg = "true";
defparam \registerBank|RF[2][23] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][23] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][23] .is_wysiwyg = "true";
defparam \registerBank|RF[3][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~107 (
// Equation(s):
// \muxValB|C[23]~107_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][23]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][23]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][23]~q  ) ) )

	.dataa(!\registerBank|RF[0][23]~q ),
	.datab(!\registerBank|RF[1][23]~q ),
	.datac(!\registerBank|RF[2][23]~q ),
	.datad(!\registerBank|RF[3][23]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~107 .extended_lut = "off";
defparam \muxValB|C[23]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[23]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~108 (
// Equation(s):
// \muxValB|C[23]~108_combout  = ( \muxValB|C[23]~107_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[23]~106_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[23]~105_combout )))) ) ) # ( !\muxValB|C[23]~107_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[23]~106_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[23]~105_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[23]~105_combout ),
	.datad(!\muxValB|C[23]~106_combout ),
	.datae(!\muxValB|C[23]~107_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~108 .extended_lut = "off";
defparam \muxValB|C[23]~108 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[23]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[23]~109 (
// Equation(s):
// \muxValB|C[23]~109_combout  = ( \muxValB|C[23]~108_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[23]~103_combout ) ) ) # ( !\muxValB|C[23]~108_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[23]~104_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[23]~103_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[23]~103_combout ),
	.datad(!\muxValB|C[23]~104_combout ),
	.datae(!\muxValB|C[23]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[23]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[23]~109 .extended_lut = "off";
defparam \muxValB|C[23]~109 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[23]~109 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[23] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[23]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[23] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [22]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[22] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[22] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][21] .is_wysiwyg = "true";
defparam \registerBank|RF[16][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][21] .is_wysiwyg = "true";
defparam \registerBank|RF[20][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][21] .is_wysiwyg = "true";
defparam \registerBank|RF[24][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][21] .is_wysiwyg = "true";
defparam \registerBank|RF[28][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~187 (
// Equation(s):
// \muxValB|C[21]~187_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][21]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][21]~q  ) ) )

	.dataa(!\registerBank|RF[16][21]~q ),
	.datab(!\registerBank|RF[20][21]~q ),
	.datac(!\registerBank|RF[24][21]~q ),
	.datad(!\registerBank|RF[28][21]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~187 .extended_lut = "off";
defparam \muxValB|C[21]~187 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~187 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][21] .is_wysiwyg = "true";
defparam \registerBank|RF[17][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][21] .is_wysiwyg = "true";
defparam \registerBank|RF[21][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][21] .is_wysiwyg = "true";
defparam \registerBank|RF[25][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][21] .is_wysiwyg = "true";
defparam \registerBank|RF[29][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~188 (
// Equation(s):
// \muxValB|C[21]~188_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][21]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][21]~q  ) ) )

	.dataa(!\registerBank|RF[17][21]~q ),
	.datab(!\registerBank|RF[21][21]~q ),
	.datac(!\registerBank|RF[25][21]~q ),
	.datad(!\registerBank|RF[29][21]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~188 .extended_lut = "off";
defparam \muxValB|C[21]~188 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~188 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][21] .is_wysiwyg = "true";
defparam \registerBank|RF[18][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][21] .is_wysiwyg = "true";
defparam \registerBank|RF[22][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][21] .is_wysiwyg = "true";
defparam \registerBank|RF[26][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][21] .is_wysiwyg = "true";
defparam \registerBank|RF[30][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~189 (
// Equation(s):
// \muxValB|C[21]~189_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][21]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][21]~q  ) ) )

	.dataa(!\registerBank|RF[18][21]~q ),
	.datab(!\registerBank|RF[22][21]~q ),
	.datac(!\registerBank|RF[26][21]~q ),
	.datad(!\registerBank|RF[30][21]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~189 .extended_lut = "off";
defparam \muxValB|C[21]~189 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~189 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][21] .is_wysiwyg = "true";
defparam \registerBank|RF[19][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][21] .is_wysiwyg = "true";
defparam \registerBank|RF[23][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][21] .is_wysiwyg = "true";
defparam \registerBank|RF[27][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][21] .is_wysiwyg = "true";
defparam \registerBank|RF[31][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~190 (
// Equation(s):
// \muxValB|C[21]~190_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][21]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][21]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][21]~q  ) ) )

	.dataa(!\registerBank|RF[19][21]~q ),
	.datab(!\registerBank|RF[23][21]~q ),
	.datac(!\registerBank|RF[27][21]~q ),
	.datad(!\registerBank|RF[31][21]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~190 .extended_lut = "off";
defparam \muxValB|C[21]~190 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~191 (
// Equation(s):
// \muxValB|C[21]~191_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[21]~190_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[21]~189_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[21]~188_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[21]~187_combout  ) ) )

	.dataa(!\muxValB|C[21]~187_combout ),
	.datab(!\muxValB|C[21]~188_combout ),
	.datac(!\muxValB|C[21]~189_combout ),
	.datad(!\muxValB|C[21]~190_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~191 .extended_lut = "off";
defparam \muxValB|C[21]~191 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~191 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][21] .is_wysiwyg = "true";
defparam \registerBank|RF[8][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][21] .is_wysiwyg = "true";
defparam \registerBank|RF[9][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][21] .is_wysiwyg = "true";
defparam \registerBank|RF[10][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][21] .is_wysiwyg = "true";
defparam \registerBank|RF[11][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~192 (
// Equation(s):
// \muxValB|C[21]~192_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][21]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][21]~q  ) ) )

	.dataa(!\registerBank|RF[8][21]~q ),
	.datab(!\registerBank|RF[9][21]~q ),
	.datac(!\registerBank|RF[10][21]~q ),
	.datad(!\registerBank|RF[11][21]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~192 .extended_lut = "off";
defparam \muxValB|C[21]~192 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~192 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][21] .is_wysiwyg = "true";
defparam \registerBank|RF[12][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][21] .is_wysiwyg = "true";
defparam \registerBank|RF[13][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][21] .is_wysiwyg = "true";
defparam \registerBank|RF[14][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][21] .is_wysiwyg = "true";
defparam \registerBank|RF[15][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~193 (
// Equation(s):
// \muxValB|C[21]~193_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][21]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][21]~q  ) ) )

	.dataa(!\registerBank|RF[12][21]~q ),
	.datab(!\registerBank|RF[13][21]~q ),
	.datac(!\registerBank|RF[14][21]~q ),
	.datad(!\registerBank|RF[15][21]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~193 .extended_lut = "off";
defparam \muxValB|C[21]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~193 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][21] .is_wysiwyg = "true";
defparam \registerBank|RF[4][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][21] .is_wysiwyg = "true";
defparam \registerBank|RF[5][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][21] .is_wysiwyg = "true";
defparam \registerBank|RF[6][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][21] .is_wysiwyg = "true";
defparam \registerBank|RF[7][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~194 (
// Equation(s):
// \muxValB|C[21]~194_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][21]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][21]~q  ) ) )

	.dataa(!\registerBank|RF[4][21]~q ),
	.datab(!\registerBank|RF[5][21]~q ),
	.datac(!\registerBank|RF[6][21]~q ),
	.datad(!\registerBank|RF[7][21]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~194 .extended_lut = "off";
defparam \muxValB|C[21]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~194 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][21] .is_wysiwyg = "true";
defparam \registerBank|RF[0][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][21] .is_wysiwyg = "true";
defparam \registerBank|RF[1][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][21] .is_wysiwyg = "true";
defparam \registerBank|RF[2][21] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][21] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][21] .is_wysiwyg = "true";
defparam \registerBank|RF[3][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~195 (
// Equation(s):
// \muxValB|C[21]~195_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][21]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][21]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][21]~q  ) ) )

	.dataa(!\registerBank|RF[0][21]~q ),
	.datab(!\registerBank|RF[1][21]~q ),
	.datac(!\registerBank|RF[2][21]~q ),
	.datad(!\registerBank|RF[3][21]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~195 .extended_lut = "off";
defparam \muxValB|C[21]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[21]~195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~196 (
// Equation(s):
// \muxValB|C[21]~196_combout  = ( \muxValB|C[21]~195_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[21]~194_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[21]~193_combout )))) ) ) # ( !\muxValB|C[21]~195_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[21]~194_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[21]~193_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[21]~193_combout ),
	.datad(!\muxValB|C[21]~194_combout ),
	.datae(!\muxValB|C[21]~195_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~196 .extended_lut = "off";
defparam \muxValB|C[21]~196 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[21]~196 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[21]~197 (
// Equation(s):
// \muxValB|C[21]~197_combout  = ( \muxValB|C[21]~196_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[21]~191_combout ) ) ) # ( !\muxValB|C[21]~196_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[21]~192_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[21]~191_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[21]~191_combout ),
	.datad(!\muxValB|C[21]~192_combout ),
	.datae(!\muxValB|C[21]~196_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[21]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[21]~197 .extended_lut = "off";
defparam \muxValB|C[21]~197 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[21]~197 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[21] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[21]~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[21] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [20]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[20] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[20] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [19]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[19] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[19] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [18]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[18] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[18] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~117 (
// Equation(s):
// \alu|Add1~117_sumout  = SUM(( !\pipeDE|ValATMP [18] $ (\pipeDE|ValBTMP [18]) ) + ( \alu|Add1~115  ) + ( \alu|Add1~114  ))
// \alu|Add1~118  = CARRY(( !\pipeDE|ValATMP [18] $ (\pipeDE|ValBTMP [18]) ) + ( \alu|Add1~115  ) + ( \alu|Add1~114  ))
// \alu|Add1~119  = SHARE((\pipeDE|ValATMP [18] & !\pipeDE|ValBTMP [18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [18]),
	.datad(!\pipeDE|ValBTMP [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~114 ),
	.sharein(\alu|Add1~115 ),
	.combout(),
	.sumout(\alu|Add1~117_sumout ),
	.cout(\alu|Add1~118 ),
	.shareout(\alu|Add1~119 ));
// synopsys translate_off
defparam \alu|Add1~117 .extended_lut = "off";
defparam \alu|Add1~117 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~117 .shared_arith = "on";
// synopsys translate_on

dffeas \registerBank|RF[16][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][30] .is_wysiwyg = "true";
defparam \registerBank|RF[16][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][30] .is_wysiwyg = "true";
defparam \registerBank|RF[20][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][30] .is_wysiwyg = "true";
defparam \registerBank|RF[24][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][30] .is_wysiwyg = "true";
defparam \registerBank|RF[28][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~11 (
// Equation(s):
// \muxValB|C[30]~11_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][30]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][30]~q  ) ) )

	.dataa(!\registerBank|RF[16][30]~q ),
	.datab(!\registerBank|RF[20][30]~q ),
	.datac(!\registerBank|RF[24][30]~q ),
	.datad(!\registerBank|RF[28][30]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~11 .extended_lut = "off";
defparam \muxValB|C[30]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][30] .is_wysiwyg = "true";
defparam \registerBank|RF[17][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][30] .is_wysiwyg = "true";
defparam \registerBank|RF[21][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][30] .is_wysiwyg = "true";
defparam \registerBank|RF[25][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][30] .is_wysiwyg = "true";
defparam \registerBank|RF[29][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~12 (
// Equation(s):
// \muxValB|C[30]~12_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][30]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][30]~q  ) ) )

	.dataa(!\registerBank|RF[17][30]~q ),
	.datab(!\registerBank|RF[21][30]~q ),
	.datac(!\registerBank|RF[25][30]~q ),
	.datad(!\registerBank|RF[29][30]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~12 .extended_lut = "off";
defparam \muxValB|C[30]~12 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][30] .is_wysiwyg = "true";
defparam \registerBank|RF[18][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][30] .is_wysiwyg = "true";
defparam \registerBank|RF[22][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][30] .is_wysiwyg = "true";
defparam \registerBank|RF[26][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][30] .is_wysiwyg = "true";
defparam \registerBank|RF[30][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~13 (
// Equation(s):
// \muxValB|C[30]~13_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][30]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][30]~q  ) ) )

	.dataa(!\registerBank|RF[18][30]~q ),
	.datab(!\registerBank|RF[22][30]~q ),
	.datac(!\registerBank|RF[26][30]~q ),
	.datad(!\registerBank|RF[30][30]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~13 .extended_lut = "off";
defparam \muxValB|C[30]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][30] .is_wysiwyg = "true";
defparam \registerBank|RF[19][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][30] .is_wysiwyg = "true";
defparam \registerBank|RF[23][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][30] .is_wysiwyg = "true";
defparam \registerBank|RF[27][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][30] .is_wysiwyg = "true";
defparam \registerBank|RF[31][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~14 (
// Equation(s):
// \muxValB|C[30]~14_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][30]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][30]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][30]~q  ) ) )

	.dataa(!\registerBank|RF[19][30]~q ),
	.datab(!\registerBank|RF[23][30]~q ),
	.datac(!\registerBank|RF[27][30]~q ),
	.datad(!\registerBank|RF[31][30]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~14 .extended_lut = "off";
defparam \muxValB|C[30]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~15 (
// Equation(s):
// \muxValB|C[30]~15_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[30]~14_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[30]~13_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[30]~12_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[30]~11_combout  ) ) )

	.dataa(!\muxValB|C[30]~11_combout ),
	.datab(!\muxValB|C[30]~12_combout ),
	.datac(!\muxValB|C[30]~13_combout ),
	.datad(!\muxValB|C[30]~14_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~15 .extended_lut = "off";
defparam \muxValB|C[30]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][30] .is_wysiwyg = "true";
defparam \registerBank|RF[8][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][30] .is_wysiwyg = "true";
defparam \registerBank|RF[9][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][30] .is_wysiwyg = "true";
defparam \registerBank|RF[10][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][30] .is_wysiwyg = "true";
defparam \registerBank|RF[11][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~16 (
// Equation(s):
// \muxValB|C[30]~16_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][30]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][30]~q  ) ) )

	.dataa(!\registerBank|RF[8][30]~q ),
	.datab(!\registerBank|RF[9][30]~q ),
	.datac(!\registerBank|RF[10][30]~q ),
	.datad(!\registerBank|RF[11][30]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~16 .extended_lut = "off";
defparam \muxValB|C[30]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][30] .is_wysiwyg = "true";
defparam \registerBank|RF[12][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][30] .is_wysiwyg = "true";
defparam \registerBank|RF[13][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][30] .is_wysiwyg = "true";
defparam \registerBank|RF[14][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][30] .is_wysiwyg = "true";
defparam \registerBank|RF[15][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~17 (
// Equation(s):
// \muxValB|C[30]~17_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][30]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][30]~q  ) ) )

	.dataa(!\registerBank|RF[12][30]~q ),
	.datab(!\registerBank|RF[13][30]~q ),
	.datac(!\registerBank|RF[14][30]~q ),
	.datad(!\registerBank|RF[15][30]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~17 .extended_lut = "off";
defparam \muxValB|C[30]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][30] .is_wysiwyg = "true";
defparam \registerBank|RF[4][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][30] .is_wysiwyg = "true";
defparam \registerBank|RF[5][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][30] .is_wysiwyg = "true";
defparam \registerBank|RF[6][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][30] .is_wysiwyg = "true";
defparam \registerBank|RF[7][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~18 (
// Equation(s):
// \muxValB|C[30]~18_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][30]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][30]~q  ) ) )

	.dataa(!\registerBank|RF[4][30]~q ),
	.datab(!\registerBank|RF[5][30]~q ),
	.datac(!\registerBank|RF[6][30]~q ),
	.datad(!\registerBank|RF[7][30]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~18 .extended_lut = "off";
defparam \muxValB|C[30]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][30] .is_wysiwyg = "true";
defparam \registerBank|RF[0][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][30] .is_wysiwyg = "true";
defparam \registerBank|RF[1][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][30] .is_wysiwyg = "true";
defparam \registerBank|RF[2][30] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][30] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][30] .is_wysiwyg = "true";
defparam \registerBank|RF[3][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~19 (
// Equation(s):
// \muxValB|C[30]~19_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][30]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][30]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][30]~q  ) ) )

	.dataa(!\registerBank|RF[0][30]~q ),
	.datab(!\registerBank|RF[1][30]~q ),
	.datac(!\registerBank|RF[2][30]~q ),
	.datad(!\registerBank|RF[3][30]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~19 .extended_lut = "off";
defparam \muxValB|C[30]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[30]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~20 (
// Equation(s):
// \muxValB|C[30]~20_combout  = ( \muxValB|C[30]~19_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[30]~18_combout ))) # (\muxDirRegB|C[3]~1_combout  
// & (\muxValB|C[30]~17_combout )))) ) ) # ( !\muxValB|C[30]~19_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[30]~18_combout ))) # (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[30]~17_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[30]~17_combout ),
	.datad(!\muxValB|C[30]~18_combout ),
	.datae(!\muxValB|C[30]~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~20 .extended_lut = "off";
defparam \muxValB|C[30]~20 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[30]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[30]~21 (
// Equation(s):
// \muxValB|C[30]~21_combout  = ( \muxValB|C[30]~20_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[30]~15_combout ) ) ) # ( !\muxValB|C[30]~20_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[30]~16_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[30]~15_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[30]~15_combout ),
	.datad(!\muxValB|C[30]~16_combout ),
	.datae(!\muxValB|C[30]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[30]~21 .extended_lut = "off";
defparam \muxValB|C[30]~21 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[30]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[30] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[30]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[30] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \pipeDE|ValBTMP [29] ) + ( \pipeDE|ValATMP [29] ) + ( \alu|Add0~82  ))
// \alu|Add0~10  = CARRY(( \pipeDE|ValBTMP [29] ) + ( \pipeDE|ValATMP [29] ) + ( \alu|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [29]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [29]),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \pipeDE|ValBTMP [30] ) + ( \pipeDE|ValATMP [30] ) + ( \alu|Add0~10  ))
// \alu|Add0~6  = CARRY(( \pipeDE|ValBTMP [30] ) + ( \pipeDE|ValATMP [30] ) + ( \alu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [30]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [30]),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~97 (
// Equation(s):
// \alu|Add1~97_sumout  = SUM(( !\pipeDE|ValATMP [19] $ (\pipeDE|ValBTMP [19]) ) + ( \alu|Add1~119  ) + ( \alu|Add1~118  ))
// \alu|Add1~98  = CARRY(( !\pipeDE|ValATMP [19] $ (\pipeDE|ValBTMP [19]) ) + ( \alu|Add1~119  ) + ( \alu|Add1~118  ))
// \alu|Add1~99  = SHARE((\pipeDE|ValATMP [19] & !\pipeDE|ValBTMP [19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [19]),
	.datad(!\pipeDE|ValBTMP [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~118 ),
	.sharein(\alu|Add1~119 ),
	.combout(),
	.sumout(\alu|Add1~97_sumout ),
	.cout(\alu|Add1~98 ),
	.shareout(\alu|Add1~99 ));
// synopsys translate_off
defparam \alu|Add1~97 .extended_lut = "off";
defparam \alu|Add1~97 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~97 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~89 (
// Equation(s):
// \alu|Add1~89_sumout  = SUM(( !\pipeDE|ValATMP [20] $ (\pipeDE|ValBTMP [20]) ) + ( \alu|Add1~99  ) + ( \alu|Add1~98  ))
// \alu|Add1~90  = CARRY(( !\pipeDE|ValATMP [20] $ (\pipeDE|ValBTMP [20]) ) + ( \alu|Add1~99  ) + ( \alu|Add1~98  ))
// \alu|Add1~91  = SHARE((\pipeDE|ValATMP [20] & !\pipeDE|ValBTMP [20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [20]),
	.datad(!\pipeDE|ValBTMP [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~98 ),
	.sharein(\alu|Add1~99 ),
	.combout(),
	.sumout(\alu|Add1~89_sumout ),
	.cout(\alu|Add1~90 ),
	.shareout(\alu|Add1~91 ));
// synopsys translate_off
defparam \alu|Add1~89 .extended_lut = "off";
defparam \alu|Add1~89 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~89 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~69 (
// Equation(s):
// \alu|Add1~69_sumout  = SUM(( !\pipeDE|ValATMP [21] $ (\pipeDE|ValBTMP [21]) ) + ( \alu|Add1~91  ) + ( \alu|Add1~90  ))
// \alu|Add1~70  = CARRY(( !\pipeDE|ValATMP [21] $ (\pipeDE|ValBTMP [21]) ) + ( \alu|Add1~91  ) + ( \alu|Add1~90  ))
// \alu|Add1~71  = SHARE((\pipeDE|ValATMP [21] & !\pipeDE|ValBTMP [21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [21]),
	.datad(!\pipeDE|ValBTMP [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~90 ),
	.sharein(\alu|Add1~91 ),
	.combout(),
	.sumout(\alu|Add1~69_sumout ),
	.cout(\alu|Add1~70 ),
	.shareout(\alu|Add1~71 ));
// synopsys translate_off
defparam \alu|Add1~69 .extended_lut = "off";
defparam \alu|Add1~69 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~69 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~61 (
// Equation(s):
// \alu|Add1~61_sumout  = SUM(( !\pipeDE|ValATMP [22] $ (\pipeDE|ValBTMP [22]) ) + ( \alu|Add1~71  ) + ( \alu|Add1~70  ))
// \alu|Add1~62  = CARRY(( !\pipeDE|ValATMP [22] $ (\pipeDE|ValBTMP [22]) ) + ( \alu|Add1~71  ) + ( \alu|Add1~70  ))
// \alu|Add1~63  = SHARE((\pipeDE|ValATMP [22] & !\pipeDE|ValBTMP [22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [22]),
	.datad(!\pipeDE|ValBTMP [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~70 ),
	.sharein(\alu|Add1~71 ),
	.combout(),
	.sumout(\alu|Add1~61_sumout ),
	.cout(\alu|Add1~62 ),
	.shareout(\alu|Add1~63 ));
// synopsys translate_off
defparam \alu|Add1~61 .extended_lut = "off";
defparam \alu|Add1~61 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~61 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~37 (
// Equation(s):
// \alu|Add1~37_sumout  = SUM(( !\pipeDE|ValATMP [23] $ (\pipeDE|ValBTMP [23]) ) + ( \alu|Add1~63  ) + ( \alu|Add1~62  ))
// \alu|Add1~38  = CARRY(( !\pipeDE|ValATMP [23] $ (\pipeDE|ValBTMP [23]) ) + ( \alu|Add1~63  ) + ( \alu|Add1~62  ))
// \alu|Add1~39  = SHARE((\pipeDE|ValATMP [23] & !\pipeDE|ValBTMP [23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [23]),
	.datad(!\pipeDE|ValBTMP [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~62 ),
	.sharein(\alu|Add1~63 ),
	.combout(),
	.sumout(\alu|Add1~37_sumout ),
	.cout(\alu|Add1~38 ),
	.shareout(\alu|Add1~39 ));
// synopsys translate_off
defparam \alu|Add1~37 .extended_lut = "off";
defparam \alu|Add1~37 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~37 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~29 (
// Equation(s):
// \alu|Add1~29_sumout  = SUM(( !\pipeDE|ValATMP [24] $ (\pipeDE|ValBTMP [24]) ) + ( \alu|Add1~39  ) + ( \alu|Add1~38  ))
// \alu|Add1~30  = CARRY(( !\pipeDE|ValATMP [24] $ (\pipeDE|ValBTMP [24]) ) + ( \alu|Add1~39  ) + ( \alu|Add1~38  ))
// \alu|Add1~31  = SHARE((\pipeDE|ValATMP [24] & !\pipeDE|ValBTMP [24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [24]),
	.datad(!\pipeDE|ValBTMP [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~38 ),
	.sharein(\alu|Add1~39 ),
	.combout(),
	.sumout(\alu|Add1~29_sumout ),
	.cout(\alu|Add1~30 ),
	.shareout(\alu|Add1~31 ));
// synopsys translate_off
defparam \alu|Add1~29 .extended_lut = "off";
defparam \alu|Add1~29 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~25 (
// Equation(s):
// \alu|Add1~25_sumout  = SUM(( !\pipeDE|ValATMP [25] $ (\pipeDE|ValBTMP [25]) ) + ( \alu|Add1~31  ) + ( \alu|Add1~30  ))
// \alu|Add1~26  = CARRY(( !\pipeDE|ValATMP [25] $ (\pipeDE|ValBTMP [25]) ) + ( \alu|Add1~31  ) + ( \alu|Add1~30  ))
// \alu|Add1~27  = SHARE((\pipeDE|ValATMP [25] & !\pipeDE|ValBTMP [25]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [25]),
	.datad(!\pipeDE|ValBTMP [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~30 ),
	.sharein(\alu|Add1~31 ),
	.combout(),
	.sumout(\alu|Add1~25_sumout ),
	.cout(\alu|Add1~26 ),
	.shareout(\alu|Add1~27 ));
// synopsys translate_off
defparam \alu|Add1~25 .extended_lut = "off";
defparam \alu|Add1~25 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~41 (
// Equation(s):
// \alu|Add1~41_sumout  = SUM(( !\pipeDE|ValATMP [26] $ (\pipeDE|ValBTMP [26]) ) + ( \alu|Add1~27  ) + ( \alu|Add1~26  ))
// \alu|Add1~42  = CARRY(( !\pipeDE|ValATMP [26] $ (\pipeDE|ValBTMP [26]) ) + ( \alu|Add1~27  ) + ( \alu|Add1~26  ))
// \alu|Add1~43  = SHARE((\pipeDE|ValATMP [26] & !\pipeDE|ValBTMP [26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [26]),
	.datad(!\pipeDE|ValBTMP [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~26 ),
	.sharein(\alu|Add1~27 ),
	.combout(),
	.sumout(\alu|Add1~41_sumout ),
	.cout(\alu|Add1~42 ),
	.shareout(\alu|Add1~43 ));
// synopsys translate_off
defparam \alu|Add1~41 .extended_lut = "off";
defparam \alu|Add1~41 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~41 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~57 (
// Equation(s):
// \alu|Add1~57_sumout  = SUM(( !\pipeDE|ValATMP [27] $ (\pipeDE|ValBTMP [27]) ) + ( \alu|Add1~43  ) + ( \alu|Add1~42  ))
// \alu|Add1~58  = CARRY(( !\pipeDE|ValATMP [27] $ (\pipeDE|ValBTMP [27]) ) + ( \alu|Add1~43  ) + ( \alu|Add1~42  ))
// \alu|Add1~59  = SHARE((\pipeDE|ValATMP [27] & !\pipeDE|ValBTMP [27]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [27]),
	.datad(!\pipeDE|ValBTMP [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~42 ),
	.sharein(\alu|Add1~43 ),
	.combout(),
	.sumout(\alu|Add1~57_sumout ),
	.cout(\alu|Add1~58 ),
	.shareout(\alu|Add1~59 ));
// synopsys translate_off
defparam \alu|Add1~57 .extended_lut = "off";
defparam \alu|Add1~57 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~57 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~81 (
// Equation(s):
// \alu|Add1~81_sumout  = SUM(( !\pipeDE|ValATMP [28] $ (\pipeDE|ValBTMP [28]) ) + ( \alu|Add1~59  ) + ( \alu|Add1~58  ))
// \alu|Add1~82  = CARRY(( !\pipeDE|ValATMP [28] $ (\pipeDE|ValBTMP [28]) ) + ( \alu|Add1~59  ) + ( \alu|Add1~58  ))
// \alu|Add1~83  = SHARE((\pipeDE|ValATMP [28] & !\pipeDE|ValBTMP [28]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [28]),
	.datad(!\pipeDE|ValBTMP [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~58 ),
	.sharein(\alu|Add1~59 ),
	.combout(),
	.sumout(\alu|Add1~81_sumout ),
	.cout(\alu|Add1~82 ),
	.shareout(\alu|Add1~83 ));
// synopsys translate_off
defparam \alu|Add1~81 .extended_lut = "off";
defparam \alu|Add1~81 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~81 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~9 (
// Equation(s):
// \alu|Add1~9_sumout  = SUM(( !\pipeDE|ValATMP [29] $ (\pipeDE|ValBTMP [29]) ) + ( \alu|Add1~83  ) + ( \alu|Add1~82  ))
// \alu|Add1~10  = CARRY(( !\pipeDE|ValATMP [29] $ (\pipeDE|ValBTMP [29]) ) + ( \alu|Add1~83  ) + ( \alu|Add1~82  ))
// \alu|Add1~11  = SHARE((\pipeDE|ValATMP [29] & !\pipeDE|ValBTMP [29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [29]),
	.datad(!\pipeDE|ValBTMP [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~82 ),
	.sharein(\alu|Add1~83 ),
	.combout(),
	.sumout(\alu|Add1~9_sumout ),
	.cout(\alu|Add1~10 ),
	.shareout(\alu|Add1~11 ));
// synopsys translate_off
defparam \alu|Add1~9 .extended_lut = "off";
defparam \alu|Add1~9 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~5 (
// Equation(s):
// \alu|Add1~5_sumout  = SUM(( !\pipeDE|ValATMP [30] $ (\pipeDE|ValBTMP [30]) ) + ( \alu|Add1~11  ) + ( \alu|Add1~10  ))
// \alu|Add1~6  = CARRY(( !\pipeDE|ValATMP [30] $ (\pipeDE|ValBTMP [30]) ) + ( \alu|Add1~11  ) + ( \alu|Add1~10  ))
// \alu|Add1~7  = SHARE((\pipeDE|ValATMP [30] & !\pipeDE|ValBTMP [30]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [30]),
	.datad(!\pipeDE|ValBTMP [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~10 ),
	.sharein(\alu|Add1~11 ),
	.combout(),
	.sumout(\alu|Add1~5_sumout ),
	.cout(\alu|Add1~6 ),
	.shareout(\alu|Add1~7 ));
// synopsys translate_off
defparam \alu|Add1~5 .extended_lut = "off";
defparam \alu|Add1~5 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add1~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_mac \alu|Mult0~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\pipeDE|ValATMP [31],\pipeDE|ValATMP [30],\pipeDE|ValATMP [29],\pipeDE|ValATMP [28],\pipeDE|ValATMP [27],\pipeDE|ValATMP [26],\pipeDE|ValATMP [25],\pipeDE|ValATMP [24],\pipeDE|ValATMP [23],\pipeDE|ValATMP [22],\pipeDE|ValATMP [21],\pipeDE|ValATMP [20],\pipeDE|ValATMP [19],\pipeDE|ValATMP [18]}),
	.ay({\pipeDE|ValBTMP [17],\pipeDE|ValBTMP [16],\pipeDE|ValBTMP [15],\pipeDE|ValBTMP [14],\pipeDE|ValBTMP [13],\pipeDE|ValBTMP [12],\pipeDE|ValBTMP [11],\pipeDE|ValBTMP [10],\pipeDE|ValBTMP [9],\pipeDE|ValBTMP [8],\pipeDE|ValBTMP [7],\pipeDE|ValBTMP [6],\pipeDE|ValBTMP [5],\pipeDE|ValBTMP [4],\pipeDE|ValBTMP [3],\pipeDE|ValBTMP [2],
\pipeDE|ValBTMP [1],\pipeDE|ValBTMP [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\pipeDE|ValBTMP [31],\pipeDE|ValBTMP [30],\pipeDE|ValBTMP [29],\pipeDE|ValBTMP [28],\pipeDE|ValBTMP [27],\pipeDE|ValBTMP [26],\pipeDE|ValBTMP [25],\pipeDE|ValBTMP [24],\pipeDE|ValBTMP [23],\pipeDE|ValBTMP [22],\pipeDE|ValBTMP [21],\pipeDE|ValBTMP [20],\pipeDE|ValBTMP [19],\pipeDE|ValBTMP [18]}),
	.by({\pipeDE|ValATMP [17],\pipeDE|ValATMP [16],\pipeDE|ValATMP [15],\pipeDE|ValATMP [14],\pipeDE|ValATMP [13],\pipeDE|ValATMP [12],\pipeDE|ValATMP [11],\pipeDE|ValATMP [10],\pipeDE|ValATMP [9],\pipeDE|ValATMP [8],\pipeDE|ValATMP [7],\pipeDE|ValATMP [6],\pipeDE|ValATMP [5],\pipeDE|ValATMP [4],\pipeDE|ValATMP [3],\pipeDE|ValATMP [2],
\pipeDE|ValATMP [1],\pipeDE|ValATMP [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu|Mult0~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu|Mult0~405 .accumulate_clock = "none";
defparam \alu|Mult0~405 .ax_clock = "none";
defparam \alu|Mult0~405 .ax_width = 14;
defparam \alu|Mult0~405 .ay_scan_in_clock = "none";
defparam \alu|Mult0~405 .ay_scan_in_width = 18;
defparam \alu|Mult0~405 .ay_use_scan_in = "false";
defparam \alu|Mult0~405 .az_clock = "none";
defparam \alu|Mult0~405 .bx_clock = "none";
defparam \alu|Mult0~405 .bx_width = 14;
defparam \alu|Mult0~405 .by_clock = "none";
defparam \alu|Mult0~405 .by_use_scan_in = "false";
defparam \alu|Mult0~405 .by_width = 18;
defparam \alu|Mult0~405 .bz_clock = "none";
defparam \alu|Mult0~405 .coef_a_0 = 0;
defparam \alu|Mult0~405 .coef_a_1 = 0;
defparam \alu|Mult0~405 .coef_a_2 = 0;
defparam \alu|Mult0~405 .coef_a_3 = 0;
defparam \alu|Mult0~405 .coef_a_4 = 0;
defparam \alu|Mult0~405 .coef_a_5 = 0;
defparam \alu|Mult0~405 .coef_a_6 = 0;
defparam \alu|Mult0~405 .coef_a_7 = 0;
defparam \alu|Mult0~405 .coef_b_0 = 0;
defparam \alu|Mult0~405 .coef_b_1 = 0;
defparam \alu|Mult0~405 .coef_b_2 = 0;
defparam \alu|Mult0~405 .coef_b_3 = 0;
defparam \alu|Mult0~405 .coef_b_4 = 0;
defparam \alu|Mult0~405 .coef_b_5 = 0;
defparam \alu|Mult0~405 .coef_b_6 = 0;
defparam \alu|Mult0~405 .coef_b_7 = 0;
defparam \alu|Mult0~405 .coef_sel_a_clock = "none";
defparam \alu|Mult0~405 .coef_sel_b_clock = "none";
defparam \alu|Mult0~405 .delay_scan_out_ay = "false";
defparam \alu|Mult0~405 .delay_scan_out_by = "false";
defparam \alu|Mult0~405 .enable_double_accum = "false";
defparam \alu|Mult0~405 .load_const_clock = "none";
defparam \alu|Mult0~405 .load_const_value = 0;
defparam \alu|Mult0~405 .mode_sub_location = 0;
defparam \alu|Mult0~405 .negate_clock = "none";
defparam \alu|Mult0~405 .operand_source_max = "input";
defparam \alu|Mult0~405 .operand_source_may = "input";
defparam \alu|Mult0~405 .operand_source_mbx = "input";
defparam \alu|Mult0~405 .operand_source_mby = "input";
defparam \alu|Mult0~405 .operation_mode = "m18x18_sumof2";
defparam \alu|Mult0~405 .output_clock = "none";
defparam \alu|Mult0~405 .preadder_subtract_a = "false";
defparam \alu|Mult0~405 .preadder_subtract_b = "false";
defparam \alu|Mult0~405 .result_a_width = 64;
defparam \alu|Mult0~405 .signed_max = "false";
defparam \alu|Mult0~405 .signed_may = "false";
defparam \alu|Mult0~405 .signed_mbx = "false";
defparam \alu|Mult0~405 .signed_mby = "false";
defparam \alu|Mult0~405 .sub_clock = "none";
defparam \alu|Mult0~405 .use_chainadder = "false";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~394 (
// Equation(s):
// \alu|Mult0~394_sumout  = SUM(( \alu|Mult0~405_resulta  ) + ( \alu|Mult0~38  ) + ( !VCC ))
// \alu|Mult0~395  = CARRY(( \alu|Mult0~405_resulta  ) + ( \alu|Mult0~38  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~405_resulta ),
	.datae(gnd),
	.dataf(!\alu|Mult0~38 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~394_sumout ),
	.cout(\alu|Mult0~395 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~394 .extended_lut = "off";
defparam \alu|Mult0~394 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~394 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~390 (
// Equation(s):
// \alu|Mult0~390_sumout  = SUM(( \alu|Mult0~406  ) + ( \alu|Mult0~39  ) + ( \alu|Mult0~395  ))
// \alu|Mult0~391  = CARRY(( \alu|Mult0~406  ) + ( \alu|Mult0~39  ) + ( \alu|Mult0~395  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~406 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~39 ),
	.datag(gnd),
	.cin(\alu|Mult0~395 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~390_sumout ),
	.cout(\alu|Mult0~391 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~390 .extended_lut = "off";
defparam \alu|Mult0~390 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~390 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~386 (
// Equation(s):
// \alu|Mult0~386_sumout  = SUM(( \alu|Mult0~407  ) + ( \alu|Mult0~40  ) + ( \alu|Mult0~391  ))
// \alu|Mult0~387  = CARRY(( \alu|Mult0~407  ) + ( \alu|Mult0~40  ) + ( \alu|Mult0~391  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~407 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~40 ),
	.datag(gnd),
	.cin(\alu|Mult0~391 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~386_sumout ),
	.cout(\alu|Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~386 .extended_lut = "off";
defparam \alu|Mult0~386 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~386 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~378 (
// Equation(s):
// \alu|Mult0~378_sumout  = SUM(( \alu|Mult0~408  ) + ( \alu|Mult0~41  ) + ( \alu|Mult0~387  ))
// \alu|Mult0~379  = CARRY(( \alu|Mult0~408  ) + ( \alu|Mult0~41  ) + ( \alu|Mult0~387  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~408 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~41 ),
	.datag(gnd),
	.cin(\alu|Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~378_sumout ),
	.cout(\alu|Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~378 .extended_lut = "off";
defparam \alu|Mult0~378 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~378 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~374 (
// Equation(s):
// \alu|Mult0~374_sumout  = SUM(( \alu|Mult0~409  ) + ( \alu|Mult0~42  ) + ( \alu|Mult0~379  ))
// \alu|Mult0~375  = CARRY(( \alu|Mult0~409  ) + ( \alu|Mult0~42  ) + ( \alu|Mult0~379  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~409 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~42 ),
	.datag(gnd),
	.cin(\alu|Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~374_sumout ),
	.cout(\alu|Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~374 .extended_lut = "off";
defparam \alu|Mult0~374 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~374 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~362 (
// Equation(s):
// \alu|Mult0~362_sumout  = SUM(( \alu|Mult0~410  ) + ( \alu|Mult0~43  ) + ( \alu|Mult0~375  ))
// \alu|Mult0~363  = CARRY(( \alu|Mult0~410  ) + ( \alu|Mult0~43  ) + ( \alu|Mult0~375  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~410 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~43 ),
	.datag(gnd),
	.cin(\alu|Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~362_sumout ),
	.cout(\alu|Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~362 .extended_lut = "off";
defparam \alu|Mult0~362 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~362 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~358 (
// Equation(s):
// \alu|Mult0~358_sumout  = SUM(( \alu|Mult0~411  ) + ( \alu|Mult0~44  ) + ( \alu|Mult0~363  ))
// \alu|Mult0~359  = CARRY(( \alu|Mult0~411  ) + ( \alu|Mult0~44  ) + ( \alu|Mult0~363  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~411 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~44 ),
	.datag(gnd),
	.cin(\alu|Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~358_sumout ),
	.cout(\alu|Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~358 .extended_lut = "off";
defparam \alu|Mult0~358 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~358 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~354 (
// Equation(s):
// \alu|Mult0~354_sumout  = SUM(( \alu|Mult0~412  ) + ( \alu|Mult0~45  ) + ( \alu|Mult0~359  ))
// \alu|Mult0~355  = CARRY(( \alu|Mult0~412  ) + ( \alu|Mult0~45  ) + ( \alu|Mult0~359  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~412 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~45 ),
	.datag(gnd),
	.cin(\alu|Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~354_sumout ),
	.cout(\alu|Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~354 .extended_lut = "off";
defparam \alu|Mult0~354 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~354 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~366 (
// Equation(s):
// \alu|Mult0~366_sumout  = SUM(( \alu|Mult0~413  ) + ( \alu|Mult0~46  ) + ( \alu|Mult0~355  ))
// \alu|Mult0~367  = CARRY(( \alu|Mult0~413  ) + ( \alu|Mult0~46  ) + ( \alu|Mult0~355  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~413 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~46 ),
	.datag(gnd),
	.cin(\alu|Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~366_sumout ),
	.cout(\alu|Mult0~367 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~366 .extended_lut = "off";
defparam \alu|Mult0~366 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~366 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~370 (
// Equation(s):
// \alu|Mult0~370_sumout  = SUM(( \alu|Mult0~414  ) + ( \alu|Mult0~47  ) + ( \alu|Mult0~367  ))
// \alu|Mult0~371  = CARRY(( \alu|Mult0~414  ) + ( \alu|Mult0~47  ) + ( \alu|Mult0~367  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~414 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~47 ),
	.datag(gnd),
	.cin(\alu|Mult0~367 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~370_sumout ),
	.cout(\alu|Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~370 .extended_lut = "off";
defparam \alu|Mult0~370 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~370 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~382 (
// Equation(s):
// \alu|Mult0~382_sumout  = SUM(( \alu|Mult0~415  ) + ( \alu|Mult0~48  ) + ( \alu|Mult0~371  ))
// \alu|Mult0~383  = CARRY(( \alu|Mult0~415  ) + ( \alu|Mult0~48  ) + ( \alu|Mult0~371  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~415 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~48 ),
	.datag(gnd),
	.cin(\alu|Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~382_sumout ),
	.cout(\alu|Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~382 .extended_lut = "off";
defparam \alu|Mult0~382 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~382 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~9 (
// Equation(s):
// \alu|Mult0~9_sumout  = SUM(( \alu|Mult0~416  ) + ( \alu|Mult0~49  ) + ( \alu|Mult0~383  ))
// \alu|Mult0~10  = CARRY(( \alu|Mult0~416  ) + ( \alu|Mult0~49  ) + ( \alu|Mult0~383  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~416 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~49 ),
	.datag(gnd),
	.cin(\alu|Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~9_sumout ),
	.cout(\alu|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~9 .extended_lut = "off";
defparam \alu|Mult0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~5 (
// Equation(s):
// \alu|Mult0~5_sumout  = SUM(( \alu|Mult0~417  ) + ( \alu|Mult0~50  ) + ( \alu|Mult0~10  ))
// \alu|Mult0~6  = CARRY(( \alu|Mult0~417  ) + ( \alu|Mult0~50  ) + ( \alu|Mult0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~417 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~50 ),
	.datag(gnd),
	.cin(\alu|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~5_sumout ),
	.cout(\alu|Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~5 .extended_lut = "off";
defparam \alu|Mult0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[30]~4 (
// Equation(s):
// \alu|Result[30]~4_combout  = ( \pipeDE|ValATMP [30] & ( (!\pipeDE|CodigoALUTMP [2] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0] & !\pipeDE|ValBTMP [30]))))) ) ) # ( !\pipeDE|ValATMP [30] & ( (!\pipeDE|CodigoALUTMP [2] & (\pipeDE|ValBTMP 
// [30] & (!\pipeDE|CodigoALUTMP [0] $ (!\pipeDE|CodigoALUTMP [1])))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|CodigoALUTMP [2]),
	.datad(!\pipeDE|ValBTMP [30]),
	.datae(!\pipeDE|ValATMP [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[30]~4 .extended_lut = "off";
defparam \alu|Result[30]~4 .lut_mask = 64'h006060C0006060C0;
defparam \alu|Result[30]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[30]~5 (
// Equation(s):
// \alu|Result[30]~5_combout  = ( !\alu|Result[30]~4_combout  & ( (!\alu|Result[31]~2_combout ) # ((!\pipeDE|CodigoALUTMP [0] & ((!\alu|Mult0~5_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [14]))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\pipeDE|ValATMP [14]),
	.datac(!\alu|Result[31]~2_combout ),
	.datad(!\alu|Mult0~5_sumout ),
	.datae(!\alu|Result[30]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[30]~5 .extended_lut = "off";
defparam \alu|Result[30]~5 .lut_mask = 64'hFEF40000FEF40000;
defparam \alu|Result[30]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[30]~6 (
// Equation(s):
// \alu|Result[30]~6_combout  = ( \alu|Result[30]~5_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~5_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & \alu|Add1~5_sumout )) # (\alu|Add0~5_sumout ))) ) 
// ) # ( !\alu|Result[30]~5_combout  )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~5_sumout ),
	.datad(!\alu|Add1~5_sumout ),
	.datae(!\alu|Result[30]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[30]~6 .extended_lut = "off";
defparam \alu|Result[30]~6 .lut_mask = 64'hFFFF0537FFFF0537;
defparam \alu|Result[30]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[30] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [30]),
	.asdata(\alu|Result[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[30] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [30]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[30] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[30] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [30]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[30] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[30] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( \pipeDE|ValBTMP [18] ) + ( \pipeDE|ValATMP [18] ) + ( \alu|Add0~114  ))
// \alu|Add0~118  = CARRY(( \pipeDE|ValBTMP [18] ) + ( \pipeDE|ValATMP [18] ) + ( \alu|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [18]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [18]),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[18]~81 (
// Equation(s):
// \alu|Result[18]~81_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [18] & (\pipeDE|ValBTMP [18] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [18] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [18]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [18] $ ((!\pipeDE|ValBTMP [18])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~117_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & 
// (\pipeDE|ValATMP [2] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [18]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [2]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~117_sumout ),
	.datag(!\pipeDE|ValBTMP [18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[18]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[18]~81 .extended_lut = "on";
defparam \alu|Result[18]~81 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[18]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[18]~30 (
// Equation(s):
// \alu|Result[18]~30_combout  = ( \alu|Mult0~394_sumout  & ( \alu|Result[18]~81_combout  ) ) # ( !\alu|Mult0~394_sumout  & ( \alu|Result[18]~81_combout  ) ) # ( \alu|Mult0~394_sumout  & ( !\alu|Result[18]~81_combout  & ( (!\alu|Result~1_combout  & 
// (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~117_sumout ))) ) ) ) # ( !\alu|Mult0~394_sumout  & ( !\alu|Result[18]~81_combout  & ( 
// (\alu|Result~1_combout  & \alu|Add1~117_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~117_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~394_sumout ),
	.dataf(!\alu|Result[18]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[18]~30 .extended_lut = "off";
defparam \alu|Result[18]~30 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[18]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[18] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [18]),
	.asdata(\alu|Result[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[18] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [18]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[18] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[18] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][18] .is_wysiwyg = "true";
defparam \registerBank|RF[16][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][18] .is_wysiwyg = "true";
defparam \registerBank|RF[20][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][18] .is_wysiwyg = "true";
defparam \registerBank|RF[24][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][18] .is_wysiwyg = "true";
defparam \registerBank|RF[28][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~319 (
// Equation(s):
// \muxValB|C[18]~319_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][18]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][18]~q  ) ) )

	.dataa(!\registerBank|RF[16][18]~q ),
	.datab(!\registerBank|RF[20][18]~q ),
	.datac(!\registerBank|RF[24][18]~q ),
	.datad(!\registerBank|RF[28][18]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~319 .extended_lut = "off";
defparam \muxValB|C[18]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~319 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][18] .is_wysiwyg = "true";
defparam \registerBank|RF[17][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][18] .is_wysiwyg = "true";
defparam \registerBank|RF[21][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][18] .is_wysiwyg = "true";
defparam \registerBank|RF[25][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][18] .is_wysiwyg = "true";
defparam \registerBank|RF[29][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~320 (
// Equation(s):
// \muxValB|C[18]~320_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][18]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][18]~q  ) ) )

	.dataa(!\registerBank|RF[17][18]~q ),
	.datab(!\registerBank|RF[21][18]~q ),
	.datac(!\registerBank|RF[25][18]~q ),
	.datad(!\registerBank|RF[29][18]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~320 .extended_lut = "off";
defparam \muxValB|C[18]~320 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~320 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][18] .is_wysiwyg = "true";
defparam \registerBank|RF[18][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][18] .is_wysiwyg = "true";
defparam \registerBank|RF[22][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][18] .is_wysiwyg = "true";
defparam \registerBank|RF[26][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][18] .is_wysiwyg = "true";
defparam \registerBank|RF[30][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~321 (
// Equation(s):
// \muxValB|C[18]~321_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][18]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][18]~q  ) ) )

	.dataa(!\registerBank|RF[18][18]~q ),
	.datab(!\registerBank|RF[22][18]~q ),
	.datac(!\registerBank|RF[26][18]~q ),
	.datad(!\registerBank|RF[30][18]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~321 .extended_lut = "off";
defparam \muxValB|C[18]~321 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~321 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][18] .is_wysiwyg = "true";
defparam \registerBank|RF[19][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][18] .is_wysiwyg = "true";
defparam \registerBank|RF[23][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][18] .is_wysiwyg = "true";
defparam \registerBank|RF[27][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][18] .is_wysiwyg = "true";
defparam \registerBank|RF[31][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~322 (
// Equation(s):
// \muxValB|C[18]~322_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][18]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][18]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][18]~q  ) ) )

	.dataa(!\registerBank|RF[19][18]~q ),
	.datab(!\registerBank|RF[23][18]~q ),
	.datac(!\registerBank|RF[27][18]~q ),
	.datad(!\registerBank|RF[31][18]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~322 .extended_lut = "off";
defparam \muxValB|C[18]~322 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~323 (
// Equation(s):
// \muxValB|C[18]~323_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[18]~322_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[18]~321_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[18]~320_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[18]~319_combout  ) ) )

	.dataa(!\muxValB|C[18]~319_combout ),
	.datab(!\muxValB|C[18]~320_combout ),
	.datac(!\muxValB|C[18]~321_combout ),
	.datad(!\muxValB|C[18]~322_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~323 .extended_lut = "off";
defparam \muxValB|C[18]~323 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~323 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][18] .is_wysiwyg = "true";
defparam \registerBank|RF[8][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][18] .is_wysiwyg = "true";
defparam \registerBank|RF[9][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][18] .is_wysiwyg = "true";
defparam \registerBank|RF[10][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][18] .is_wysiwyg = "true";
defparam \registerBank|RF[11][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~324 (
// Equation(s):
// \muxValB|C[18]~324_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][18]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][18]~q  ) ) )

	.dataa(!\registerBank|RF[8][18]~q ),
	.datab(!\registerBank|RF[9][18]~q ),
	.datac(!\registerBank|RF[10][18]~q ),
	.datad(!\registerBank|RF[11][18]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~324 .extended_lut = "off";
defparam \muxValB|C[18]~324 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~324 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][18] .is_wysiwyg = "true";
defparam \registerBank|RF[12][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][18] .is_wysiwyg = "true";
defparam \registerBank|RF[13][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][18] .is_wysiwyg = "true";
defparam \registerBank|RF[14][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][18] .is_wysiwyg = "true";
defparam \registerBank|RF[15][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~325 (
// Equation(s):
// \muxValB|C[18]~325_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][18]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][18]~q  ) ) )

	.dataa(!\registerBank|RF[12][18]~q ),
	.datab(!\registerBank|RF[13][18]~q ),
	.datac(!\registerBank|RF[14][18]~q ),
	.datad(!\registerBank|RF[15][18]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~325 .extended_lut = "off";
defparam \muxValB|C[18]~325 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~325 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][18] .is_wysiwyg = "true";
defparam \registerBank|RF[4][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][18] .is_wysiwyg = "true";
defparam \registerBank|RF[5][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][18] .is_wysiwyg = "true";
defparam \registerBank|RF[6][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][18] .is_wysiwyg = "true";
defparam \registerBank|RF[7][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~326 (
// Equation(s):
// \muxValB|C[18]~326_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][18]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][18]~q  ) ) )

	.dataa(!\registerBank|RF[4][18]~q ),
	.datab(!\registerBank|RF[5][18]~q ),
	.datac(!\registerBank|RF[6][18]~q ),
	.datad(!\registerBank|RF[7][18]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~326 .extended_lut = "off";
defparam \muxValB|C[18]~326 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~326 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][18] .is_wysiwyg = "true";
defparam \registerBank|RF[0][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][18] .is_wysiwyg = "true";
defparam \registerBank|RF[1][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][18] .is_wysiwyg = "true";
defparam \registerBank|RF[2][18] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][18] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][18] .is_wysiwyg = "true";
defparam \registerBank|RF[3][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~327 (
// Equation(s):
// \muxValB|C[18]~327_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][18]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][18]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][18]~q  ) ) )

	.dataa(!\registerBank|RF[0][18]~q ),
	.datab(!\registerBank|RF[1][18]~q ),
	.datac(!\registerBank|RF[2][18]~q ),
	.datad(!\registerBank|RF[3][18]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~327 .extended_lut = "off";
defparam \muxValB|C[18]~327 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[18]~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~328 (
// Equation(s):
// \muxValB|C[18]~328_combout  = ( \muxValB|C[18]~327_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[18]~326_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[18]~325_combout )))) ) ) # ( !\muxValB|C[18]~327_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[18]~326_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[18]~325_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[18]~325_combout ),
	.datad(!\muxValB|C[18]~326_combout ),
	.datae(!\muxValB|C[18]~327_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~328 .extended_lut = "off";
defparam \muxValB|C[18]~328 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[18]~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[18]~329 (
// Equation(s):
// \muxValB|C[18]~329_combout  = ( \muxValB|C[18]~328_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[18]~323_combout ) ) ) # ( !\muxValB|C[18]~328_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[18]~324_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[18]~323_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[18]~323_combout ),
	.datad(!\muxValB|C[18]~324_combout ),
	.datae(!\muxValB|C[18]~328_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[18]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[18]~329 .extended_lut = "off";
defparam \muxValB|C[18]~329 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[18]~329 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[18] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[18]~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[18] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( \pipeDE|ValBTMP [19] ) + ( \pipeDE|ValATMP [19] ) + ( \alu|Add0~118  ))
// \alu|Add0~98  = CARRY(( \pipeDE|ValBTMP [19] ) + ( \pipeDE|ValATMP [19] ) + ( \alu|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [19]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [19]),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[19]~101 (
// Equation(s):
// \alu|Result[19]~101_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [19] & (\pipeDE|ValBTMP [19] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [19] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [19] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~390_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [3]))))) ) )

	.dataa(!\pipeDE|ValATMP [19]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [3]),
	.datad(!\alu|Mult0~390_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[19]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[19]~101 .extended_lut = "on";
defparam \alu|Result[19]~101 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[19]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[19]~33 (
// Equation(s):
// \alu|Result[19]~33_combout  = ( \alu|Result[19]~101_combout  ) # ( !\alu|Result[19]~101_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~97_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~97_sumout )) # (\alu|Add0~97_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~97_sumout ),
	.datad(!\alu|Add1~97_sumout ),
	.datae(!\alu|Result[19]~101_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[19]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[19]~33 .extended_lut = "off";
defparam \alu|Result[19]~33 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[19]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[19] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [19]),
	.asdata(\alu|Result[19]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[19] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [19]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[19] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[19] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][19] .is_wysiwyg = "true";
defparam \registerBank|RF[16][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][19] .is_wysiwyg = "true";
defparam \registerBank|RF[20][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][19] .is_wysiwyg = "true";
defparam \registerBank|RF[24][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][19] .is_wysiwyg = "true";
defparam \registerBank|RF[28][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~264 (
// Equation(s):
// \muxValB|C[19]~264_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][19]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][19]~q  ) ) )

	.dataa(!\registerBank|RF[16][19]~q ),
	.datab(!\registerBank|RF[20][19]~q ),
	.datac(!\registerBank|RF[24][19]~q ),
	.datad(!\registerBank|RF[28][19]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~264 .extended_lut = "off";
defparam \muxValB|C[19]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~264 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][19] .is_wysiwyg = "true";
defparam \registerBank|RF[17][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][19] .is_wysiwyg = "true";
defparam \registerBank|RF[21][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][19] .is_wysiwyg = "true";
defparam \registerBank|RF[25][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][19] .is_wysiwyg = "true";
defparam \registerBank|RF[29][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~265 (
// Equation(s):
// \muxValB|C[19]~265_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][19]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][19]~q  ) ) )

	.dataa(!\registerBank|RF[17][19]~q ),
	.datab(!\registerBank|RF[21][19]~q ),
	.datac(!\registerBank|RF[25][19]~q ),
	.datad(!\registerBank|RF[29][19]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~265 .extended_lut = "off";
defparam \muxValB|C[19]~265 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~265 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][19] .is_wysiwyg = "true";
defparam \registerBank|RF[18][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][19] .is_wysiwyg = "true";
defparam \registerBank|RF[22][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][19] .is_wysiwyg = "true";
defparam \registerBank|RF[26][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][19] .is_wysiwyg = "true";
defparam \registerBank|RF[30][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~266 (
// Equation(s):
// \muxValB|C[19]~266_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][19]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][19]~q  ) ) )

	.dataa(!\registerBank|RF[18][19]~q ),
	.datab(!\registerBank|RF[22][19]~q ),
	.datac(!\registerBank|RF[26][19]~q ),
	.datad(!\registerBank|RF[30][19]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~266 .extended_lut = "off";
defparam \muxValB|C[19]~266 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~266 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][19] .is_wysiwyg = "true";
defparam \registerBank|RF[19][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][19] .is_wysiwyg = "true";
defparam \registerBank|RF[23][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][19] .is_wysiwyg = "true";
defparam \registerBank|RF[27][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][19] .is_wysiwyg = "true";
defparam \registerBank|RF[31][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~267 (
// Equation(s):
// \muxValB|C[19]~267_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][19]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][19]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][19]~q  ) ) )

	.dataa(!\registerBank|RF[19][19]~q ),
	.datab(!\registerBank|RF[23][19]~q ),
	.datac(!\registerBank|RF[27][19]~q ),
	.datad(!\registerBank|RF[31][19]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~267 .extended_lut = "off";
defparam \muxValB|C[19]~267 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~268 (
// Equation(s):
// \muxValB|C[19]~268_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[19]~267_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[19]~266_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[19]~265_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[19]~264_combout  ) ) )

	.dataa(!\muxValB|C[19]~264_combout ),
	.datab(!\muxValB|C[19]~265_combout ),
	.datac(!\muxValB|C[19]~266_combout ),
	.datad(!\muxValB|C[19]~267_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~268 .extended_lut = "off";
defparam \muxValB|C[19]~268 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~268 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][19] .is_wysiwyg = "true";
defparam \registerBank|RF[8][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][19] .is_wysiwyg = "true";
defparam \registerBank|RF[9][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][19] .is_wysiwyg = "true";
defparam \registerBank|RF[10][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][19] .is_wysiwyg = "true";
defparam \registerBank|RF[11][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~269 (
// Equation(s):
// \muxValB|C[19]~269_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][19]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][19]~q  ) ) )

	.dataa(!\registerBank|RF[8][19]~q ),
	.datab(!\registerBank|RF[9][19]~q ),
	.datac(!\registerBank|RF[10][19]~q ),
	.datad(!\registerBank|RF[11][19]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~269 .extended_lut = "off";
defparam \muxValB|C[19]~269 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~269 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][19] .is_wysiwyg = "true";
defparam \registerBank|RF[12][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][19] .is_wysiwyg = "true";
defparam \registerBank|RF[13][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][19] .is_wysiwyg = "true";
defparam \registerBank|RF[14][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][19] .is_wysiwyg = "true";
defparam \registerBank|RF[15][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~270 (
// Equation(s):
// \muxValB|C[19]~270_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][19]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][19]~q  ) ) )

	.dataa(!\registerBank|RF[12][19]~q ),
	.datab(!\registerBank|RF[13][19]~q ),
	.datac(!\registerBank|RF[14][19]~q ),
	.datad(!\registerBank|RF[15][19]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~270 .extended_lut = "off";
defparam \muxValB|C[19]~270 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~270 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][19] .is_wysiwyg = "true";
defparam \registerBank|RF[4][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][19] .is_wysiwyg = "true";
defparam \registerBank|RF[5][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][19] .is_wysiwyg = "true";
defparam \registerBank|RF[6][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][19] .is_wysiwyg = "true";
defparam \registerBank|RF[7][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~271 (
// Equation(s):
// \muxValB|C[19]~271_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][19]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][19]~q  ) ) )

	.dataa(!\registerBank|RF[4][19]~q ),
	.datab(!\registerBank|RF[5][19]~q ),
	.datac(!\registerBank|RF[6][19]~q ),
	.datad(!\registerBank|RF[7][19]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~271 .extended_lut = "off";
defparam \muxValB|C[19]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~271 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][19] .is_wysiwyg = "true";
defparam \registerBank|RF[0][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][19] .is_wysiwyg = "true";
defparam \registerBank|RF[1][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][19] .is_wysiwyg = "true";
defparam \registerBank|RF[2][19] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][19] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][19] .is_wysiwyg = "true";
defparam \registerBank|RF[3][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~272 (
// Equation(s):
// \muxValB|C[19]~272_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][19]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][19]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][19]~q  ) ) )

	.dataa(!\registerBank|RF[0][19]~q ),
	.datab(!\registerBank|RF[1][19]~q ),
	.datac(!\registerBank|RF[2][19]~q ),
	.datad(!\registerBank|RF[3][19]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~272 .extended_lut = "off";
defparam \muxValB|C[19]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[19]~272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~273 (
// Equation(s):
// \muxValB|C[19]~273_combout  = ( \muxValB|C[19]~272_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[19]~271_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[19]~270_combout )))) ) ) # ( !\muxValB|C[19]~272_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[19]~271_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[19]~270_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[19]~270_combout ),
	.datad(!\muxValB|C[19]~271_combout ),
	.datae(!\muxValB|C[19]~272_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~273 .extended_lut = "off";
defparam \muxValB|C[19]~273 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[19]~273 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[19]~274 (
// Equation(s):
// \muxValB|C[19]~274_combout  = ( \muxValB|C[19]~273_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[19]~268_combout ) ) ) # ( !\muxValB|C[19]~273_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[19]~269_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[19]~268_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[19]~268_combout ),
	.datad(!\muxValB|C[19]~269_combout ),
	.datae(!\muxValB|C[19]~273_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[19]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[19]~274 .extended_lut = "off";
defparam \muxValB|C[19]~274 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[19]~274 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[19] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[19]~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[19] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \pipeDE|ValBTMP [20] ) + ( \pipeDE|ValATMP [20] ) + ( \alu|Add0~98  ))
// \alu|Add0~90  = CARRY(( \pipeDE|ValBTMP [20] ) + ( \pipeDE|ValATMP [20] ) + ( \alu|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [20]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [20]),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[20]~93 (
// Equation(s):
// \alu|Result[20]~93_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [20] & (\pipeDE|ValBTMP [20] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [20] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [20] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~386_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [4]))))) ) )

	.dataa(!\pipeDE|ValATMP [20]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [4]),
	.datad(!\alu|Mult0~386_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[20]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[20]~93 .extended_lut = "on";
defparam \alu|Result[20]~93 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[20]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[20]~34 (
// Equation(s):
// \alu|Result[20]~34_combout  = ( \alu|Result[20]~93_combout  ) # ( !\alu|Result[20]~93_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~89_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~89_sumout )) # (\alu|Add0~89_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~89_sumout ),
	.datad(!\alu|Add1~89_sumout ),
	.datae(!\alu|Result[20]~93_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[20]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[20]~34 .extended_lut = "off";
defparam \alu|Result[20]~34 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[20]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[20] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [20]),
	.asdata(\alu|Result[20]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[20] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [20]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[20] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[20] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][20] .is_wysiwyg = "true";
defparam \registerBank|RF[16][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][20] .is_wysiwyg = "true";
defparam \registerBank|RF[20][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][20] .is_wysiwyg = "true";
defparam \registerBank|RF[24][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][20] .is_wysiwyg = "true";
defparam \registerBank|RF[28][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~242 (
// Equation(s):
// \muxValB|C[20]~242_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][20]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][20]~q  ) ) )

	.dataa(!\registerBank|RF[16][20]~q ),
	.datab(!\registerBank|RF[20][20]~q ),
	.datac(!\registerBank|RF[24][20]~q ),
	.datad(!\registerBank|RF[28][20]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~242 .extended_lut = "off";
defparam \muxValB|C[20]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~242 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][20] .is_wysiwyg = "true";
defparam \registerBank|RF[17][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][20] .is_wysiwyg = "true";
defparam \registerBank|RF[21][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][20] .is_wysiwyg = "true";
defparam \registerBank|RF[25][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][20] .is_wysiwyg = "true";
defparam \registerBank|RF[29][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~243 (
// Equation(s):
// \muxValB|C[20]~243_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][20]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][20]~q  ) ) )

	.dataa(!\registerBank|RF[17][20]~q ),
	.datab(!\registerBank|RF[21][20]~q ),
	.datac(!\registerBank|RF[25][20]~q ),
	.datad(!\registerBank|RF[29][20]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~243 .extended_lut = "off";
defparam \muxValB|C[20]~243 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~243 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][20] .is_wysiwyg = "true";
defparam \registerBank|RF[18][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][20] .is_wysiwyg = "true";
defparam \registerBank|RF[22][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][20] .is_wysiwyg = "true";
defparam \registerBank|RF[26][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][20] .is_wysiwyg = "true";
defparam \registerBank|RF[30][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~244 (
// Equation(s):
// \muxValB|C[20]~244_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][20]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][20]~q  ) ) )

	.dataa(!\registerBank|RF[18][20]~q ),
	.datab(!\registerBank|RF[22][20]~q ),
	.datac(!\registerBank|RF[26][20]~q ),
	.datad(!\registerBank|RF[30][20]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~244 .extended_lut = "off";
defparam \muxValB|C[20]~244 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~244 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][20] .is_wysiwyg = "true";
defparam \registerBank|RF[19][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][20] .is_wysiwyg = "true";
defparam \registerBank|RF[23][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][20] .is_wysiwyg = "true";
defparam \registerBank|RF[27][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][20] .is_wysiwyg = "true";
defparam \registerBank|RF[31][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~245 (
// Equation(s):
// \muxValB|C[20]~245_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][20]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][20]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][20]~q  ) ) )

	.dataa(!\registerBank|RF[19][20]~q ),
	.datab(!\registerBank|RF[23][20]~q ),
	.datac(!\registerBank|RF[27][20]~q ),
	.datad(!\registerBank|RF[31][20]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~245 .extended_lut = "off";
defparam \muxValB|C[20]~245 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~246 (
// Equation(s):
// \muxValB|C[20]~246_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[20]~245_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[20]~244_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[20]~243_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[20]~242_combout  ) ) )

	.dataa(!\muxValB|C[20]~242_combout ),
	.datab(!\muxValB|C[20]~243_combout ),
	.datac(!\muxValB|C[20]~244_combout ),
	.datad(!\muxValB|C[20]~245_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~246 .extended_lut = "off";
defparam \muxValB|C[20]~246 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~246 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][20] .is_wysiwyg = "true";
defparam \registerBank|RF[8][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][20] .is_wysiwyg = "true";
defparam \registerBank|RF[9][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][20] .is_wysiwyg = "true";
defparam \registerBank|RF[10][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][20] .is_wysiwyg = "true";
defparam \registerBank|RF[11][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~247 (
// Equation(s):
// \muxValB|C[20]~247_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][20]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][20]~q  ) ) )

	.dataa(!\registerBank|RF[8][20]~q ),
	.datab(!\registerBank|RF[9][20]~q ),
	.datac(!\registerBank|RF[10][20]~q ),
	.datad(!\registerBank|RF[11][20]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~247 .extended_lut = "off";
defparam \muxValB|C[20]~247 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~247 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][20] .is_wysiwyg = "true";
defparam \registerBank|RF[12][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][20] .is_wysiwyg = "true";
defparam \registerBank|RF[13][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][20] .is_wysiwyg = "true";
defparam \registerBank|RF[14][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][20] .is_wysiwyg = "true";
defparam \registerBank|RF[15][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~248 (
// Equation(s):
// \muxValB|C[20]~248_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][20]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][20]~q  ) ) )

	.dataa(!\registerBank|RF[12][20]~q ),
	.datab(!\registerBank|RF[13][20]~q ),
	.datac(!\registerBank|RF[14][20]~q ),
	.datad(!\registerBank|RF[15][20]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~248 .extended_lut = "off";
defparam \muxValB|C[20]~248 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~248 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][20] .is_wysiwyg = "true";
defparam \registerBank|RF[4][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][20] .is_wysiwyg = "true";
defparam \registerBank|RF[5][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][20] .is_wysiwyg = "true";
defparam \registerBank|RF[6][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][20] .is_wysiwyg = "true";
defparam \registerBank|RF[7][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~249 (
// Equation(s):
// \muxValB|C[20]~249_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][20]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][20]~q  ) ) )

	.dataa(!\registerBank|RF[4][20]~q ),
	.datab(!\registerBank|RF[5][20]~q ),
	.datac(!\registerBank|RF[6][20]~q ),
	.datad(!\registerBank|RF[7][20]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~249 .extended_lut = "off";
defparam \muxValB|C[20]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~249 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][20] .is_wysiwyg = "true";
defparam \registerBank|RF[0][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][20] .is_wysiwyg = "true";
defparam \registerBank|RF[1][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][20] .is_wysiwyg = "true";
defparam \registerBank|RF[2][20] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][20] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][20] .is_wysiwyg = "true";
defparam \registerBank|RF[3][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~250 (
// Equation(s):
// \muxValB|C[20]~250_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][20]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][20]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][20]~q  ) ) )

	.dataa(!\registerBank|RF[0][20]~q ),
	.datab(!\registerBank|RF[1][20]~q ),
	.datac(!\registerBank|RF[2][20]~q ),
	.datad(!\registerBank|RF[3][20]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~250 .extended_lut = "off";
defparam \muxValB|C[20]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[20]~250 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~251 (
// Equation(s):
// \muxValB|C[20]~251_combout  = ( \muxValB|C[20]~250_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[20]~249_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[20]~248_combout )))) ) ) # ( !\muxValB|C[20]~250_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[20]~249_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[20]~248_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[20]~248_combout ),
	.datad(!\muxValB|C[20]~249_combout ),
	.datae(!\muxValB|C[20]~250_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~251 .extended_lut = "off";
defparam \muxValB|C[20]~251 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[20]~251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[20]~252 (
// Equation(s):
// \muxValB|C[20]~252_combout  = ( \muxValB|C[20]~251_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[20]~246_combout ) ) ) # ( !\muxValB|C[20]~251_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[20]~247_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[20]~246_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[20]~246_combout ),
	.datad(!\muxValB|C[20]~247_combout ),
	.datae(!\muxValB|C[20]~251_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[20]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[20]~252 .extended_lut = "off";
defparam \muxValB|C[20]~252 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[20]~252 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[20] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[20]~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[20] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( \pipeDE|ValBTMP [21] ) + ( \pipeDE|ValATMP [21] ) + ( \alu|Add0~90  ))
// \alu|Add0~70  = CARRY(( \pipeDE|ValBTMP [21] ) + ( \pipeDE|ValATMP [21] ) + ( \alu|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [21]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [21]),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[21]~57 (
// Equation(s):
// \alu|Result[21]~57_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [21] & (\pipeDE|ValBTMP [21] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [21] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [21] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~378_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [5]))))) ) )

	.dataa(!\pipeDE|ValATMP [21]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [5]),
	.datad(!\alu|Mult0~378_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[21]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[21]~57 .extended_lut = "on";
defparam \alu|Result[21]~57 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[21]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[21]~35 (
// Equation(s):
// \alu|Result[21]~35_combout  = ( \alu|Result[21]~57_combout  ) # ( !\alu|Result[21]~57_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~69_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~69_sumout )) # (\alu|Add0~69_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~69_sumout ),
	.datad(!\alu|Add1~69_sumout ),
	.datae(!\alu|Result[21]~57_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[21]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[21]~35 .extended_lut = "off";
defparam \alu|Result[21]~35 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[21]~35 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[21] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [21]),
	.asdata(\alu|Result[21]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[21] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [21]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[21] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[21] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [21]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[21] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[21] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( \pipeDE|ValBTMP [22] ) + ( \pipeDE|ValATMP [22] ) + ( \alu|Add0~70  ))
// \alu|Add0~62  = CARRY(( \pipeDE|ValBTMP [22] ) + ( \pipeDE|ValATMP [22] ) + ( \alu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [22]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [22]),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[22]~53 (
// Equation(s):
// \alu|Result[22]~53_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [22] & (\pipeDE|ValBTMP [22] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [22] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [22]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [22] $ ((!\pipeDE|ValBTMP [22])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~61_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP 
// [6] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [22]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [6]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(!\pipeDE|ValBTMP [22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[22]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[22]~53 .extended_lut = "on";
defparam \alu|Result[22]~53 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[22]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[22]~19 (
// Equation(s):
// \alu|Result[22]~19_combout  = ( \alu|Mult0~374_sumout  & ( \alu|Result[22]~53_combout  ) ) # ( !\alu|Mult0~374_sumout  & ( \alu|Result[22]~53_combout  ) ) # ( \alu|Mult0~374_sumout  & ( !\alu|Result[22]~53_combout  & ( (!\alu|Result~1_combout  & 
// (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~61_sumout ))) ) ) ) # ( !\alu|Mult0~374_sumout  & ( !\alu|Result[22]~53_combout  & ( 
// (\alu|Result~1_combout  & \alu|Add1~61_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~61_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~374_sumout ),
	.dataf(!\alu|Result[22]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[22]~19 .extended_lut = "off";
defparam \alu|Result[22]~19 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[22]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[22] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [22]),
	.asdata(\alu|Result[22]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[22] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [22]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[22] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[22] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][22] .is_wysiwyg = "true";
defparam \registerBank|RF[16][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][22] .is_wysiwyg = "true";
defparam \registerBank|RF[20][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][22] .is_wysiwyg = "true";
defparam \registerBank|RF[24][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][22] .is_wysiwyg = "true";
defparam \registerBank|RF[28][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~165 (
// Equation(s):
// \muxValB|C[22]~165_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][22]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][22]~q  ) ) )

	.dataa(!\registerBank|RF[16][22]~q ),
	.datab(!\registerBank|RF[20][22]~q ),
	.datac(!\registerBank|RF[24][22]~q ),
	.datad(!\registerBank|RF[28][22]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~165 .extended_lut = "off";
defparam \muxValB|C[22]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~165 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][22] .is_wysiwyg = "true";
defparam \registerBank|RF[17][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][22] .is_wysiwyg = "true";
defparam \registerBank|RF[21][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][22] .is_wysiwyg = "true";
defparam \registerBank|RF[25][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][22] .is_wysiwyg = "true";
defparam \registerBank|RF[29][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~166 (
// Equation(s):
// \muxValB|C[22]~166_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][22]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][22]~q  ) ) )

	.dataa(!\registerBank|RF[17][22]~q ),
	.datab(!\registerBank|RF[21][22]~q ),
	.datac(!\registerBank|RF[25][22]~q ),
	.datad(!\registerBank|RF[29][22]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~166 .extended_lut = "off";
defparam \muxValB|C[22]~166 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~166 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][22] .is_wysiwyg = "true";
defparam \registerBank|RF[18][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][22] .is_wysiwyg = "true";
defparam \registerBank|RF[22][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][22] .is_wysiwyg = "true";
defparam \registerBank|RF[26][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][22] .is_wysiwyg = "true";
defparam \registerBank|RF[30][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~167 (
// Equation(s):
// \muxValB|C[22]~167_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][22]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][22]~q  ) ) )

	.dataa(!\registerBank|RF[18][22]~q ),
	.datab(!\registerBank|RF[22][22]~q ),
	.datac(!\registerBank|RF[26][22]~q ),
	.datad(!\registerBank|RF[30][22]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~167 .extended_lut = "off";
defparam \muxValB|C[22]~167 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~167 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][22] .is_wysiwyg = "true";
defparam \registerBank|RF[19][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][22] .is_wysiwyg = "true";
defparam \registerBank|RF[23][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][22] .is_wysiwyg = "true";
defparam \registerBank|RF[27][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][22] .is_wysiwyg = "true";
defparam \registerBank|RF[31][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~168 (
// Equation(s):
// \muxValB|C[22]~168_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][22]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][22]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][22]~q  ) ) )

	.dataa(!\registerBank|RF[19][22]~q ),
	.datab(!\registerBank|RF[23][22]~q ),
	.datac(!\registerBank|RF[27][22]~q ),
	.datad(!\registerBank|RF[31][22]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~168 .extended_lut = "off";
defparam \muxValB|C[22]~168 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~168 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~169 (
// Equation(s):
// \muxValB|C[22]~169_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[22]~168_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[22]~167_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[22]~166_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[22]~165_combout  ) ) )

	.dataa(!\muxValB|C[22]~165_combout ),
	.datab(!\muxValB|C[22]~166_combout ),
	.datac(!\muxValB|C[22]~167_combout ),
	.datad(!\muxValB|C[22]~168_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~169 .extended_lut = "off";
defparam \muxValB|C[22]~169 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~169 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][22] .is_wysiwyg = "true";
defparam \registerBank|RF[8][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][22] .is_wysiwyg = "true";
defparam \registerBank|RF[9][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][22] .is_wysiwyg = "true";
defparam \registerBank|RF[10][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][22] .is_wysiwyg = "true";
defparam \registerBank|RF[11][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~170 (
// Equation(s):
// \muxValB|C[22]~170_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][22]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][22]~q  ) ) )

	.dataa(!\registerBank|RF[8][22]~q ),
	.datab(!\registerBank|RF[9][22]~q ),
	.datac(!\registerBank|RF[10][22]~q ),
	.datad(!\registerBank|RF[11][22]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~170 .extended_lut = "off";
defparam \muxValB|C[22]~170 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~170 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][22] .is_wysiwyg = "true";
defparam \registerBank|RF[12][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][22] .is_wysiwyg = "true";
defparam \registerBank|RF[13][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][22] .is_wysiwyg = "true";
defparam \registerBank|RF[14][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][22] .is_wysiwyg = "true";
defparam \registerBank|RF[15][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~171 (
// Equation(s):
// \muxValB|C[22]~171_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][22]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][22]~q  ) ) )

	.dataa(!\registerBank|RF[12][22]~q ),
	.datab(!\registerBank|RF[13][22]~q ),
	.datac(!\registerBank|RF[14][22]~q ),
	.datad(!\registerBank|RF[15][22]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~171 .extended_lut = "off";
defparam \muxValB|C[22]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~171 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][22] .is_wysiwyg = "true";
defparam \registerBank|RF[4][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][22] .is_wysiwyg = "true";
defparam \registerBank|RF[5][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][22] .is_wysiwyg = "true";
defparam \registerBank|RF[6][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][22] .is_wysiwyg = "true";
defparam \registerBank|RF[7][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~172 (
// Equation(s):
// \muxValB|C[22]~172_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][22]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][22]~q  ) ) )

	.dataa(!\registerBank|RF[4][22]~q ),
	.datab(!\registerBank|RF[5][22]~q ),
	.datac(!\registerBank|RF[6][22]~q ),
	.datad(!\registerBank|RF[7][22]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~172 .extended_lut = "off";
defparam \muxValB|C[22]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~172 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][22] .is_wysiwyg = "true";
defparam \registerBank|RF[0][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][22] .is_wysiwyg = "true";
defparam \registerBank|RF[1][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][22] .is_wysiwyg = "true";
defparam \registerBank|RF[2][22] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][22] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][22] .is_wysiwyg = "true";
defparam \registerBank|RF[3][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~173 (
// Equation(s):
// \muxValB|C[22]~173_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][22]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][22]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][22]~q  ) ) )

	.dataa(!\registerBank|RF[0][22]~q ),
	.datab(!\registerBank|RF[1][22]~q ),
	.datac(!\registerBank|RF[2][22]~q ),
	.datad(!\registerBank|RF[3][22]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~173 .extended_lut = "off";
defparam \muxValB|C[22]~173 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[22]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~174 (
// Equation(s):
// \muxValB|C[22]~174_combout  = ( \muxValB|C[22]~173_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[22]~172_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[22]~171_combout )))) ) ) # ( !\muxValB|C[22]~173_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[22]~172_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[22]~171_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[22]~171_combout ),
	.datad(!\muxValB|C[22]~172_combout ),
	.datae(!\muxValB|C[22]~173_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~174 .extended_lut = "off";
defparam \muxValB|C[22]~174 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[22]~174 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[22]~175 (
// Equation(s):
// \muxValB|C[22]~175_combout  = ( \muxValB|C[22]~174_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[22]~169_combout ) ) ) # ( !\muxValB|C[22]~174_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[22]~170_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[22]~169_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[22]~169_combout ),
	.datad(!\muxValB|C[22]~170_combout ),
	.datae(!\muxValB|C[22]~174_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[22]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[22]~175 .extended_lut = "off";
defparam \muxValB|C[22]~175 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[22]~175 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[22] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[22]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[22] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \pipeDE|ValBTMP [23] ) + ( \pipeDE|ValATMP [23] ) + ( \alu|Add0~62  ))
// \alu|Add0~38  = CARRY(( \pipeDE|ValBTMP [23] ) + ( \pipeDE|ValATMP [23] ) + ( \alu|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [23]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [23]),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[23]~77 (
// Equation(s):
// \alu|Result[23]~77_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [23] & (\pipeDE|ValBTMP [23] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [23] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [23] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~362_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [7]))))) ) )

	.dataa(!\pipeDE|ValATMP [23]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [7]),
	.datad(!\alu|Mult0~362_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [23]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[23]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[23]~77 .extended_lut = "on";
defparam \alu|Result[23]~77 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[23]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[23]~36 (
// Equation(s):
// \alu|Result[23]~36_combout  = ( \alu|Result[23]~77_combout  ) # ( !\alu|Result[23]~77_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~37_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~37_sumout )) # (\alu|Add0~37_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~37_sumout ),
	.datad(!\alu|Add1~37_sumout ),
	.datae(!\alu|Result[23]~77_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[23]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[23]~36 .extended_lut = "off";
defparam \alu|Result[23]~36 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[23]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[23] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [23]),
	.asdata(\alu|Result[23]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[23] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [23]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[23] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[23] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [23]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[23] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[23] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \pipeDE|ValBTMP [24] ) + ( \pipeDE|ValATMP [24] ) + ( \alu|Add0~38  ))
// \alu|Add0~30  = CARRY(( \pipeDE|ValBTMP [24] ) + ( \pipeDE|ValATMP [24] ) + ( \alu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [24]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [24]),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[24]~65 (
// Equation(s):
// \alu|Result[24]~65_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [24] & (\pipeDE|ValBTMP [24] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [24] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [24]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [24] $ ((!\pipeDE|ValBTMP [24])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~29_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP 
// [8] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [24]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [8]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~29_sumout ),
	.datag(!\pipeDE|ValBTMP [24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[24]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[24]~65 .extended_lut = "on";
defparam \alu|Result[24]~65 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[24]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[24]~12 (
// Equation(s):
// \alu|Result[24]~12_combout  = ( \alu|Mult0~358_sumout  & ( \alu|Result[24]~65_combout  ) ) # ( !\alu|Mult0~358_sumout  & ( \alu|Result[24]~65_combout  ) ) # ( \alu|Mult0~358_sumout  & ( !\alu|Result[24]~65_combout  & ( (!\alu|Result~1_combout  & 
// (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~29_sumout ))) ) ) ) # ( !\alu|Mult0~358_sumout  & ( !\alu|Result[24]~65_combout  & ( 
// (\alu|Result~1_combout  & \alu|Add1~29_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~29_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~358_sumout ),
	.dataf(!\alu|Result[24]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[24]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[24]~12 .extended_lut = "off";
defparam \alu|Result[24]~12 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[24]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[24] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [24]),
	.asdata(\alu|Result[24]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[24] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [24]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[24] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[24] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [24]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[24] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[24] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \pipeDE|ValBTMP [25] ) + ( \pipeDE|ValATMP [25] ) + ( \alu|Add0~30  ))
// \alu|Add0~26  = CARRY(( \pipeDE|ValBTMP [25] ) + ( \pipeDE|ValATMP [25] ) + ( \alu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [25]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [25]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[25]~69 (
// Equation(s):
// \alu|Result[25]~69_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [25] & (\pipeDE|ValBTMP [25] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [25] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [25]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [25] $ ((!\pipeDE|ValBTMP [25])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~25_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP 
// [9] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [25]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [9]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~25_sumout ),
	.datag(!\pipeDE|ValBTMP [25]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[25]~69 .extended_lut = "on";
defparam \alu|Result[25]~69 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[25]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[25]~11 (
// Equation(s):
// \alu|Result[25]~11_combout  = ( \alu|Mult0~354_sumout  & ( \alu|Result[25]~69_combout  ) ) # ( !\alu|Mult0~354_sumout  & ( \alu|Result[25]~69_combout  ) ) # ( \alu|Mult0~354_sumout  & ( !\alu|Result[25]~69_combout  & ( (!\alu|Result~1_combout  & 
// (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~25_sumout ))) ) ) ) # ( !\alu|Mult0~354_sumout  & ( !\alu|Result[25]~69_combout  & ( 
// (\alu|Result~1_combout  & \alu|Add1~25_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~25_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~354_sumout ),
	.dataf(!\alu|Result[25]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[25]~11 .extended_lut = "off";
defparam \alu|Result[25]~11 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[25]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[25] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [25]),
	.asdata(\alu|Result[25]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[25] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [25]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[25] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[25] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \registerBank|RF_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\pipeWB|WriteRegTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(!\clk~input_o ),
	.ena0(\pipeWB|WriteRegTMP~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeWB|DatoWBTMP [25]}),
	.portaaddr({\pipeWB|DirWriteTMP [4],\pipeWB|DirWriteTMP [3],\pipeWB|DirWriteTMP [2],\pipeWB|DirWriteTMP [1],\pipeWB|DirWriteTMP [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ,
\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ,\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerBank|RF_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "RegisterBank:registerBank|altsyncram:RF_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \registerBank|RF_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeDE|ValATMP[25] (
	.clk(\clk~input_o ),
	.d(\registerBank|RF_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValA~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValATMP [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValATMP[25] .is_wysiwyg = "true";
defparam \pipeDE|ValATMP[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \pipeDE|ValBTMP [26] ) + ( \pipeDE|ValATMP [26] ) + ( \alu|Add0~26  ))
// \alu|Add0~42  = CARRY(( \pipeDE|ValBTMP [26] ) + ( \pipeDE|ValATMP [26] ) + ( \alu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [26]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [26]),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[26]~73 (
// Equation(s):
// \alu|Result[26]~73_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|ValATMP [26] & (\pipeDE|ValBTMP [26] & (\pipeDE|CodigoALUTMP [0]))) # (\pipeDE|ValATMP [26] & (((\pipeDE|CodigoALUTMP [0])) # (\pipeDE|ValBTMP [26]))))) 
// # (\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & (!\pipeDE|ValATMP [26] $ ((!\pipeDE|ValBTMP [26])))) # (\pipeDE|CodigoALUTMP [0] & (((\alu|Add0~41_sumout )))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & (\pipeDE|ValATMP 
// [10] & (\pipeDE|CodigoALUTMP [0])))) ) )

	.dataa(!\pipeDE|ValATMP [26]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [10]),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\alu|Add0~41_sumout ),
	.datag(!\pipeDE|ValBTMP [26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[26]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[26]~73 .extended_lut = "on";
defparam \alu|Result[26]~73 .lut_mask = 64'h164C0003167F0003;
defparam \alu|Result[26]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[26]~14 (
// Equation(s):
// \alu|Result[26]~14_combout  = ( \alu|Mult0~366_sumout  & ( \alu|Result[26]~73_combout  ) ) # ( !\alu|Mult0~366_sumout  & ( \alu|Result[26]~73_combout  ) ) # ( \alu|Mult0~366_sumout  & ( !\alu|Result[26]~73_combout  & ( (!\alu|Result~1_combout  & 
// (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )))) # (\alu|Result~1_combout  & (((!\pipeDE|CodigoALUTMP [0] & \alu|Result[31]~2_combout )) # (\alu|Add1~41_sumout ))) ) ) ) # ( !\alu|Mult0~366_sumout  & ( !\alu|Result[26]~73_combout  & ( 
// (\alu|Result~1_combout  & \alu|Add1~41_sumout ) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~41_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[31]~2_combout ),
	.datae(!\alu|Mult0~366_sumout ),
	.dataf(!\alu|Result[26]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[26]~14 .extended_lut = "off";
defparam \alu|Result[26]~14 .lut_mask = 64'h111111F1FFFFFFFF;
defparam \alu|Result[26]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[26] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [26]),
	.asdata(\alu|Result[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[26] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [26]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[26] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[26] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][26] .is_wysiwyg = "true";
defparam \registerBank|RF[16][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][26] .is_wysiwyg = "true";
defparam \registerBank|RF[20][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][26] .is_wysiwyg = "true";
defparam \registerBank|RF[24][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][26] .is_wysiwyg = "true";
defparam \registerBank|RF[28][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~110 (
// Equation(s):
// \muxValB|C[26]~110_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][26]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][26]~q  ) ) )

	.dataa(!\registerBank|RF[16][26]~q ),
	.datab(!\registerBank|RF[20][26]~q ),
	.datac(!\registerBank|RF[24][26]~q ),
	.datad(!\registerBank|RF[28][26]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~110 .extended_lut = "off";
defparam \muxValB|C[26]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~110 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][26] .is_wysiwyg = "true";
defparam \registerBank|RF[17][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][26] .is_wysiwyg = "true";
defparam \registerBank|RF[21][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][26] .is_wysiwyg = "true";
defparam \registerBank|RF[25][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][26] .is_wysiwyg = "true";
defparam \registerBank|RF[29][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~111 (
// Equation(s):
// \muxValB|C[26]~111_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][26]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][26]~q  ) ) )

	.dataa(!\registerBank|RF[17][26]~q ),
	.datab(!\registerBank|RF[21][26]~q ),
	.datac(!\registerBank|RF[25][26]~q ),
	.datad(!\registerBank|RF[29][26]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~111 .extended_lut = "off";
defparam \muxValB|C[26]~111 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~111 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][26] .is_wysiwyg = "true";
defparam \registerBank|RF[18][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][26] .is_wysiwyg = "true";
defparam \registerBank|RF[22][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][26] .is_wysiwyg = "true";
defparam \registerBank|RF[26][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][26] .is_wysiwyg = "true";
defparam \registerBank|RF[30][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~112 (
// Equation(s):
// \muxValB|C[26]~112_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][26]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][26]~q  ) ) )

	.dataa(!\registerBank|RF[18][26]~q ),
	.datab(!\registerBank|RF[22][26]~q ),
	.datac(!\registerBank|RF[26][26]~q ),
	.datad(!\registerBank|RF[30][26]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~112 .extended_lut = "off";
defparam \muxValB|C[26]~112 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~112 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][26] .is_wysiwyg = "true";
defparam \registerBank|RF[19][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][26] .is_wysiwyg = "true";
defparam \registerBank|RF[23][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][26] .is_wysiwyg = "true";
defparam \registerBank|RF[27][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][26] .is_wysiwyg = "true";
defparam \registerBank|RF[31][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~113 (
// Equation(s):
// \muxValB|C[26]~113_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][26]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][26]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][26]~q  ) ) )

	.dataa(!\registerBank|RF[19][26]~q ),
	.datab(!\registerBank|RF[23][26]~q ),
	.datac(!\registerBank|RF[27][26]~q ),
	.datad(!\registerBank|RF[31][26]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~113 .extended_lut = "off";
defparam \muxValB|C[26]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~114 (
// Equation(s):
// \muxValB|C[26]~114_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[26]~113_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[26]~112_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[26]~111_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[26]~110_combout  ) ) )

	.dataa(!\muxValB|C[26]~110_combout ),
	.datab(!\muxValB|C[26]~111_combout ),
	.datac(!\muxValB|C[26]~112_combout ),
	.datad(!\muxValB|C[26]~113_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~114 .extended_lut = "off";
defparam \muxValB|C[26]~114 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~114 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][26] .is_wysiwyg = "true";
defparam \registerBank|RF[8][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][26] .is_wysiwyg = "true";
defparam \registerBank|RF[9][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][26] .is_wysiwyg = "true";
defparam \registerBank|RF[10][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][26] .is_wysiwyg = "true";
defparam \registerBank|RF[11][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~115 (
// Equation(s):
// \muxValB|C[26]~115_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][26]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][26]~q  ) ) )

	.dataa(!\registerBank|RF[8][26]~q ),
	.datab(!\registerBank|RF[9][26]~q ),
	.datac(!\registerBank|RF[10][26]~q ),
	.datad(!\registerBank|RF[11][26]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~115 .extended_lut = "off";
defparam \muxValB|C[26]~115 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~115 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][26] .is_wysiwyg = "true";
defparam \registerBank|RF[12][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][26] .is_wysiwyg = "true";
defparam \registerBank|RF[13][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][26] .is_wysiwyg = "true";
defparam \registerBank|RF[14][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][26] .is_wysiwyg = "true";
defparam \registerBank|RF[15][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~116 (
// Equation(s):
// \muxValB|C[26]~116_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][26]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][26]~q  ) ) )

	.dataa(!\registerBank|RF[12][26]~q ),
	.datab(!\registerBank|RF[13][26]~q ),
	.datac(!\registerBank|RF[14][26]~q ),
	.datad(!\registerBank|RF[15][26]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~116 .extended_lut = "off";
defparam \muxValB|C[26]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~116 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][26] .is_wysiwyg = "true";
defparam \registerBank|RF[4][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][26] .is_wysiwyg = "true";
defparam \registerBank|RF[5][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][26] .is_wysiwyg = "true";
defparam \registerBank|RF[6][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][26] .is_wysiwyg = "true";
defparam \registerBank|RF[7][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~117 (
// Equation(s):
// \muxValB|C[26]~117_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][26]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][26]~q  ) ) )

	.dataa(!\registerBank|RF[4][26]~q ),
	.datab(!\registerBank|RF[5][26]~q ),
	.datac(!\registerBank|RF[6][26]~q ),
	.datad(!\registerBank|RF[7][26]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~117 .extended_lut = "off";
defparam \muxValB|C[26]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~117 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][26] .is_wysiwyg = "true";
defparam \registerBank|RF[0][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][26] .is_wysiwyg = "true";
defparam \registerBank|RF[1][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][26] .is_wysiwyg = "true";
defparam \registerBank|RF[2][26] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][26] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][26] .is_wysiwyg = "true";
defparam \registerBank|RF[3][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~118 (
// Equation(s):
// \muxValB|C[26]~118_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][26]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][26]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][26]~q  ) ) )

	.dataa(!\registerBank|RF[0][26]~q ),
	.datab(!\registerBank|RF[1][26]~q ),
	.datac(!\registerBank|RF[2][26]~q ),
	.datad(!\registerBank|RF[3][26]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~118 .extended_lut = "off";
defparam \muxValB|C[26]~118 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[26]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~119 (
// Equation(s):
// \muxValB|C[26]~119_combout  = ( \muxValB|C[26]~118_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[26]~117_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[26]~116_combout )))) ) ) # ( !\muxValB|C[26]~118_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[26]~117_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[26]~116_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[26]~116_combout ),
	.datad(!\muxValB|C[26]~117_combout ),
	.datae(!\muxValB|C[26]~118_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~119 .extended_lut = "off";
defparam \muxValB|C[26]~119 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[26]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[26]~120 (
// Equation(s):
// \muxValB|C[26]~120_combout  = ( \muxValB|C[26]~119_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[26]~114_combout ) ) ) # ( !\muxValB|C[26]~119_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[26]~115_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[26]~114_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[26]~114_combout ),
	.datad(!\muxValB|C[26]~115_combout ),
	.datae(!\muxValB|C[26]~119_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[26]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[26]~120 .extended_lut = "off";
defparam \muxValB|C[26]~120 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[26]~120 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[26] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[26]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[26] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( \pipeDE|ValBTMP [27] ) + ( \pipeDE|ValATMP [27] ) + ( \alu|Add0~42  ))
// \alu|Add0~58  = CARRY(( \pipeDE|ValBTMP [27] ) + ( \pipeDE|ValATMP [27] ) + ( \alu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [27]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [27]),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[27]~61 (
// Equation(s):
// \alu|Result[27]~61_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [27] & (\pipeDE|ValBTMP [27] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [27] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [27] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~370_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [11]))))) ) )

	.dataa(!\pipeDE|ValATMP [27]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [11]),
	.datad(!\alu|Mult0~370_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[27]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[27]~61 .extended_lut = "on";
defparam \alu|Result[27]~61 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[27]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[27]~18 (
// Equation(s):
// \alu|Result[27]~18_combout  = ( \alu|Result[27]~61_combout  ) # ( !\alu|Result[27]~61_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~57_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~57_sumout )) # (\alu|Add0~57_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~57_sumout ),
	.datad(!\alu|Add1~57_sumout ),
	.datae(!\alu|Result[27]~61_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[27]~18 .extended_lut = "off";
defparam \alu|Result[27]~18 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[27]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[27] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [27]),
	.asdata(\alu|Result[27]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[27] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [27]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[27] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[27] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][27] .is_wysiwyg = "true";
defparam \registerBank|RF[16][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][27] .is_wysiwyg = "true";
defparam \registerBank|RF[20][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][27] .is_wysiwyg = "true";
defparam \registerBank|RF[24][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][27] .is_wysiwyg = "true";
defparam \registerBank|RF[28][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~154 (
// Equation(s):
// \muxValB|C[27]~154_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][27]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][27]~q  ) ) )

	.dataa(!\registerBank|RF[16][27]~q ),
	.datab(!\registerBank|RF[20][27]~q ),
	.datac(!\registerBank|RF[24][27]~q ),
	.datad(!\registerBank|RF[28][27]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~154 .extended_lut = "off";
defparam \muxValB|C[27]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~154 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][27] .is_wysiwyg = "true";
defparam \registerBank|RF[17][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][27] .is_wysiwyg = "true";
defparam \registerBank|RF[21][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][27] .is_wysiwyg = "true";
defparam \registerBank|RF[25][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][27] .is_wysiwyg = "true";
defparam \registerBank|RF[29][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~155 (
// Equation(s):
// \muxValB|C[27]~155_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][27]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][27]~q  ) ) )

	.dataa(!\registerBank|RF[17][27]~q ),
	.datab(!\registerBank|RF[21][27]~q ),
	.datac(!\registerBank|RF[25][27]~q ),
	.datad(!\registerBank|RF[29][27]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~155 .extended_lut = "off";
defparam \muxValB|C[27]~155 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~155 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][27] .is_wysiwyg = "true";
defparam \registerBank|RF[18][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][27] .is_wysiwyg = "true";
defparam \registerBank|RF[22][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][27] .is_wysiwyg = "true";
defparam \registerBank|RF[26][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][27] .is_wysiwyg = "true";
defparam \registerBank|RF[30][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~156 (
// Equation(s):
// \muxValB|C[27]~156_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][27]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][27]~q  ) ) )

	.dataa(!\registerBank|RF[18][27]~q ),
	.datab(!\registerBank|RF[22][27]~q ),
	.datac(!\registerBank|RF[26][27]~q ),
	.datad(!\registerBank|RF[30][27]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~156 .extended_lut = "off";
defparam \muxValB|C[27]~156 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~156 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][27] .is_wysiwyg = "true";
defparam \registerBank|RF[19][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][27] .is_wysiwyg = "true";
defparam \registerBank|RF[23][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][27] .is_wysiwyg = "true";
defparam \registerBank|RF[27][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][27] .is_wysiwyg = "true";
defparam \registerBank|RF[31][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~157 (
// Equation(s):
// \muxValB|C[27]~157_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][27]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][27]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][27]~q  ) ) )

	.dataa(!\registerBank|RF[19][27]~q ),
	.datab(!\registerBank|RF[23][27]~q ),
	.datac(!\registerBank|RF[27][27]~q ),
	.datad(!\registerBank|RF[31][27]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~157 .extended_lut = "off";
defparam \muxValB|C[27]~157 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~158 (
// Equation(s):
// \muxValB|C[27]~158_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[27]~157_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[27]~156_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[27]~155_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[27]~154_combout  ) ) )

	.dataa(!\muxValB|C[27]~154_combout ),
	.datab(!\muxValB|C[27]~155_combout ),
	.datac(!\muxValB|C[27]~156_combout ),
	.datad(!\muxValB|C[27]~157_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~158 .extended_lut = "off";
defparam \muxValB|C[27]~158 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~158 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][27] .is_wysiwyg = "true";
defparam \registerBank|RF[8][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][27] .is_wysiwyg = "true";
defparam \registerBank|RF[9][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][27] .is_wysiwyg = "true";
defparam \registerBank|RF[10][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][27] .is_wysiwyg = "true";
defparam \registerBank|RF[11][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~159 (
// Equation(s):
// \muxValB|C[27]~159_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][27]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][27]~q  ) ) )

	.dataa(!\registerBank|RF[8][27]~q ),
	.datab(!\registerBank|RF[9][27]~q ),
	.datac(!\registerBank|RF[10][27]~q ),
	.datad(!\registerBank|RF[11][27]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~159 .extended_lut = "off";
defparam \muxValB|C[27]~159 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~159 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][27] .is_wysiwyg = "true";
defparam \registerBank|RF[12][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][27] .is_wysiwyg = "true";
defparam \registerBank|RF[13][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][27] .is_wysiwyg = "true";
defparam \registerBank|RF[14][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][27] .is_wysiwyg = "true";
defparam \registerBank|RF[15][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~160 (
// Equation(s):
// \muxValB|C[27]~160_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][27]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][27]~q  ) ) )

	.dataa(!\registerBank|RF[12][27]~q ),
	.datab(!\registerBank|RF[13][27]~q ),
	.datac(!\registerBank|RF[14][27]~q ),
	.datad(!\registerBank|RF[15][27]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~160 .extended_lut = "off";
defparam \muxValB|C[27]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~160 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][27] .is_wysiwyg = "true";
defparam \registerBank|RF[4][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][27] .is_wysiwyg = "true";
defparam \registerBank|RF[5][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][27] .is_wysiwyg = "true";
defparam \registerBank|RF[6][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][27] .is_wysiwyg = "true";
defparam \registerBank|RF[7][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~161 (
// Equation(s):
// \muxValB|C[27]~161_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][27]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][27]~q  ) ) )

	.dataa(!\registerBank|RF[4][27]~q ),
	.datab(!\registerBank|RF[5][27]~q ),
	.datac(!\registerBank|RF[6][27]~q ),
	.datad(!\registerBank|RF[7][27]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~161 .extended_lut = "off";
defparam \muxValB|C[27]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~161 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][27] .is_wysiwyg = "true";
defparam \registerBank|RF[0][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][27] .is_wysiwyg = "true";
defparam \registerBank|RF[1][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][27] .is_wysiwyg = "true";
defparam \registerBank|RF[2][27] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][27] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][27] .is_wysiwyg = "true";
defparam \registerBank|RF[3][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~162 (
// Equation(s):
// \muxValB|C[27]~162_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][27]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][27]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][27]~q  ) ) )

	.dataa(!\registerBank|RF[0][27]~q ),
	.datab(!\registerBank|RF[1][27]~q ),
	.datac(!\registerBank|RF[2][27]~q ),
	.datad(!\registerBank|RF[3][27]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~162 .extended_lut = "off";
defparam \muxValB|C[27]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[27]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~163 (
// Equation(s):
// \muxValB|C[27]~163_combout  = ( \muxValB|C[27]~162_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[27]~161_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[27]~160_combout )))) ) ) # ( !\muxValB|C[27]~162_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[27]~161_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[27]~160_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[27]~160_combout ),
	.datad(!\muxValB|C[27]~161_combout ),
	.datae(!\muxValB|C[27]~162_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~163 .extended_lut = "off";
defparam \muxValB|C[27]~163 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[27]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[27]~164 (
// Equation(s):
// \muxValB|C[27]~164_combout  = ( \muxValB|C[27]~163_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[27]~158_combout ) ) ) # ( !\muxValB|C[27]~163_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[27]~159_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[27]~158_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[27]~158_combout ),
	.datad(!\muxValB|C[27]~159_combout ),
	.datae(!\muxValB|C[27]~163_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[27]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[27]~164 .extended_lut = "off";
defparam \muxValB|C[27]~164 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[27]~164 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[27] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[27]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[27] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( \pipeDE|ValBTMP [28] ) + ( \pipeDE|ValATMP [28] ) + ( \alu|Add0~58  ))
// \alu|Add0~82  = CARRY(( \pipeDE|ValBTMP [28] ) + ( \pipeDE|ValATMP [28] ) + ( \alu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [28]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [28]),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[28]~97 (
// Equation(s):
// \alu|Result[28]~97_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [28] & (\pipeDE|ValBTMP [28] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [28] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [28] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~382_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [12]))))) ) )

	.dataa(!\pipeDE|ValATMP [28]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [12]),
	.datad(!\alu|Mult0~382_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[28]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[28]~97 .extended_lut = "on";
defparam \alu|Result[28]~97 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[28]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[28]~23 (
// Equation(s):
// \alu|Result[28]~23_combout  = ( \alu|Result[28]~97_combout  ) # ( !\alu|Result[28]~97_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~81_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~81_sumout )) # (\alu|Add0~81_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~81_sumout ),
	.datad(!\alu|Add1~81_sumout ),
	.datae(!\alu|Result[28]~97_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[28]~23 .extended_lut = "off";
defparam \alu|Result[28]~23 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[28]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[28] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [28]),
	.asdata(\alu|Result[28]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[28] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [28]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[28] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[28] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][28] .is_wysiwyg = "true";
defparam \registerBank|RF[16][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][28] .is_wysiwyg = "true";
defparam \registerBank|RF[20][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][28] .is_wysiwyg = "true";
defparam \registerBank|RF[24][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][28] .is_wysiwyg = "true";
defparam \registerBank|RF[28][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~220 (
// Equation(s):
// \muxValB|C[28]~220_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][28]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][28]~q  ) ) )

	.dataa(!\registerBank|RF[16][28]~q ),
	.datab(!\registerBank|RF[20][28]~q ),
	.datac(!\registerBank|RF[24][28]~q ),
	.datad(!\registerBank|RF[28][28]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~220 .extended_lut = "off";
defparam \muxValB|C[28]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~220 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][28] .is_wysiwyg = "true";
defparam \registerBank|RF[17][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][28] .is_wysiwyg = "true";
defparam \registerBank|RF[21][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][28] .is_wysiwyg = "true";
defparam \registerBank|RF[25][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][28] .is_wysiwyg = "true";
defparam \registerBank|RF[29][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~221 (
// Equation(s):
// \muxValB|C[28]~221_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][28]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][28]~q  ) ) )

	.dataa(!\registerBank|RF[17][28]~q ),
	.datab(!\registerBank|RF[21][28]~q ),
	.datac(!\registerBank|RF[25][28]~q ),
	.datad(!\registerBank|RF[29][28]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~221 .extended_lut = "off";
defparam \muxValB|C[28]~221 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~221 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][28] .is_wysiwyg = "true";
defparam \registerBank|RF[18][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][28] .is_wysiwyg = "true";
defparam \registerBank|RF[22][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][28] .is_wysiwyg = "true";
defparam \registerBank|RF[26][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][28] .is_wysiwyg = "true";
defparam \registerBank|RF[30][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~222 (
// Equation(s):
// \muxValB|C[28]~222_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][28]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][28]~q  ) ) )

	.dataa(!\registerBank|RF[18][28]~q ),
	.datab(!\registerBank|RF[22][28]~q ),
	.datac(!\registerBank|RF[26][28]~q ),
	.datad(!\registerBank|RF[30][28]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~222 .extended_lut = "off";
defparam \muxValB|C[28]~222 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~222 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][28] .is_wysiwyg = "true";
defparam \registerBank|RF[19][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][28] .is_wysiwyg = "true";
defparam \registerBank|RF[23][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][28] .is_wysiwyg = "true";
defparam \registerBank|RF[27][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][28] .is_wysiwyg = "true";
defparam \registerBank|RF[31][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~223 (
// Equation(s):
// \muxValB|C[28]~223_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][28]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][28]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][28]~q  ) ) )

	.dataa(!\registerBank|RF[19][28]~q ),
	.datab(!\registerBank|RF[23][28]~q ),
	.datac(!\registerBank|RF[27][28]~q ),
	.datad(!\registerBank|RF[31][28]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~223 .extended_lut = "off";
defparam \muxValB|C[28]~223 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~224 (
// Equation(s):
// \muxValB|C[28]~224_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[28]~223_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[28]~222_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[28]~221_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[28]~220_combout  ) ) )

	.dataa(!\muxValB|C[28]~220_combout ),
	.datab(!\muxValB|C[28]~221_combout ),
	.datac(!\muxValB|C[28]~222_combout ),
	.datad(!\muxValB|C[28]~223_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~224 .extended_lut = "off";
defparam \muxValB|C[28]~224 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~224 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][28] .is_wysiwyg = "true";
defparam \registerBank|RF[8][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][28] .is_wysiwyg = "true";
defparam \registerBank|RF[9][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][28] .is_wysiwyg = "true";
defparam \registerBank|RF[10][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][28] .is_wysiwyg = "true";
defparam \registerBank|RF[11][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~225 (
// Equation(s):
// \muxValB|C[28]~225_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][28]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][28]~q  ) ) )

	.dataa(!\registerBank|RF[8][28]~q ),
	.datab(!\registerBank|RF[9][28]~q ),
	.datac(!\registerBank|RF[10][28]~q ),
	.datad(!\registerBank|RF[11][28]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~225 .extended_lut = "off";
defparam \muxValB|C[28]~225 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~225 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][28] .is_wysiwyg = "true";
defparam \registerBank|RF[12][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][28] .is_wysiwyg = "true";
defparam \registerBank|RF[13][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][28] .is_wysiwyg = "true";
defparam \registerBank|RF[14][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][28] .is_wysiwyg = "true";
defparam \registerBank|RF[15][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~226 (
// Equation(s):
// \muxValB|C[28]~226_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][28]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][28]~q  ) ) )

	.dataa(!\registerBank|RF[12][28]~q ),
	.datab(!\registerBank|RF[13][28]~q ),
	.datac(!\registerBank|RF[14][28]~q ),
	.datad(!\registerBank|RF[15][28]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~226 .extended_lut = "off";
defparam \muxValB|C[28]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~226 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][28] .is_wysiwyg = "true";
defparam \registerBank|RF[4][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][28] .is_wysiwyg = "true";
defparam \registerBank|RF[5][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][28] .is_wysiwyg = "true";
defparam \registerBank|RF[6][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][28] .is_wysiwyg = "true";
defparam \registerBank|RF[7][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~227 (
// Equation(s):
// \muxValB|C[28]~227_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][28]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][28]~q  ) ) )

	.dataa(!\registerBank|RF[4][28]~q ),
	.datab(!\registerBank|RF[5][28]~q ),
	.datac(!\registerBank|RF[6][28]~q ),
	.datad(!\registerBank|RF[7][28]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~227 .extended_lut = "off";
defparam \muxValB|C[28]~227 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~227 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][28] .is_wysiwyg = "true";
defparam \registerBank|RF[0][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][28] .is_wysiwyg = "true";
defparam \registerBank|RF[1][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][28] .is_wysiwyg = "true";
defparam \registerBank|RF[2][28] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][28] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][28] .is_wysiwyg = "true";
defparam \registerBank|RF[3][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~228 (
// Equation(s):
// \muxValB|C[28]~228_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][28]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][28]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][28]~q  ) ) )

	.dataa(!\registerBank|RF[0][28]~q ),
	.datab(!\registerBank|RF[1][28]~q ),
	.datac(!\registerBank|RF[2][28]~q ),
	.datad(!\registerBank|RF[3][28]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~228 .extended_lut = "off";
defparam \muxValB|C[28]~228 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[28]~228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~229 (
// Equation(s):
// \muxValB|C[28]~229_combout  = ( \muxValB|C[28]~228_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[28]~227_combout ))) # 
// (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[28]~226_combout )))) ) ) # ( !\muxValB|C[28]~228_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[28]~227_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[28]~226_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[28]~226_combout ),
	.datad(!\muxValB|C[28]~227_combout ),
	.datae(!\muxValB|C[28]~228_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~229 .extended_lut = "off";
defparam \muxValB|C[28]~229 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[28]~229 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[28]~230 (
// Equation(s):
// \muxValB|C[28]~230_combout  = ( \muxValB|C[28]~229_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[28]~224_combout ) ) ) # ( !\muxValB|C[28]~229_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (\pipeDE|ValBTMP[31]~0_combout  & 
// ((\muxValB|C[28]~225_combout )))) # (\muxDirRegB|C[4]~4_combout  & (((\muxValB|C[28]~224_combout )))) ) )

	.dataa(!\muxDirRegB|C[4]~4_combout ),
	.datab(!\pipeDE|ValBTMP[31]~0_combout ),
	.datac(!\muxValB|C[28]~224_combout ),
	.datad(!\muxValB|C[28]~225_combout ),
	.datae(!\muxValB|C[28]~229_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[28]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[28]~230 .extended_lut = "off";
defparam \muxValB|C[28]~230 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \muxValB|C[28]~230 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[28] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[28]~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[28] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[29]~105 (
// Equation(s):
// \alu|Result[29]~105_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValATMP [29] & (\pipeDE|ValBTMP [29] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValATMP [29] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValBTMP [29] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~9_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [13]))))) ) )

	.dataa(!\pipeDE|ValATMP [29]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [13]),
	.datad(!\alu|Mult0~9_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValBTMP [29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[29]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[29]~105 .extended_lut = "on";
defparam \alu|Result[29]~105 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[29]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[29]~7 (
// Equation(s):
// \alu|Result[29]~7_combout  = ( \alu|Result[29]~105_combout  ) # ( !\alu|Result[29]~105_combout  & ( (!\alu|Result[21]~0_combout  & (\alu|Result~1_combout  & ((\alu|Add1~9_sumout )))) # (\alu|Result[21]~0_combout  & (((\alu|Result~1_combout  & 
// \alu|Add1~9_sumout )) # (\alu|Add0~9_sumout ))) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add0~9_sumout ),
	.datad(!\alu|Add1~9_sumout ),
	.datae(!\alu|Result[29]~105_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[29]~7 .extended_lut = "off";
defparam \alu|Result[29]~7 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \alu|Result[29]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~0 (
// Equation(s):
// \alu|Equal6~0_combout  = ( \alu|Add1~97_sumout  & ( !\alu|Result[19]~101_combout  & ( (!\alu|Result~1_combout  & (!\alu|Result[5]~25_combout  & ((!\alu|Result[21]~0_combout ) # (!\alu|Add0~97_sumout )))) ) ) ) # ( !\alu|Add1~97_sumout  & ( 
// !\alu|Result[19]~101_combout  & ( (!\alu|Result[5]~25_combout  & ((!\alu|Result[21]~0_combout ) # (!\alu|Add0~97_sumout ))) ) ) )

	.dataa(!\alu|Result[21]~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Result[5]~25_combout ),
	.datad(!\alu|Add0~97_sumout ),
	.datae(!\alu|Add1~97_sumout ),
	.dataf(!\alu|Result[19]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~0 .extended_lut = "off";
defparam \alu|Equal6~0 .lut_mask = 64'hF0A0C08000000000;
defparam \alu|Equal6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[0]~52 (
// Equation(s):
// \alu|Result[0]~52_combout  = ( \pipeDE|ValBTMP [0] & ( (!\pipeDE|CodigoALUTMP [2] & (((\pipeDE|ValATMP [0]) # (\pipeDE|CodigoALUTMP [0])))) # (\pipeDE|CodigoALUTMP [2] & (\alu|Add1~125_sumout )) ) ) # ( !\pipeDE|ValBTMP [0] & ( (!\pipeDE|CodigoALUTMP [2] 
// & (((\pipeDE|CodigoALUTMP [0] & \pipeDE|ValATMP [0])))) # (\pipeDE|CodigoALUTMP [2] & (\alu|Add1~125_sumout )) ) )

	.dataa(!\pipeDE|CodigoALUTMP [2]),
	.datab(!\alu|Add1~125_sumout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\pipeDE|ValATMP [0]),
	.datae(!\pipeDE|ValBTMP [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[0]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[0]~52 .extended_lut = "off";
defparam \alu|Result[0]~52 .lut_mask = 64'h111B1BBB111B1BBB;
defparam \alu|Result[0]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[0]~31 (
// Equation(s):
// \alu|Result[0]~31_combout  = ( \alu|Mult0~20_resulta  & ( \alu|Result[0]~52_combout  & ( (!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [2] & (\alu|Add0~125_sumout )) # (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP [0])))) ) ) ) # ( 
// !\alu|Mult0~20_resulta  & ( \alu|Result[0]~52_combout  & ( (!\pipeDE|CodigoALUTMP [1]) # ((!\pipeDE|CodigoALUTMP [2] & \alu|Add0~125_sumout )) ) ) ) # ( \alu|Mult0~20_resulta  & ( !\alu|Result[0]~52_combout  & ( (\pipeDE|CodigoALUTMP [1] & 
// ((!\pipeDE|CodigoALUTMP [2] & (\alu|Add0~125_sumout )) # (\pipeDE|CodigoALUTMP [2] & ((!\pipeDE|CodigoALUTMP [0]))))) ) ) ) # ( !\alu|Mult0~20_resulta  & ( !\alu|Result[0]~52_combout  & ( (\pipeDE|CodigoALUTMP [1] & (!\pipeDE|CodigoALUTMP [2] & 
// \alu|Add0~125_sumout )) ) ) )

	.dataa(!\pipeDE|CodigoALUTMP [1]),
	.datab(!\pipeDE|CodigoALUTMP [2]),
	.datac(!\alu|Add0~125_sumout ),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\alu|Mult0~20_resulta ),
	.dataf(!\alu|Result[0]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[0]~31 .extended_lut = "off";
defparam \alu|Result[0]~31 .lut_mask = 64'h04041504AEAEBFAE;
defparam \alu|Result[0]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~5 (
// Equation(s):
// \alu|Equal6~5_combout  = ( \alu|Add0~121_sumout  & ( !\alu|Result[0]~31_combout  & ( (!\alu|Result[6]~28_combout  & (!\alu|Result[17]~29_combout  & (!\alu|Result[18]~30_combout  & !\alu|Result[21]~0_combout ))) ) ) ) # ( !\alu|Add0~121_sumout  & ( 
// !\alu|Result[0]~31_combout  & ( (!\alu|Result[6]~28_combout  & (!\alu|Result[17]~29_combout  & !\alu|Result[18]~30_combout )) ) ) )

	.dataa(!\alu|Result[6]~28_combout ),
	.datab(!\alu|Result[17]~29_combout ),
	.datac(!\alu|Result[18]~30_combout ),
	.datad(!\alu|Result[21]~0_combout ),
	.datae(!\alu|Add0~121_sumout ),
	.dataf(!\alu|Result[0]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~5 .extended_lut = "off";
defparam \alu|Equal6~5 .lut_mask = 64'h8080800000000000;
defparam \alu|Equal6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~1 (
// Equation(s):
// \alu|Equal6~1_combout  = ( !\alu|Result[16]~89_combout  & ( \alu|Equal6~5_combout  & ( (!\alu|Result[8]~26_combout  & (!\alu|Result[7]~27_combout  & ((!\alu|Result~1_combout ) # (!\alu|Add1~121_sumout )))) ) ) )

	.dataa(!\alu|Result[8]~26_combout ),
	.datab(!\alu|Result[7]~27_combout ),
	.datac(!\alu|Result~1_combout ),
	.datad(!\alu|Add1~121_sumout ),
	.datae(!\alu|Result[16]~89_combout ),
	.dataf(!\alu|Equal6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~1 .extended_lut = "off";
defparam \alu|Equal6~1 .lut_mask = 64'h0000000088800000;
defparam \alu|Equal6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~7 (
// Equation(s):
// \alu|Equal6~7_combout  = ( !\alu|Result[1]~24_combout  & ( \alu|Add0~89_sumout  & ( (!\alu|Result[10]~22_combout  & (\alu|Equal6~1_combout  & !\alu|Result[21]~0_combout )) ) ) ) # ( !\alu|Result[1]~24_combout  & ( !\alu|Add0~89_sumout  & ( 
// (!\alu|Result[10]~22_combout  & (\alu|Equal6~1_combout  & ((!\alu|Result[21]~0_combout ) # (!\alu|Add0~81_sumout )))) ) ) )

	.dataa(!\alu|Result[10]~22_combout ),
	.datab(!\alu|Equal6~1_combout ),
	.datac(!\alu|Result[21]~0_combout ),
	.datad(!\alu|Add0~81_sumout ),
	.datae(!\alu|Result[1]~24_combout ),
	.dataf(!\alu|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~7 .extended_lut = "off";
defparam \alu|Equal6~7 .lut_mask = 64'h2220000020200000;
defparam \alu|Equal6~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~8 (
// Equation(s):
// \alu|Equal6~8_combout  = (!\alu|Result[9]~21_combout  & (\alu|Equal6~7_combout  & ((!\alu|Result~1_combout ) # (!\alu|Add1~89_sumout ))))

	.dataa(!\alu|Result[9]~21_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add1~89_sumout ),
	.datad(!\alu|Equal6~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~8 .extended_lut = "off";
defparam \alu|Equal6~8 .lut_mask = 64'h00A800A800A800A8;
defparam \alu|Equal6~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~2 (
// Equation(s):
// \alu|Equal6~2_combout  = ( !\alu|Result[20]~93_combout  & ( \alu|Equal6~8_combout  & ( (\alu|Equal6~0_combout  & (!\alu|Result[28]~97_combout  & ((!\alu|Result~1_combout ) # (!\alu|Add1~81_sumout )))) ) ) )

	.dataa(!\alu|Equal6~0_combout ),
	.datab(!\alu|Result~1_combout ),
	.datac(!\alu|Add1~81_sumout ),
	.datad(!\alu|Result[28]~97_combout ),
	.datae(!\alu|Result[20]~93_combout ),
	.dataf(!\alu|Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~2 .extended_lut = "off";
defparam \alu|Equal6~2 .lut_mask = 64'h0000000054000000;
defparam \alu|Equal6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add1~1 (
// Equation(s):
// \alu|Add1~1_sumout  = SUM(( !\pipeDE|ValATMP [31] $ (\pipeDE|ValBTMP [31]) ) + ( \alu|Add1~7  ) + ( \alu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pipeDE|ValATMP [31]),
	.datad(!\pipeDE|ValBTMP [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~6 ),
	.sharein(\alu|Add1~7 ),
	.combout(),
	.sumout(\alu|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~1 .extended_lut = "off";
defparam \alu|Add1~1 .lut_mask = 64'h000000000000F00F;
defparam \alu|Add1~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~4 (
// Equation(s):
// \alu|Equal6~4_combout  = ( !\alu|Result[4]~13_combout  & ( \alu|Add0~37_sumout  & ( (!\alu|Result[15]~8_combout  & (!\alu|Result[13]~9_combout  & (!\alu|Result[14]~10_combout  & !\alu|Result[21]~0_combout ))) ) ) ) # ( !\alu|Result[4]~13_combout  & ( 
// !\alu|Add0~37_sumout  & ( (!\alu|Result[15]~8_combout  & (!\alu|Result[13]~9_combout  & !\alu|Result[14]~10_combout )) ) ) )

	.dataa(!\alu|Result[15]~8_combout ),
	.datab(!\alu|Result[13]~9_combout ),
	.datac(!\alu|Result[14]~10_combout ),
	.datad(!\alu|Result[21]~0_combout ),
	.datae(!\alu|Result[4]~13_combout ),
	.dataf(!\alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~4 .extended_lut = "off";
defparam \alu|Equal6~4 .lut_mask = 64'h8080000080000000;
defparam \alu|Equal6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~9 (
// Equation(s):
// \alu|Equal6~9_combout  = ( \pipeDE|ValATMP [14] & ( \alu|Result[31]~2_combout  & ( ((\alu|Result[21]~0_combout  & ((\alu|Add0~5_sumout ) # (\alu|Add0~1_sumout )))) # (\pipeDE|CodigoALUTMP [0]) ) ) ) # ( !\pipeDE|ValATMP [14] & ( \alu|Result[31]~2_combout  
// & ( (\alu|Result[21]~0_combout  & ((\alu|Add0~5_sumout ) # (\alu|Add0~1_sumout ))) ) ) ) # ( \pipeDE|ValATMP [14] & ( !\alu|Result[31]~2_combout  & ( (\alu|Result[21]~0_combout  & ((\alu|Add0~5_sumout ) # (\alu|Add0~1_sumout ))) ) ) ) # ( !\pipeDE|ValATMP 
// [14] & ( !\alu|Result[31]~2_combout  & ( (\alu|Result[21]~0_combout  & ((\alu|Add0~5_sumout ) # (\alu|Add0~1_sumout ))) ) ) )

	.dataa(!\alu|Add0~1_sumout ),
	.datab(!\alu|Result[21]~0_combout ),
	.datac(!\alu|Add0~5_sumout ),
	.datad(!\pipeDE|CodigoALUTMP [0]),
	.datae(!\pipeDE|ValATMP [14]),
	.dataf(!\alu|Result[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~9 .extended_lut = "off";
defparam \alu|Equal6~9 .lut_mask = 64'h13131313131313FF;
defparam \alu|Equal6~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~10 (
// Equation(s):
// \alu|Equal6~10_combout  = ( \alu|Equal6~4_combout  & ( !\alu|Equal6~9_combout  & ( (!\alu|Result[26]~14_combout  & (!\alu|Result[30]~4_combout  & (!\alu|Result[25]~11_combout  & !\alu|Result[24]~12_combout ))) ) ) )

	.dataa(!\alu|Result[26]~14_combout ),
	.datab(!\alu|Result[30]~4_combout ),
	.datac(!\alu|Result[25]~11_combout ),
	.datad(!\alu|Result[24]~12_combout ),
	.datae(!\alu|Equal6~4_combout ),
	.dataf(!\alu|Equal6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~10 .extended_lut = "off";
defparam \alu|Equal6~10 .lut_mask = 64'h0000800000000000;
defparam \alu|Equal6~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~13 (
// Equation(s):
// \alu|Equal6~13_combout  = ( !\pipeDE|CodigoALUTMP [1] & ( (\alu|Equal6~10_combout  & (!\alu|Result[23]~77_combout  & ((!\pipeDE|CodigoALUTMP [2]) # ((!\alu|Add1~37_sumout ))))) ) ) # ( \pipeDE|CodigoALUTMP [1] & ( (\alu|Equal6~10_combout  & 
// (!\alu|Result[23]~77_combout  & ((!\pipeDE|CodigoALUTMP [2]) # ((!\alu|Mult0~5_sumout ) # (\pipeDE|CodigoALUTMP [0]))))) ) )

	.dataa(!\pipeDE|CodigoALUTMP [2]),
	.datab(!\alu|Equal6~10_combout ),
	.datac(!\pipeDE|CodigoALUTMP [0]),
	.datad(!\alu|Result[23]~77_combout ),
	.datae(!\pipeDE|CodigoALUTMP [1]),
	.dataf(!\alu|Mult0~5_sumout ),
	.datag(!\alu|Add1~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~13 .extended_lut = "on";
defparam \alu|Equal6~13 .lut_mask = 64'h3200330032002300;
defparam \alu|Equal6~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Mult0~1 (
// Equation(s):
// \alu|Mult0~1_sumout  = SUM(( \alu|Mult0~418  ) + ( \alu|Mult0~51  ) + ( \alu|Mult0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~418 ),
	.datae(gnd),
	.dataf(!\alu|Mult0~51 ),
	.datag(gnd),
	.cin(\alu|Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~1 .extended_lut = "off";
defparam \alu|Mult0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Mult0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[31]~109 (
// Equation(s):
// \alu|Result[31]~109_combout  = ( !\pipeDE|CodigoALUTMP [2] & ( (!\pipeDE|ValBTMP [31] & (\pipeDE|ValATMP [31] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|CodigoALUTMP [0])))))) # (\pipeDE|ValBTMP [31] & (!\pipeDE|CodigoALUTMP [1] $ (((!\pipeDE|ValATMP [31] 
// & ((!\pipeDE|CodigoALUTMP [0]))))))) ) ) # ( \pipeDE|CodigoALUTMP [2] & ( ((\pipeDE|CodigoALUTMP [1] & ((!\pipeDE|CodigoALUTMP [0] & ((\alu|Mult0~1_sumout ))) # (\pipeDE|CodigoALUTMP [0] & (\pipeDE|ValATMP [15]))))) ) )

	.dataa(!\pipeDE|ValBTMP [31]),
	.datab(!\pipeDE|CodigoALUTMP [1]),
	.datac(!\pipeDE|ValATMP [15]),
	.datad(!\alu|Mult0~1_sumout ),
	.datae(!\pipeDE|CodigoALUTMP [2]),
	.dataf(!\pipeDE|CodigoALUTMP [0]),
	.datag(!\pipeDE|ValATMP [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[31]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[31]~109 .extended_lut = "on";
defparam \alu|Result[31]~109 .lut_mask = 64'h161600334C4C0303;
defparam \alu|Result[31]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~11 (
// Equation(s):
// \alu|Equal6~11_combout  = ( !\alu|Result[2]~20_combout  & ( \alu|Add0~69_sumout  & ( (!\alu|Result[3]~17_combout  & (!\alu|Result[22]~19_combout  & !\alu|Result[21]~0_combout )) ) ) ) # ( !\alu|Result[2]~20_combout  & ( !\alu|Add0~69_sumout  & ( 
// (!\alu|Result[3]~17_combout  & (!\alu|Result[22]~19_combout  & ((!\alu|Result[21]~0_combout ) # (!\alu|Add0~57_sumout )))) ) ) )

	.dataa(!\alu|Result[3]~17_combout ),
	.datab(!\alu|Result[22]~19_combout ),
	.datac(!\alu|Result[21]~0_combout ),
	.datad(!\alu|Add0~57_sumout ),
	.datae(!\alu|Result[2]~20_combout ),
	.dataf(!\alu|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~11 .extended_lut = "off";
defparam \alu|Equal6~11 .lut_mask = 64'h8880000080800000;
defparam \alu|Equal6~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~12 (
// Equation(s):
// \alu|Equal6~12_combout  = ( !\alu|Result[11]~16_combout  & ( \alu|Equal6~11_combout  & ( (!\alu|Result[21]~57_combout  & (!\alu|Result[12]~15_combout  & ((!\alu|Result~1_combout ) # (!\alu|Add1~69_sumout )))) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Add1~69_sumout ),
	.datac(!\alu|Result[21]~57_combout ),
	.datad(!\alu|Result[12]~15_combout ),
	.datae(!\alu|Result[11]~16_combout ),
	.dataf(!\alu|Equal6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~12 .extended_lut = "off";
defparam \alu|Equal6~12 .lut_mask = 64'h00000000E0000000;
defparam \alu|Equal6~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~6 (
// Equation(s):
// \alu|Equal6~6_combout  = ( !\alu|Result[27]~61_combout  & ( \alu|Equal6~12_combout  & ( (!\alu|Result[31]~109_combout  & ((!\alu|Result~1_combout ) # ((!\alu|Add1~5_sumout  & !\alu|Add1~57_sumout )))) ) ) )

	.dataa(!\alu|Result~1_combout ),
	.datab(!\alu|Result[31]~109_combout ),
	.datac(!\alu|Add1~5_sumout ),
	.datad(!\alu|Add1~57_sumout ),
	.datae(!\alu|Result[27]~61_combout ),
	.dataf(!\alu|Equal6~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~6 .extended_lut = "off";
defparam \alu|Equal6~6 .lut_mask = 64'h00000000C8880000;
defparam \alu|Equal6~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal6~3 (
// Equation(s):
// \alu|Equal6~3_combout  = ( \alu|Equal6~13_combout  & ( \alu|Equal6~6_combout  & ( (!\alu|Result[29]~7_combout  & (\alu|Equal6~2_combout  & ((!\alu|Add1~1_sumout ) # (!\alu|Result~1_combout )))) ) ) )

	.dataa(!\alu|Result[29]~7_combout ),
	.datab(!\alu|Equal6~2_combout ),
	.datac(!\alu|Add1~1_sumout ),
	.datad(!\alu|Result~1_combout ),
	.datae(!\alu|Equal6~13_combout ),
	.dataf(!\alu|Equal6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal6~3 .extended_lut = "off";
defparam \alu|Equal6~3 .lut_mask = 64'h0000000000002220;
defparam \alu|Equal6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (\pipeDE|CodigoALUTMP [0] & \alu|Result~1_combout )

	.dataa(!\pipeDE|CodigoALUTMP [0]),
	.datab(!\alu|Result~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'h1111111111111111;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Flags[0] (
// Equation(s):
// \alu|Flags [0] = ( \alu|Flags [0] & ( \alu|Equal0~0_combout  & ( \alu|Equal6~3_combout  ) ) ) # ( !\alu|Flags [0] & ( \alu|Equal0~0_combout  & ( \alu|Equal6~3_combout  ) ) ) # ( \alu|Flags [0] & ( !\alu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Equal6~3_combout ),
	.datae(!\alu|Flags [0]),
	.dataf(!\alu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Flags [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Flags[0] .extended_lut = "off";
defparam \alu|Flags[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \alu|Flags[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxResultIN[0]~3 (
// Equation(s):
// \unidadControl|MuxResultIN[0]~3_combout  = (!\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT [4])) # (\pipeIFD|OpCodeOUT [2] & (!\pipeIFD|OpCodeOUT [3] & \pipeIFD|OpCodeOUT [4]))

	.dataa(!\pipeIFD|OpCodeOUT [2]),
	.datab(!\pipeIFD|OpCodeOUT [3]),
	.datac(!\pipeIFD|OpCodeOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxResultIN[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxResultIN[0]~3 .extended_lut = "off";
defparam \unidadControl|MuxResultIN[0]~3 .lut_mask = 64'h2424242424242424;
defparam \unidadControl|MuxResultIN[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxResultIN[0]~0 (
// Equation(s):
// \unidadControl|MuxResultIN[0]~0_combout  = ( \alu|Flags [0] & ( \unidadControl|MuxResultIN[0]~3_combout  & ( ((\pipeIFD|OpCodeOUT [4] & (\pipeIFD|OpCodeOUT [0] & !\alu|Flags [1]))) # (\pipeIFD|OpCodeOUT [1]) ) ) ) # ( !\alu|Flags [0] & ( 
// \unidadControl|MuxResultIN[0]~3_combout  & ( ((\pipeIFD|OpCodeOUT [4] & !\pipeIFD|OpCodeOUT [0])) # (\pipeIFD|OpCodeOUT [1]) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [4]),
	.datac(!\pipeIFD|OpCodeOUT [0]),
	.datad(!\alu|Flags [1]),
	.datae(!\alu|Flags [0]),
	.dataf(!\unidadControl|MuxResultIN[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxResultIN[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxResultIN[0]~0 .extended_lut = "off";
defparam \unidadControl|MuxResultIN[0]~0 .lut_mask = 64'h0000000075755755;
defparam \unidadControl|MuxResultIN[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|MuxResultTMP[0] (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxResultIN[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|MuxResultTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|MuxResultTMP[0] .is_wysiwyg = "true";
defparam \pipeDE|MuxResultTMP[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[31] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [31]),
	.asdata(\alu|Result[31]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[31] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [31]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[31] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[31] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[16][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[16][31] .is_wysiwyg = "true";
defparam \registerBank|RF[16][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[20][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[20][31] .is_wysiwyg = "true";
defparam \registerBank|RF[20][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[24][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[24][31] .is_wysiwyg = "true";
defparam \registerBank|RF[24][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[28][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[28][31] .is_wysiwyg = "true";
defparam \registerBank|RF[28][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~0 (
// Equation(s):
// \muxValB|C[31]~0_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[28][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[24][31]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[20][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[16][31]~q  ) ) )

	.dataa(!\registerBank|RF[16][31]~q ),
	.datab(!\registerBank|RF[20][31]~q ),
	.datac(!\registerBank|RF[24][31]~q ),
	.datad(!\registerBank|RF[28][31]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~0 .extended_lut = "off";
defparam \muxValB|C[31]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[17][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[17][31] .is_wysiwyg = "true";
defparam \registerBank|RF[17][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[21][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[21][31] .is_wysiwyg = "true";
defparam \registerBank|RF[21][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[25][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[25][31] .is_wysiwyg = "true";
defparam \registerBank|RF[25][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[29][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[29][31] .is_wysiwyg = "true";
defparam \registerBank|RF[29][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~1 (
// Equation(s):
// \muxValB|C[31]~1_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[29][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[25][31]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[21][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[17][31]~q  ) ) )

	.dataa(!\registerBank|RF[17][31]~q ),
	.datab(!\registerBank|RF[21][31]~q ),
	.datac(!\registerBank|RF[25][31]~q ),
	.datad(!\registerBank|RF[29][31]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~1 .extended_lut = "off";
defparam \muxValB|C[31]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[18][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[18][31] .is_wysiwyg = "true";
defparam \registerBank|RF[18][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[22][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[22][31] .is_wysiwyg = "true";
defparam \registerBank|RF[22][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[26][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[26][31] .is_wysiwyg = "true";
defparam \registerBank|RF[26][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[30][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[30][31] .is_wysiwyg = "true";
defparam \registerBank|RF[30][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~2 (
// Equation(s):
// \muxValB|C[31]~2_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[30][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[26][31]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[22][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[18][31]~q  ) ) )

	.dataa(!\registerBank|RF[18][31]~q ),
	.datab(!\registerBank|RF[22][31]~q ),
	.datac(!\registerBank|RF[26][31]~q ),
	.datad(!\registerBank|RF[30][31]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~2 .extended_lut = "off";
defparam \muxValB|C[31]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[19][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[19][31] .is_wysiwyg = "true";
defparam \registerBank|RF[19][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[23][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[23][31] .is_wysiwyg = "true";
defparam \registerBank|RF[23][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[27][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[27][31] .is_wysiwyg = "true";
defparam \registerBank|RF[27][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[31][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[31][31] .is_wysiwyg = "true";
defparam \registerBank|RF[31][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~3 (
// Equation(s):
// \muxValB|C[31]~3_combout  = ( \muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[31][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( \muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[27][31]~q  ) ) ) # ( 
// \muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[23][31]~q  ) ) ) # ( !\muxDirRegB|C[2]~0_combout  & ( !\muxDirRegB|C[3]~1_combout  & ( \registerBank|RF[19][31]~q  ) ) )

	.dataa(!\registerBank|RF[19][31]~q ),
	.datab(!\registerBank|RF[23][31]~q ),
	.datac(!\registerBank|RF[27][31]~q ),
	.datad(!\registerBank|RF[31][31]~q ),
	.datae(!\muxDirRegB|C[2]~0_combout ),
	.dataf(!\muxDirRegB|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~3 .extended_lut = "off";
defparam \muxValB|C[31]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~4 (
// Equation(s):
// \muxValB|C[31]~4_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[31]~3_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \muxValB|C[31]~2_combout  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[31]~1_combout  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \muxValB|C[31]~0_combout  ) ) )

	.dataa(!\muxValB|C[31]~0_combout ),
	.datab(!\muxValB|C[31]~1_combout ),
	.datac(!\muxValB|C[31]~2_combout ),
	.datad(!\muxValB|C[31]~3_combout ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~4 .extended_lut = "off";
defparam \muxValB|C[31]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[8][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[8][31] .is_wysiwyg = "true";
defparam \registerBank|RF[8][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[9][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[9][31] .is_wysiwyg = "true";
defparam \registerBank|RF[9][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[10][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[10][31] .is_wysiwyg = "true";
defparam \registerBank|RF[10][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[11][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[11][31] .is_wysiwyg = "true";
defparam \registerBank|RF[11][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~5 (
// Equation(s):
// \muxValB|C[31]~5_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[11][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[10][31]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[9][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[8][31]~q  ) ) )

	.dataa(!\registerBank|RF[8][31]~q ),
	.datab(!\registerBank|RF[9][31]~q ),
	.datac(!\registerBank|RF[10][31]~q ),
	.datad(!\registerBank|RF[11][31]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~5 .extended_lut = "off";
defparam \muxValB|C[31]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[12][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[12][31] .is_wysiwyg = "true";
defparam \registerBank|RF[12][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[13][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[13][31] .is_wysiwyg = "true";
defparam \registerBank|RF[13][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[14][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[14][31] .is_wysiwyg = "true";
defparam \registerBank|RF[14][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[15][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[15][31] .is_wysiwyg = "true";
defparam \registerBank|RF[15][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~6 (
// Equation(s):
// \muxValB|C[31]~6_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[15][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[14][31]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[13][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[12][31]~q  ) ) )

	.dataa(!\registerBank|RF[12][31]~q ),
	.datab(!\registerBank|RF[13][31]~q ),
	.datac(!\registerBank|RF[14][31]~q ),
	.datad(!\registerBank|RF[15][31]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~6 .extended_lut = "off";
defparam \muxValB|C[31]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[4][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[4][31] .is_wysiwyg = "true";
defparam \registerBank|RF[4][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[5][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[5][31] .is_wysiwyg = "true";
defparam \registerBank|RF[5][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[6][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[6][31] .is_wysiwyg = "true";
defparam \registerBank|RF[6][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[7][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[7][31] .is_wysiwyg = "true";
defparam \registerBank|RF[7][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~7 (
// Equation(s):
// \muxValB|C[31]~7_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[7][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[6][31]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[5][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[4][31]~q  ) ) )

	.dataa(!\registerBank|RF[4][31]~q ),
	.datab(!\registerBank|RF[5][31]~q ),
	.datac(!\registerBank|RF[6][31]~q ),
	.datad(!\registerBank|RF[7][31]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~7 .extended_lut = "off";
defparam \muxValB|C[31]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \registerBank|RF[0][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][31] .is_wysiwyg = "true";
defparam \registerBank|RF[0][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[1][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[1][31] .is_wysiwyg = "true";
defparam \registerBank|RF[1][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[2][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[2][31] .is_wysiwyg = "true";
defparam \registerBank|RF[2][31] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[3][31] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[3][31] .is_wysiwyg = "true";
defparam \registerBank|RF[3][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~8 (
// Equation(s):
// \muxValB|C[31]~8_combout  = ( \muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[3][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( \muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[2][31]~q  ) ) ) # ( 
// \muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[1][31]~q  ) ) ) # ( !\muxDirRegB|C[0]~2_combout  & ( !\muxDirRegB|C[1]~3_combout  & ( \registerBank|RF[0][31]~q  ) ) )

	.dataa(!\registerBank|RF[0][31]~q ),
	.datab(!\registerBank|RF[1][31]~q ),
	.datac(!\registerBank|RF[2][31]~q ),
	.datad(!\registerBank|RF[3][31]~q ),
	.datae(!\muxDirRegB|C[0]~2_combout ),
	.dataf(!\muxDirRegB|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~8 .extended_lut = "off";
defparam \muxValB|C[31]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \muxValB|C[31]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~9 (
// Equation(s):
// \muxValB|C[31]~9_combout  = ( \muxValB|C[31]~8_combout  & ( (!\muxDirRegB|C[2]~0_combout  & (!\muxDirRegB|C[3]~1_combout )) # (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[31]~7_combout ))) # (\muxDirRegB|C[3]~1_combout  & 
// (\muxValB|C[31]~6_combout )))) ) ) # ( !\muxValB|C[31]~8_combout  & ( (\muxDirRegB|C[2]~0_combout  & ((!\muxDirRegB|C[3]~1_combout  & ((\muxValB|C[31]~7_combout ))) # (\muxDirRegB|C[3]~1_combout  & (\muxValB|C[31]~6_combout )))) ) )

	.dataa(!\muxDirRegB|C[2]~0_combout ),
	.datab(!\muxDirRegB|C[3]~1_combout ),
	.datac(!\muxValB|C[31]~6_combout ),
	.datad(!\muxValB|C[31]~7_combout ),
	.datae(!\muxValB|C[31]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~9 .extended_lut = "off";
defparam \muxValB|C[31]~9 .lut_mask = 64'h014589CD014589CD;
defparam \muxValB|C[31]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \muxValB|C[31]~10 (
// Equation(s):
// \muxValB|C[31]~10_combout  = ( \muxValB|C[31]~9_combout  & ( (!\muxDirRegB|C[4]~4_combout ) # (\muxValB|C[31]~4_combout ) ) ) # ( !\muxValB|C[31]~9_combout  & ( (!\muxDirRegB|C[4]~4_combout  & (((\pipeDE|ValBTMP[31]~0_combout  & \muxValB|C[31]~5_combout 
// )))) # (\muxDirRegB|C[4]~4_combout  & (\muxValB|C[31]~4_combout )) ) )

	.dataa(!\muxValB|C[31]~4_combout ),
	.datab(!\muxDirRegB|C[4]~4_combout ),
	.datac(!\pipeDE|ValBTMP[31]~0_combout ),
	.datad(!\muxValB|C[31]~5_combout ),
	.datae(!\muxValB|C[31]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxValB|C[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxValB|C[31]~10 .extended_lut = "off";
defparam \muxValB|C[31]~10 .lut_mask = 64'h111DDDDD111DDDDD;
defparam \muxValB|C[31]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|ValBTMP[31] (
	.clk(\clk~input_o ),
	.d(\muxValB|C[31]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\unidadControl|crtlMuxValB~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|ValBTMP [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|ValBTMP[31] .is_wysiwyg = "true";
defparam \pipeDE|ValBTMP[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \pipeDE|ValBTMP [31] ) + ( \pipeDE|ValATMP [31] ) + ( \alu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pipeDE|ValBTMP [31]),
	.datae(gnd),
	.dataf(!\pipeDE|ValATMP [31]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Result[31]~3 (
// Equation(s):
// \alu|Result[31]~3_combout  = ( \alu|Result[31]~109_combout  ) # ( !\alu|Result[31]~109_combout  & ( (!\alu|Add0~1_sumout  & (((\alu|Add1~1_sumout  & \alu|Result~1_combout )))) # (\alu|Add0~1_sumout  & (((\alu|Add1~1_sumout  & \alu|Result~1_combout )) # 
// (\alu|Result[21]~0_combout ))) ) )

	.dataa(!\alu|Add0~1_sumout ),
	.datab(!\alu|Result[21]~0_combout ),
	.datac(!\alu|Add1~1_sumout ),
	.datad(!\alu|Result~1_combout ),
	.datae(!\alu|Result[31]~109_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Result[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Result[31]~3 .extended_lut = "off";
defparam \alu|Result[31]~3 .lut_mask = 64'h111FFFFF111FFFFF;
defparam \alu|Result[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Flags[1] (
// Equation(s):
// \alu|Flags [1] = ( \alu|Flags [1] & ( \alu|Equal0~0_combout  & ( \alu|Result[31]~3_combout  ) ) ) # ( !\alu|Flags [1] & ( \alu|Equal0~0_combout  & ( \alu|Result[31]~3_combout  ) ) ) # ( \alu|Flags [1] & ( !\alu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Result[31]~3_combout ),
	.datae(!\alu|Flags [1]),
	.dataf(!\alu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Flags [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Flags[1] .extended_lut = "off";
defparam \alu|Flags[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \alu|Flags[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDireccionPC~1 (
// Equation(s):
// \unidadControl|MuxDireccionPC~1_combout  = ( \alu|Flags [0] & ( \unidadControl|MuxDireccionPC~0_combout  & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & ((!\pipeIFD|OpCodeOUT [0]) # (\alu|Flags [1])))) # (\pipeIFD|OpCodeOUT [1] & 
// (\pipeIFD|OpCodeOUT [0] & (!\pipeIFD|OpCodeOUT [2]))) ) ) ) # ( !\alu|Flags [0] & ( \unidadControl|MuxDireccionPC~0_combout  & ( (\pipeIFD|OpCodeOUT [0] & (!\pipeIFD|OpCodeOUT [1] $ (!\pipeIFD|OpCodeOUT [2]))) ) ) )

	.dataa(!\pipeIFD|OpCodeOUT [0]),
	.datab(!\pipeIFD|OpCodeOUT [1]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\alu|Flags [1]),
	.datae(!\alu|Flags [0]),
	.dataf(!\unidadControl|MuxDireccionPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDireccionPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDireccionPC~1 .extended_lut = "off";
defparam \unidadControl|MuxDireccionPC~1 .lut_mask = 64'h000000001414181C;
defparam \unidadControl|MuxDireccionPC~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[0] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~1_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[0] .is_wysiwyg = "true";
defparam \pc|PCout[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~5 (
// Equation(s):
// \pcplus4|Add0~5_sumout  = SUM(( \pc|PCout [1] ) + ( GND ) + ( \pcplus4|Add0~2  ))
// \pcplus4|Add0~6  = CARRY(( \pc|PCout [1] ) + ( GND ) + ( \pcplus4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~5_sumout ),
	.cout(\pcplus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~5 .extended_lut = "off";
defparam \pcplus4|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[1] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~5_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[1] .is_wysiwyg = "true";
defparam \pc|PCout[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~9 (
// Equation(s):
// \pcplus4|Add0~9_sumout  = SUM(( \pc|PCout [2] ) + ( GND ) + ( \pcplus4|Add0~6  ))
// \pcplus4|Add0~10  = CARRY(( \pc|PCout [2] ) + ( GND ) + ( \pcplus4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~9_sumout ),
	.cout(\pcplus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~9 .extended_lut = "off";
defparam \pcplus4|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[2] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~9_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[2] .is_wysiwyg = "true";
defparam \pc|PCout[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~13 (
// Equation(s):
// \pcplus4|Add0~13_sumout  = SUM(( \pc|PCout [3] ) + ( GND ) + ( \pcplus4|Add0~10  ))
// \pcplus4|Add0~14  = CARRY(( \pc|PCout [3] ) + ( GND ) + ( \pcplus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~13_sumout ),
	.cout(\pcplus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~13 .extended_lut = "off";
defparam \pcplus4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[3] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~13_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[3] .is_wysiwyg = "true";
defparam \pc|PCout[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~17 (
// Equation(s):
// \pcplus4|Add0~17_sumout  = SUM(( \pc|PCout [4] ) + ( GND ) + ( \pcplus4|Add0~14  ))
// \pcplus4|Add0~18  = CARRY(( \pc|PCout [4] ) + ( GND ) + ( \pcplus4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~17_sumout ),
	.cout(\pcplus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~17 .extended_lut = "off";
defparam \pcplus4|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[4] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~17_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[4] .is_wysiwyg = "true";
defparam \pc|PCout[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~21 (
// Equation(s):
// \pcplus4|Add0~21_sumout  = SUM(( \pc|PCout [5] ) + ( GND ) + ( \pcplus4|Add0~18  ))
// \pcplus4|Add0~22  = CARRY(( \pc|PCout [5] ) + ( GND ) + ( \pcplus4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~21_sumout ),
	.cout(\pcplus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~21 .extended_lut = "off";
defparam \pcplus4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[5] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~21_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[5] .is_wysiwyg = "true";
defparam \pc|PCout[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~25 (
// Equation(s):
// \pcplus4|Add0~25_sumout  = SUM(( \pc|PCout [6] ) + ( GND ) + ( \pcplus4|Add0~22  ))
// \pcplus4|Add0~26  = CARRY(( \pc|PCout [6] ) + ( GND ) + ( \pcplus4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~25_sumout ),
	.cout(\pcplus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~25 .extended_lut = "off";
defparam \pcplus4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[6] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~25_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[6] .is_wysiwyg = "true";
defparam \pc|PCout[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~29 (
// Equation(s):
// \pcplus4|Add0~29_sumout  = SUM(( \pc|PCout [7] ) + ( GND ) + ( \pcplus4|Add0~26  ))
// \pcplus4|Add0~30  = CARRY(( \pc|PCout [7] ) + ( GND ) + ( \pcplus4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~29_sumout ),
	.cout(\pcplus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~29 .extended_lut = "off";
defparam \pcplus4|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[7] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~29_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[7] .is_wysiwyg = "true";
defparam \pc|PCout[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~33 (
// Equation(s):
// \pcplus4|Add0~33_sumout  = SUM(( \pc|PCout [8] ) + ( GND ) + ( \pcplus4|Add0~30  ))
// \pcplus4|Add0~34  = CARRY(( \pc|PCout [8] ) + ( GND ) + ( \pcplus4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~33_sumout ),
	.cout(\pcplus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~33 .extended_lut = "off";
defparam \pcplus4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[8] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~33_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[8] .is_wysiwyg = "true";
defparam \pc|PCout[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~37 (
// Equation(s):
// \pcplus4|Add0~37_sumout  = SUM(( \pc|PCout [9] ) + ( GND ) + ( \pcplus4|Add0~34  ))
// \pcplus4|Add0~38  = CARRY(( \pc|PCout [9] ) + ( GND ) + ( \pcplus4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~37_sumout ),
	.cout(\pcplus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~37 .extended_lut = "off";
defparam \pcplus4|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[9] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~37_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[9] .is_wysiwyg = "true";
defparam \pc|PCout[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~41 (
// Equation(s):
// \pcplus4|Add0~41_sumout  = SUM(( \pc|PCout [10] ) + ( GND ) + ( \pcplus4|Add0~38  ))
// \pcplus4|Add0~42  = CARRY(( \pc|PCout [10] ) + ( GND ) + ( \pcplus4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~41_sumout ),
	.cout(\pcplus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~41 .extended_lut = "off";
defparam \pcplus4|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[10] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~41_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[10] .is_wysiwyg = "true";
defparam \pc|PCout[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~45 (
// Equation(s):
// \pcplus4|Add0~45_sumout  = SUM(( \pc|PCout [11] ) + ( GND ) + ( \pcplus4|Add0~42  ))
// \pcplus4|Add0~46  = CARRY(( \pc|PCout [11] ) + ( GND ) + ( \pcplus4|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~45_sumout ),
	.cout(\pcplus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~45 .extended_lut = "off";
defparam \pcplus4|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[11] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~45_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[11] .is_wysiwyg = "true";
defparam \pc|PCout[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~49 (
// Equation(s):
// \pcplus4|Add0~49_sumout  = SUM(( \pc|PCout [12] ) + ( GND ) + ( \pcplus4|Add0~46  ))
// \pcplus4|Add0~50  = CARRY(( \pc|PCout [12] ) + ( GND ) + ( \pcplus4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~49_sumout ),
	.cout(\pcplus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~49 .extended_lut = "off";
defparam \pcplus4|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[12] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~49_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[12] .is_wysiwyg = "true";
defparam \pc|PCout[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~53 (
// Equation(s):
// \pcplus4|Add0~53_sumout  = SUM(( \pc|PCout [13] ) + ( GND ) + ( \pcplus4|Add0~50  ))
// \pcplus4|Add0~54  = CARRY(( \pc|PCout [13] ) + ( GND ) + ( \pcplus4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~53_sumout ),
	.cout(\pcplus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~53 .extended_lut = "off";
defparam \pcplus4|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[13] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~53_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[13] .is_wysiwyg = "true";
defparam \pc|PCout[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~57 (
// Equation(s):
// \pcplus4|Add0~57_sumout  = SUM(( \pc|PCout [14] ) + ( GND ) + ( \pcplus4|Add0~54  ))
// \pcplus4|Add0~58  = CARRY(( \pc|PCout [14] ) + ( GND ) + ( \pcplus4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~57_sumout ),
	.cout(\pcplus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~57 .extended_lut = "off";
defparam \pcplus4|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[14] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~57_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[14] .is_wysiwyg = "true";
defparam \pc|PCout[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~61 (
// Equation(s):
// \pcplus4|Add0~61_sumout  = SUM(( \pc|PCout [15] ) + ( GND ) + ( \pcplus4|Add0~58  ))
// \pcplus4|Add0~62  = CARRY(( \pc|PCout [15] ) + ( GND ) + ( \pcplus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~61_sumout ),
	.cout(\pcplus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~61 .extended_lut = "off";
defparam \pcplus4|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[15] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~61_sumout ),
	.asdata(\pipeIFD|InmCorrimOUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[15] .is_wysiwyg = "true";
defparam \pc|PCout[15] .power_up = "low";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~input_o ),
	.d(\pc|PCout [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \memInst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \memInst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 32768;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 40959;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 40960;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 49151;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 49152;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 57343;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 57344;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 65535;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout  ) ) ) # ( \memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout  ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\memInst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 16384;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 24575;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 24576;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 32767;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

cyclonev_ram_block \memInst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\memInst|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\pc|PCout [12],\pc|PCout [11],\pc|PCout [10],\pc|PCout [9],\pc|PCout [8],\pc|PCout [7],\pc|PCout [6],\pc|PCout [5],\pc|PCout [4],\pc|PCout [3],\pc|PCout [2],\pc|PCout [1],\pc|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "ROM.mif";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "MemInst:memInst|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 8192;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 16383;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memInst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (\memInst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (\memInst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memInst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\memInst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\memInst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\memInst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = (!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ))) # 
// (\memInst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ))

	.dataa(!\memInst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datac(!\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeIFD|OpCodeOUT[1] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|OpCodeOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|OpCodeOUT[1] .is_wysiwyg = "true";
defparam \pipeIFD|OpCodeOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxSelDirRegB~0 (
// Equation(s):
// \unidadControl|MuxSelDirRegB~0_combout  = (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & (\pipeIFD|OpCodeOUT [3] & !\pipeIFD|OpCodeOUT [4])))

	.dataa(!\pipeIFD|OpCodeOUT [1]),
	.datab(!\pipeIFD|OpCodeOUT [2]),
	.datac(!\pipeIFD|OpCodeOUT [3]),
	.datad(!\pipeIFD|OpCodeOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxSelDirRegB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxSelDirRegB~0 .extended_lut = "off";
defparam \unidadControl|MuxSelDirRegB~0 .lut_mask = 64'h0200020002000200;
defparam \unidadControl|MuxSelDirRegB~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pipeDE|WriteMemTMP (
	.clk(\clk~input_o ),
	.d(\unidadControl|MuxSelDirRegB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeDE|WriteMemTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeDE|WriteMemTMP .is_wysiwyg = "true";
defparam \pipeDE|WriteMemTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|WriteMemTMP (
	.clk(\clk~input_o ),
	.d(\pipeDE|WriteMemTMP~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|WriteMemTMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|WriteMemTMP .is_wysiwyg = "true";
defparam \pipeEm|WriteMemTMP .power_up = "low";
// synopsys translate_on

dffeas \pipeEm|DatoResultTMP[0] (
	.clk(\clk~input_o ),
	.d(\pipeDE|ValATMP [0]),
	.asdata(\alu|Result[0]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pipeDE|MuxResultTMP [0]),
	.sload(\MuxResultSelect|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeEm|DatoResultTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeEm|DatoResultTMP[0] .is_wysiwyg = "true";
defparam \pipeEm|DatoResultTMP[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \memDatos|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\pipeEm|WriteMemTMP~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pipeEm|DatoResultTMP [0]}),
	.portaaddr({\muxDirMem|C[4]~4_combout ,\muxDirMem|C[3]~3_combout ,\muxDirMem|C[2]~2_combout ,\muxDirMem|C[1]~1_combout ,\muxDirMem|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memDatos|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ALTSYNCRAM";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memDatos|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \pipeWB|DatoWBTMP[0] (
	.clk(\clk~input_o ),
	.d(\memDatos|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.asdata(\pipeEm|DatoResultTMP [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeEm|MuxDatoTMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeWB|DatoWBTMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeWB|DatoWBTMP[0] .is_wysiwyg = "true";
defparam \pipeWB|DatoWBTMP[0] .power_up = "low";
// synopsys translate_on

dffeas \registerBank|RF[0][0] (
	.clk(\clk~input_o ),
	.d(\pipeWB|DatoWBTMP [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerBank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerBank|RF[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerBank|RF[0][0] .is_wysiwyg = "true";
defparam \registerBank|RF[0][0] .power_up = "low";
// synopsys translate_on

dffeas \pipeIFD|DirRegAOUT[0] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegAOUT[0] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegAOUT[0] .power_up = "low";
// synopsys translate_on

dffeas \pipeIFD|DirRegAOUT[1] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegAOUT[1] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegAOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \pipeIFD|DirRegAOUT[2] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegAOUT[2] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegAOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \pipeIFD|DirRegAOUT[3] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegAOUT[3] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegAOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \pipeIFD|DirRegAOUT[4] (
	.clk(!\clk~input_o ),
	.d(\memInst|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeIFD|DirRegAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeIFD|DirRegAOUT[4] .is_wysiwyg = "true";
defparam \pipeIFD|DirRegAOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \unidadControl|MuxDireccionPC~2 (
// Equation(s):
// \unidadControl|MuxDireccionPC~2_combout  = ( \alu|Flags [0] & ( (!\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [2] & ((!\pipeIFD|OpCodeOUT [0]) # (\alu|Flags [1])))) # (\pipeIFD|OpCodeOUT [1] & (\pipeIFD|OpCodeOUT [0] & (!\pipeIFD|OpCodeOUT [2]))) ) ) # ( 
// !\alu|Flags [0] & ( (\pipeIFD|OpCodeOUT [0] & (!\pipeIFD|OpCodeOUT [1] $ (!\pipeIFD|OpCodeOUT [2]))) ) )

	.dataa(!\pipeIFD|OpCodeOUT [0]),
	.datab(!\pipeIFD|OpCodeOUT [1]),
	.datac(!\pipeIFD|OpCodeOUT [2]),
	.datad(!\alu|Flags [1]),
	.datae(!\alu|Flags [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidadControl|MuxDireccionPC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidadControl|MuxDireccionPC~2 .extended_lut = "off";
defparam \unidadControl|MuxDireccionPC~2 .lut_mask = 64'h1414181C1414181C;
defparam \unidadControl|MuxDireccionPC~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[0]~0 (
// Equation(s):
// \MuxDireccionPC|C[0]~0_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~1_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~1_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [0]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [0]),
	.datad(!\pcplus4|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[0]~0 .extended_lut = "off";
defparam \MuxDireccionPC|C[0]~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[1]~1 (
// Equation(s):
// \MuxDireccionPC|C[1]~1_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~5_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~5_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [1]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [1]),
	.datad(!\pcplus4|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[1]~1 .extended_lut = "off";
defparam \MuxDireccionPC|C[1]~1 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[2]~2 (
// Equation(s):
// \MuxDireccionPC|C[2]~2_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~9_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~9_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [2]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [2]),
	.datad(!\pcplus4|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[2]~2 .extended_lut = "off";
defparam \MuxDireccionPC|C[2]~2 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[3]~3 (
// Equation(s):
// \MuxDireccionPC|C[3]~3_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~13_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~13_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [3]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [3]),
	.datad(!\pcplus4|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[3]~3 .extended_lut = "off";
defparam \MuxDireccionPC|C[3]~3 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[4]~4 (
// Equation(s):
// \MuxDireccionPC|C[4]~4_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~17_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~17_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [4]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [4]),
	.datad(!\pcplus4|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[4]~4 .extended_lut = "off";
defparam \MuxDireccionPC|C[4]~4 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[5]~5 (
// Equation(s):
// \MuxDireccionPC|C[5]~5_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~21_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~21_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [5]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [5]),
	.datad(!\pcplus4|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[5]~5 .extended_lut = "off";
defparam \MuxDireccionPC|C[5]~5 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[6]~6 (
// Equation(s):
// \MuxDireccionPC|C[6]~6_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~25_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~25_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [6]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [6]),
	.datad(!\pcplus4|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[6]~6 .extended_lut = "off";
defparam \MuxDireccionPC|C[6]~6 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[7]~7 (
// Equation(s):
// \MuxDireccionPC|C[7]~7_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~29_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~29_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [7]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [7]),
	.datad(!\pcplus4|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[7]~7 .extended_lut = "off";
defparam \MuxDireccionPC|C[7]~7 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[8]~8 (
// Equation(s):
// \MuxDireccionPC|C[8]~8_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~33_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~33_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [8]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [8]),
	.datad(!\pcplus4|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[8]~8 .extended_lut = "off";
defparam \MuxDireccionPC|C[8]~8 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[8]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[9]~9 (
// Equation(s):
// \MuxDireccionPC|C[9]~9_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~37_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~37_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [9]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [9]),
	.datad(!\pcplus4|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[9]~9 .extended_lut = "off";
defparam \MuxDireccionPC|C[9]~9 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[9]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[10]~10 (
// Equation(s):
// \MuxDireccionPC|C[10]~10_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~41_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~41_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [10]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [10]),
	.datad(!\pcplus4|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[10]~10 .extended_lut = "off";
defparam \MuxDireccionPC|C[10]~10 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[10]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[11]~11 (
// Equation(s):
// \MuxDireccionPC|C[11]~11_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~45_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~45_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [11]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [11]),
	.datad(!\pcplus4|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[11]~11 .extended_lut = "off";
defparam \MuxDireccionPC|C[11]~11 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[11]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[12]~12 (
// Equation(s):
// \MuxDireccionPC|C[12]~12_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~49_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~49_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [12]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [12]),
	.datad(!\pcplus4|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[12]~12 .extended_lut = "off";
defparam \MuxDireccionPC|C[12]~12 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[12]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[13]~13 (
// Equation(s):
// \MuxDireccionPC|C[13]~13_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~53_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~53_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [13]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [13]),
	.datad(!\pcplus4|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[13]~13 .extended_lut = "off";
defparam \MuxDireccionPC|C[13]~13 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[13]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[14]~14 (
// Equation(s):
// \MuxDireccionPC|C[14]~14_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~57_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~57_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [14]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [14]),
	.datad(!\pcplus4|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[14]~14 .extended_lut = "off";
defparam \MuxDireccionPC|C[14]~14 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[14]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[15]~15 (
// Equation(s):
// \MuxDireccionPC|C[15]~15_combout  = (!\unidadControl|MuxDireccionPC~2_combout  & (((\pcplus4|Add0~61_sumout )))) # (\unidadControl|MuxDireccionPC~2_combout  & ((!\unidadControl|MuxDireccionPC~0_combout  & ((\pcplus4|Add0~61_sumout ))) # 
// (\unidadControl|MuxDireccionPC~0_combout  & (\pipeIFD|InmCorrimOUT [15]))))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pipeIFD|InmCorrimOUT [15]),
	.datad(!\pcplus4|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[15]~15 .extended_lut = "off";
defparam \MuxDireccionPC|C[15]~15 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \MuxDireccionPC|C[15]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[16] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~65_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[16] .is_wysiwyg = "true";
defparam \pc|PCout[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~65 (
// Equation(s):
// \pcplus4|Add0~65_sumout  = SUM(( \pc|PCout [16] ) + ( GND ) + ( \pcplus4|Add0~62  ))
// \pcplus4|Add0~66  = CARRY(( \pc|PCout [16] ) + ( GND ) + ( \pcplus4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~65_sumout ),
	.cout(\pcplus4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~65 .extended_lut = "off";
defparam \pcplus4|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[16]~16 (
// Equation(s):
// \MuxDireccionPC|C[16]~16_combout  = (\pcplus4|Add0~65_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[16]~16 .extended_lut = "off";
defparam \MuxDireccionPC|C[16]~16 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[16]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[17] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~69_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[17] .is_wysiwyg = "true";
defparam \pc|PCout[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~69 (
// Equation(s):
// \pcplus4|Add0~69_sumout  = SUM(( \pc|PCout [17] ) + ( GND ) + ( \pcplus4|Add0~66  ))
// \pcplus4|Add0~70  = CARRY(( \pc|PCout [17] ) + ( GND ) + ( \pcplus4|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~69_sumout ),
	.cout(\pcplus4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~69 .extended_lut = "off";
defparam \pcplus4|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[17]~17 (
// Equation(s):
// \MuxDireccionPC|C[17]~17_combout  = (\pcplus4|Add0~69_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[17]~17 .extended_lut = "off";
defparam \MuxDireccionPC|C[17]~17 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[17]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[18] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~73_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[18] .is_wysiwyg = "true";
defparam \pc|PCout[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~73 (
// Equation(s):
// \pcplus4|Add0~73_sumout  = SUM(( \pc|PCout [18] ) + ( GND ) + ( \pcplus4|Add0~70  ))
// \pcplus4|Add0~74  = CARRY(( \pc|PCout [18] ) + ( GND ) + ( \pcplus4|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~73_sumout ),
	.cout(\pcplus4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~73 .extended_lut = "off";
defparam \pcplus4|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[18]~18 (
// Equation(s):
// \MuxDireccionPC|C[18]~18_combout  = (\pcplus4|Add0~73_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[18]~18 .extended_lut = "off";
defparam \MuxDireccionPC|C[18]~18 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[18]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[19] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~77_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[19] .is_wysiwyg = "true";
defparam \pc|PCout[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~77 (
// Equation(s):
// \pcplus4|Add0~77_sumout  = SUM(( \pc|PCout [19] ) + ( GND ) + ( \pcplus4|Add0~74  ))
// \pcplus4|Add0~78  = CARRY(( \pc|PCout [19] ) + ( GND ) + ( \pcplus4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~77_sumout ),
	.cout(\pcplus4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~77 .extended_lut = "off";
defparam \pcplus4|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[19]~19 (
// Equation(s):
// \MuxDireccionPC|C[19]~19_combout  = (\pcplus4|Add0~77_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[19]~19 .extended_lut = "off";
defparam \MuxDireccionPC|C[19]~19 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[19]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[20] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~81_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[20] .is_wysiwyg = "true";
defparam \pc|PCout[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~81 (
// Equation(s):
// \pcplus4|Add0~81_sumout  = SUM(( \pc|PCout [20] ) + ( GND ) + ( \pcplus4|Add0~78  ))
// \pcplus4|Add0~82  = CARRY(( \pc|PCout [20] ) + ( GND ) + ( \pcplus4|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~81_sumout ),
	.cout(\pcplus4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~81 .extended_lut = "off";
defparam \pcplus4|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[20]~20 (
// Equation(s):
// \MuxDireccionPC|C[20]~20_combout  = (\pcplus4|Add0~81_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[20]~20 .extended_lut = "off";
defparam \MuxDireccionPC|C[20]~20 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[20]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[21] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~85_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[21] .is_wysiwyg = "true";
defparam \pc|PCout[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~85 (
// Equation(s):
// \pcplus4|Add0~85_sumout  = SUM(( \pc|PCout [21] ) + ( GND ) + ( \pcplus4|Add0~82  ))
// \pcplus4|Add0~86  = CARRY(( \pc|PCout [21] ) + ( GND ) + ( \pcplus4|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~85_sumout ),
	.cout(\pcplus4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~85 .extended_lut = "off";
defparam \pcplus4|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[21]~21 (
// Equation(s):
// \MuxDireccionPC|C[21]~21_combout  = (\pcplus4|Add0~85_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[21]~21 .extended_lut = "off";
defparam \MuxDireccionPC|C[21]~21 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[21]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[22] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~89_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[22] .is_wysiwyg = "true";
defparam \pc|PCout[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~89 (
// Equation(s):
// \pcplus4|Add0~89_sumout  = SUM(( \pc|PCout [22] ) + ( GND ) + ( \pcplus4|Add0~86  ))
// \pcplus4|Add0~90  = CARRY(( \pc|PCout [22] ) + ( GND ) + ( \pcplus4|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~89_sumout ),
	.cout(\pcplus4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~89 .extended_lut = "off";
defparam \pcplus4|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[22]~22 (
// Equation(s):
// \MuxDireccionPC|C[22]~22_combout  = (\pcplus4|Add0~89_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[22]~22 .extended_lut = "off";
defparam \MuxDireccionPC|C[22]~22 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[22]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[23] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~93_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[23] .is_wysiwyg = "true";
defparam \pc|PCout[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~93 (
// Equation(s):
// \pcplus4|Add0~93_sumout  = SUM(( \pc|PCout [23] ) + ( GND ) + ( \pcplus4|Add0~90  ))
// \pcplus4|Add0~94  = CARRY(( \pc|PCout [23] ) + ( GND ) + ( \pcplus4|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~93_sumout ),
	.cout(\pcplus4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~93 .extended_lut = "off";
defparam \pcplus4|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[23]~23 (
// Equation(s):
// \MuxDireccionPC|C[23]~23_combout  = (\pcplus4|Add0~93_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[23]~23 .extended_lut = "off";
defparam \MuxDireccionPC|C[23]~23 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[23]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[24] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~97_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[24] .is_wysiwyg = "true";
defparam \pc|PCout[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~97 (
// Equation(s):
// \pcplus4|Add0~97_sumout  = SUM(( \pc|PCout [24] ) + ( GND ) + ( \pcplus4|Add0~94  ))
// \pcplus4|Add0~98  = CARRY(( \pc|PCout [24] ) + ( GND ) + ( \pcplus4|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~97_sumout ),
	.cout(\pcplus4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~97 .extended_lut = "off";
defparam \pcplus4|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[24]~24 (
// Equation(s):
// \MuxDireccionPC|C[24]~24_combout  = (\pcplus4|Add0~97_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[24]~24 .extended_lut = "off";
defparam \MuxDireccionPC|C[24]~24 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[24]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[25] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~101_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[25] .is_wysiwyg = "true";
defparam \pc|PCout[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~101 (
// Equation(s):
// \pcplus4|Add0~101_sumout  = SUM(( \pc|PCout [25] ) + ( GND ) + ( \pcplus4|Add0~98  ))
// \pcplus4|Add0~102  = CARRY(( \pc|PCout [25] ) + ( GND ) + ( \pcplus4|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~101_sumout ),
	.cout(\pcplus4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~101 .extended_lut = "off";
defparam \pcplus4|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[25]~25 (
// Equation(s):
// \MuxDireccionPC|C[25]~25_combout  = (\pcplus4|Add0~101_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[25]~25 .extended_lut = "off";
defparam \MuxDireccionPC|C[25]~25 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[25]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[26] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~105_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[26] .is_wysiwyg = "true";
defparam \pc|PCout[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~105 (
// Equation(s):
// \pcplus4|Add0~105_sumout  = SUM(( \pc|PCout [26] ) + ( GND ) + ( \pcplus4|Add0~102  ))
// \pcplus4|Add0~106  = CARRY(( \pc|PCout [26] ) + ( GND ) + ( \pcplus4|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~105_sumout ),
	.cout(\pcplus4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~105 .extended_lut = "off";
defparam \pcplus4|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[26]~26 (
// Equation(s):
// \MuxDireccionPC|C[26]~26_combout  = (\pcplus4|Add0~105_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[26]~26 .extended_lut = "off";
defparam \MuxDireccionPC|C[26]~26 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[26]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[27] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~109_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[27] .is_wysiwyg = "true";
defparam \pc|PCout[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~109 (
// Equation(s):
// \pcplus4|Add0~109_sumout  = SUM(( \pc|PCout [27] ) + ( GND ) + ( \pcplus4|Add0~106  ))
// \pcplus4|Add0~110  = CARRY(( \pc|PCout [27] ) + ( GND ) + ( \pcplus4|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~109_sumout ),
	.cout(\pcplus4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~109 .extended_lut = "off";
defparam \pcplus4|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[27]~27 (
// Equation(s):
// \MuxDireccionPC|C[27]~27_combout  = (\pcplus4|Add0~109_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[27]~27 .extended_lut = "off";
defparam \MuxDireccionPC|C[27]~27 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[27]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[28] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~113_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[28] .is_wysiwyg = "true";
defparam \pc|PCout[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~113 (
// Equation(s):
// \pcplus4|Add0~113_sumout  = SUM(( \pc|PCout [28] ) + ( GND ) + ( \pcplus4|Add0~110  ))
// \pcplus4|Add0~114  = CARRY(( \pc|PCout [28] ) + ( GND ) + ( \pcplus4|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~113_sumout ),
	.cout(\pcplus4|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~113 .extended_lut = "off";
defparam \pcplus4|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[28]~28 (
// Equation(s):
// \MuxDireccionPC|C[28]~28_combout  = (\pcplus4|Add0~113_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[28]~28 .extended_lut = "off";
defparam \MuxDireccionPC|C[28]~28 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[28]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[29] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~117_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[29] .is_wysiwyg = "true";
defparam \pc|PCout[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~117 (
// Equation(s):
// \pcplus4|Add0~117_sumout  = SUM(( \pc|PCout [29] ) + ( GND ) + ( \pcplus4|Add0~114  ))
// \pcplus4|Add0~118  = CARRY(( \pc|PCout [29] ) + ( GND ) + ( \pcplus4|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~117_sumout ),
	.cout(\pcplus4|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~117 .extended_lut = "off";
defparam \pcplus4|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[29]~29 (
// Equation(s):
// \MuxDireccionPC|C[29]~29_combout  = (\pcplus4|Add0~117_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[29]~29 .extended_lut = "off";
defparam \MuxDireccionPC|C[29]~29 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[29]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[30] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~121_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[30] .is_wysiwyg = "true";
defparam \pc|PCout[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~121 (
// Equation(s):
// \pcplus4|Add0~121_sumout  = SUM(( \pc|PCout [30] ) + ( GND ) + ( \pcplus4|Add0~118  ))
// \pcplus4|Add0~122  = CARRY(( \pc|PCout [30] ) + ( GND ) + ( \pcplus4|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~121_sumout ),
	.cout(\pcplus4|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~121 .extended_lut = "off";
defparam \pcplus4|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[30]~30 (
// Equation(s):
// \MuxDireccionPC|C[30]~30_combout  = (\pcplus4|Add0~121_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[30]~30 .extended_lut = "off";
defparam \MuxDireccionPC|C[30]~30 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[30]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PCout[31] (
	.clk(\clk~input_o ),
	.d(\pcplus4|Add0~125_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\unidadControl|MuxDireccionPC~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PCout [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PCout[31] .is_wysiwyg = "true";
defparam \pc|PCout[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pcplus4|Add0~125 (
// Equation(s):
// \pcplus4|Add0~125_sumout  = SUM(( \pc|PCout [31] ) + ( GND ) + ( \pcplus4|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PCout [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcplus4|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcplus4|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus4|Add0~125 .extended_lut = "off";
defparam \pcplus4|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcplus4|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MuxDireccionPC|C[31]~31 (
// Equation(s):
// \MuxDireccionPC|C[31]~31_combout  = (\pcplus4|Add0~125_sumout  & ((!\unidadControl|MuxDireccionPC~2_combout ) # (!\unidadControl|MuxDireccionPC~0_combout )))

	.dataa(!\unidadControl|MuxDireccionPC~2_combout ),
	.datab(!\unidadControl|MuxDireccionPC~0_combout ),
	.datac(!\pcplus4|Add0~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MuxDireccionPC|C[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MuxDireccionPC|C[31]~31 .extended_lut = "off";
defparam \MuxDireccionPC|C[31]~31 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \MuxDireccionPC|C[31]~31 .shared_arith = "off";
// synopsys translate_on

endmodule
