Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:52:21 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_long_div3_control_sets_placed.rpt
| Design       : operator_long_div3
| Device       : xc7k160t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           15 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           17 |
| Yes          | No                    | No                     |             260 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+
|  ap_clk      |                                                            |                  |                1 |              4 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/E[0]                              |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_9_reg_431_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_7_reg_421_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_6_reg_416_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_5_reg_411_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_4_reg_406_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_3_reg_401_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_reg_386_reg[0][0]       |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_2_reg_396_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_1_reg_391_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_13_reg_451_reg[0][0]    |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_12_reg_446_reg[0][0]    |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_11_reg_441_reg[0][0]    |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_8_reg_426_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q_chunk_V_10_reg_436_reg[0][0]    |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/q3_U/lut_div3_chunk_q3_rom_U/ce0  |                  |                3 |             12 |
|  ap_clk      | grp_lut_div3_chunk_fu_98/grp_lut_div3_chunk_fu_98_ap_ready | ap_rst           |                2 |             12 |
|  ap_clk      |                                                            | ap_rst           |               17 |             70 |
|  ap_clk      | ap_NS_fsm114_out                                           |                  |               17 |            128 |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+


