{ "Info" "ICPT_EVAL_MODE" "9 Jan 19, 2023 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 9 days remaining (until Jan 19, 2023) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1673319539134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673319539136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673319539136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 09:58:59 2023 " "Processing started: Tue Jan 10 09:58:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673319539136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319539136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319539137 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319539485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673319539545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673319539545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/brent_kung_adder258.v 7 7 " "Found 7 design units, including 7 entities, in source file rtl/brent_kung_adder258.v" { { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder258 " "Found entity 1: brent_kung_adder258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_prefix_tree_first_half258 " "Found entity 2: parallel_prefix_tree_first_half258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallel_prefix_tree_second_half258 " "Found entity 3: parallel_prefix_tree_second_half258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "4 group_q_generation258 " "Found entity 4: group_q_generation258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "5 cin_generation_logic258 " "Found entity 5: cin_generation_logic258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "6 prefix_logic258 " "Found entity 6: prefix_logic258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""} { "Info" "ISGN_ENTITY_NAME" "7 FA_CLA_prefix258 " "Found entity 7: FA_CLA_prefix258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546820 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INPUTSIZE rtl/brent_kung_adder258.v 2 brent_kung_adder257.v(2) " "Verilog HDL macro warning at brent_kung_adder257.v(2): overriding existing definition for macro \"INPUTSIZE\", which was defined in \"rtl/brent_kung_adder258.v\", line 2" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1673319546822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/brent_kung_adder257.v 7 7 " "Found 7 design units, including 7 entities, in source file rtl/brent_kung_adder257.v" { { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder257 " "Found entity 1: brent_kung_adder257" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_prefix_tree_first_half " "Found entity 2: parallel_prefix_tree_first_half" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallel_prefix_tree_second_half " "Found entity 3: parallel_prefix_tree_second_half" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "4 group_q_generation " "Found entity 4: group_q_generation" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "5 cin_generation_logic " "Found entity 5: cin_generation_logic" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "6 prefix_logic " "Found entity 6: prefix_logic" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""} { "Info" "ISGN_ENTITY_NAME" "7 FA_CLA_prefix " "Found entity 7: FA_CLA_prefix" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "rtl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rsinv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rsinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsinv " "Found entity 1: rsinv" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "rtl/mux_xx1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "rtl/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "rtl/montpro.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montpro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "rtl/montinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montexp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 montexp " "Found entity 1: montexp" {  } { { "rtl/montexp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montexp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "rtl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mainctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mainctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainctrl " "Found entity 1: mainctrl" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lv_rd256wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lv_rd256wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv_rd256wrap " "Found entity 1: lv_rd256wrap" {  } { { "rtl/lv_rd256wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/lv_rd256wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "rtl/full_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "rtl/full_adder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "rtl/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "rtl/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "rtl/fflopx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "rtl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ecc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ecc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_top " "Found entity 1: ecc_top" {  } { { "rtl/ecc_top.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ecc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ecc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_core " "Found entity 1: ecc_core" {  } { { "rtl/ecc_core.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_wrap_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_wrap_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_wrap_add_sub " "Found entity 1: e_ppn_wrap_add_sub" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_add_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_add_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add_cell " "Found entity 1: e_ppn_add_cell" {  } { { "rtl/e_ppn_add_cell.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add_cell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add " "Found entity 1: e_ppn_add" {  } { { "rtl/e_ppn_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_inv_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_inv_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv_control " "Found entity 1: e_mod_inv_control" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_inv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv " "Found entity 1: e_mod_inv" {  } { { "rtl/e_mod_inv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_add " "Found entity 1: e_mod_add" {  } { { "rtl/e_mod_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "rtl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/complement_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/complement_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2 " "Found entity 1: complement_2" {  } { { "rtl/complement_2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/complement_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "rtl/cla.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wrap " "Found entity 1: auc_wrap" {  } { { "rtl/auc_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_pre.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_pre.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_pre " "Found entity 1: auc_wmul_pre" {  } { { "rtl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_pre.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_main.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_main " "Found entity 1: auc_wmul_main" {  } { { "rtl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_main.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_decoder " "Found entity 1: auc_wmul_decoder" {  } { { "rtl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_dbl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_dbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_dbl " "Found entity 1: auc_wmul_dbl" {  } { { "rtl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_dbl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_conv " "Found entity 1: auc_wmul_conv" {  } { { "rtl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_conv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_add " "Found entity 1: auc_wmul_add" {  } { { "rtl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_add.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul " "Found entity 1: auc_wmul" {  } { { "rtl/auc_wmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_rand_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_rand_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand_wrap " "Found entity 1: auc_rand_wrap" {  } { { "rtl/auc_rand_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_rand.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand " "Found entity 1: auc_rand" {  } { { "rtl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_naf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_naf.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_naf " "Found entity 1: auc_naf" {  } { { "rtl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_naf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulinit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulinit " "Found entity 1: auc_mmulinit" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulfinal " "Found entity 1: auc_mmulfinal" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulcomp " "Found entity 1: auc_mmulcomp" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmul.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmul " "Found entity 1: auc_mmul" {  } { { "rtl/auc_mmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_decoder " "Found entity 1: auc_decoder" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alram113x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alram113x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram113x " "Found entity 1: alram113x" {  } { { "rtl/alram113x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram113x.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "rtl/alram112x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673319546982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319546982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319546982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319546982 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(83) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(83): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(84) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(84): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(85) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(85): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(86) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(86): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(87) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(87): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(88) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(88): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(89) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(89): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(90) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(90): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(91) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(91): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(92) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(92): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(93) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(93): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(94) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(94): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(95) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(95): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(96) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(96): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(97) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(97): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(51) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(51): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547018 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(52) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(52): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547018 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(53) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(53): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1673319547018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecc_top " "Elaborating entity \"ecc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673319547141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx1\"" {  } { { "rtl/ecc_top.v" "iffxkclkx1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx2\"" {  } { { "rtl/ecc_top.v" "iffxkclkx2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "rtl/ecc_top.v" "iffxkclkx5" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "rtl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo2 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat\"" {  } { { "rtl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo3 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo3" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "rtl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547195 "|ecc_top|rtldbgsipo1:irtldbgsipo3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "rtl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547197 "|ecc_top|rtldbgsipo1:irtldbgsipo3|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecc_core ecc_core:iecc_core " "Elaborating entity \"ecc_core\" for hierarchy \"ecc_core:iecc_core\"" {  } { { "rtl/ecc_top.v" "iecc_core" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainctrl ecc_core:iecc_core\|mainctrl:imainctrl " "Elaborating entity \"mainctrl\" for hierarchy \"ecc_core:iecc_core\|mainctrl:imainctrl\"" {  } { { "rtl/ecc_core.v" "imainctrl" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(582) " "Verilog HDL assignment warning at mainctrl.v(582): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(583) " "Verilog HDL assignment warning at mainctrl.v(583): truncated value with size 32 to match size of target (4)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(588) " "Verilog HDL assignment warning at mainctrl.v(588): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(589) " "Verilog HDL assignment warning at mainctrl.v(589): truncated value with size 32 to match size of target (4)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(776) " "Verilog HDL assignment warning at mainctrl.v(776): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(817) " "Verilog HDL assignment warning at mainctrl.v(817): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(850) " "Verilog HDL assignment warning at mainctrl.v(850): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547228 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(859) " "Verilog HDL assignment warning at mainctrl.v(859): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(871) " "Verilog HDL assignment warning at mainctrl.v(871): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(890) " "Verilog HDL assignment warning at mainctrl.v(890): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(962) " "Verilog HDL assignment warning at mainctrl.v(962): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(968) " "Verilog HDL assignment warning at mainctrl.v(968): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(974) " "Verilog HDL assignment warning at mainctrl.v(974): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mainctrl.v(1044) " "Verilog HDL assignment warning at mainctrl.v(1044): truncated value with size 32 to match size of target (2)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547229 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap " "Elaborating entity \"auc_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\"" {  } { { "rtl/ecc_core.v" "iauc_wrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_decoder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder " "Elaborating entity \"auc_decoder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\"" {  } { { "rtl/auc_wrap.v" "iauc_decoder" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(189) " "Verilog HDL assignment warning at auc_decoder.v(189): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(194) " "Verilog HDL assignment warning at auc_decoder.v(194): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(195) " "Verilog HDL assignment warning at auc_decoder.v(195): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(216) " "Verilog HDL assignment warning at auc_decoder.v(216): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(217) " "Verilog HDL assignment warning at auc_decoder.v(217): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(218) " "Verilog HDL assignment warning at auc_decoder.v(218): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(219) " "Verilog HDL assignment warning at auc_decoder.v(219): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547248 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(220) " "Verilog HDL assignment warning at auc_decoder.v(220): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547249 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(222) " "Verilog HDL assignment warning at auc_decoder.v(222): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547249 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(227) " "Verilog HDL assignment warning at auc_decoder.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547249 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx\"" {  } { { "rtl/auc_decoder.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1\"" {  } { { "rtl/auc_decoder.v" "ifflopx1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap " "Elaborating entity \"auc_rand_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\"" {  } { { "rtl/auc_wrap.v" "iauc_rand_wrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand " "Elaborating entity \"auc_rand\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\"" {  } { { "rtl/auc_rand_wrap.v" "iauc_rand" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand_wrap.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_rand.v(173) " "Verilog HDL assignment warning at auc_rand.v(173): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547260 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_rand_wrap:iauc_rand_wrap|auc_rand:iauc_rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx\"" {  } { { "rtl/auc_rand.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmul ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul " "Elaborating entity \"auc_mmul\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\"" {  } { { "rtl/auc_wrap.v" "iauc_mmul" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulinit ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init " "Elaborating entity \"auc_mmulinit\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_init" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(404) " "Verilog HDL assignment warning at auc_mmulinit.v(404): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547275 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(431) " "Verilog HDL assignment warning at auc_mmulinit.v(431): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547275 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulcomp ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp " "Elaborating entity \"auc_mmulcomp\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_comp" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compisidlevld auc_mmulcomp.v(225) " "Verilog HDL or VHDL warning at auc_mmulcomp.v(225): object \"compisidlevld\" assigned a value but never read" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547288 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(498) " "Verilog HDL assignment warning at auc_mmulcomp.v(498): truncated value with size 32 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(504) " "Verilog HDL assignment warning at auc_mmulcomp.v(504): truncated value with size 32 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 auc_mmulcomp.v(508) " "Verilog HDL assignment warning at auc_mmulcomp.v(508): truncated value with size 256 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(799) " "Verilog HDL assignment warning at auc_mmulcomp.v(799): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(867) " "Verilog HDL assignment warning at auc_mmulcomp.v(867): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulcomp.v(925) " "Verilog HDL assignment warning at auc_mmulcomp.v(925): truncated value with size 32 to match size of target (2)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547289 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulfinal ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final " "Elaborating entity \"auc_mmulfinal\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_final" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalisidlevld auc_mmulfinal.v(168) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(168): object \"finalisidlevld\" assigned a value but never read" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547295 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_aurswap1 auc_mmulfinal.v(319) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(319): object \"final_aurswap1\" assigned a value but never read" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547295 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(388) " "Verilog HDL assignment warning at auc_mmulfinal.v(388): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547295 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(409) " "Verilog HDL assignment warning at auc_mmulfinal.v(409): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547295 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulfinal.v(437) " "Verilog HDL assignment warning at auc_mmulfinal.v(437): truncated value with size 32 to match size of target (2)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547295 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsinv ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv " "Elaborating entity \"rsinv\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv\"" {  } { { "rtl/auc_wrap.v" "irsinv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(434) " "Verilog HDL assignment warning at rsinv.v(434): truncated value with size 32 to match size of target (5)" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547299 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(464) " "Verilog HDL assignment warning at rsinv.v(464): truncated value with size 32 to match size of target (5)" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547299 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram113x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x " "Elaborating entity \"alram113x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\"" {  } { { "rtl/auc_wrap.v" "ialram113x" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\"" {  } { { "rtl/alram113x.v" "ialram112x" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram113x.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\"" {  } { { "rtl/alram112x.v" "isa" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram112x.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\"" {  } { { "rtl/auc_wrap.v" "iffxkclkx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2\"" {  } { { "rtl/auc_wrap.v" "iau_dat2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluwrap ecc_core:iecc_core\|aluwrap:ialuwrap " "Elaborating entity \"aluwrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\"" {  } { { "rtl/ecc_core.v" "ialuwrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mprs aluwrap.v(236) " "Verilog HDL or VHDL warning at aluwrap.v(236): object \"mprs\" assigned a value but never read" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547443 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpvld aluwrap.v(237) " "Verilog HDL or VHDL warning at aluwrap.v(237): object \"mpvld\" assigned a value but never read" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547443 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mecc aluwrap.v(113) " "Verilog HDL or VHDL warning at aluwrap.v(113): object \"mecc\" assigned a value but never read" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319547443 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 aluwrap.v(236) " "Verilog HDL assignment warning at aluwrap.v(236): truncated value with size 256 to match size of target (1)" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547443 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_mod_add ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add " "Elaborating entity \"e_mod_add\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\"" {  } { { "rtl/aluwrap.v" "ie_mod_add" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 e_mod_add.v(119) " "Verilog HDL assignment warning at e_mod_add.v(119): truncated value with size 32 to match size of target (5)" {  } { { "rtl/e_mod_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319547455 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_add:ie_mod_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ppn_add ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1 " "Elaborating entity \"e_ppn_add\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\"" {  } { { "rtl/e_mod_add.v" "p_e_ppn_add_1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ppn_add_cell ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\|e_ppn_add_cell:block1\[1\].phun_ppn_cell_s1_i " "Elaborating entity \"e_ppn_add_cell\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\|e_ppn_add_cell:block1\[1\].phun_ppn_cell_s1_i\"" {  } { { "rtl/e_ppn_add.v" "block1\[1\].phun_ppn_cell_s1_i" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319547968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montpro ecc_core:iecc_core\|aluwrap:ialuwrap\|montpro:imontpro " "Elaborating entity \"montpro\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montpro:imontpro\"" {  } { { "rtl/aluwrap.v" "imontpro" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319549458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_mod_inv ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv " "Elaborating entity \"e_mod_inv\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv\"" {  } { { "rtl/aluwrap.v" "ie_mod_inv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319549472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_mod_inv_control ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv\|e_mod_inv_control:inv_ctrl " "Elaborating entity \"e_mod_inv_control\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv\|e_mod_inv_control:inv_ctrl\"" {  } { { "rtl/e_mod_inv.v" "inv_ctrl" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319550030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 e_mod_inv_control.v(709) " "Verilog HDL assignment warning at e_mod_inv_control.v(709): truncated value with size 32 to match size of target (3)" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319550044 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_mod_inv_control:inv_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 e_mod_inv_control.v(715) " "Verilog HDL assignment warning at e_mod_inv_control.v(715): truncated value with size 32 to match size of target (2)" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319550044 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_mod_inv_control:inv_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "e_mod_inv_control.v(693) " "Verilog HDL Case Statement information at e_mod_inv_control.v(693): all case item expressions in this case statement are onehot" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 693 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673319550044 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_mod_inv_control:inv_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 e_mod_inv_control.v(762) " "Verilog HDL assignment warning at e_mod_inv_control.v(762): truncated value with size 32 to match size of target (11)" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319550044 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_mod_inv_control:inv_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ppn_wrap_add_sub ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv\|e_ppn_wrap_add_sub:u_denta_uv " "Elaborating entity \"e_ppn_wrap_add_sub\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_inv:ie_mod_inv\|e_ppn_wrap_add_sub:u_denta_uv\"" {  } { { "rtl/e_mod_inv.v" "u_denta_uv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319550045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp e_ppn_wrap_add_sub.v(71) " "Verilog HDL or VHDL warning at e_ppn_wrap_add_sub.v(71): object \"comp\" assigned a value but never read" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673319550046 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_ppn_wrap_add_sub:u_denta_uv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_ppn_wrap_add_sub.v(174) " "Verilog HDL assignment warning at e_ppn_wrap_add_sub.v(174): truncated value with size 32 to match size of target (4)" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319550051 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_inv:ie_mod_inv|e_ppn_wrap_add_sub:u_denta_uv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cswap ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap " "Elaborating entity \"cswap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap\"" {  } { { "rtl/aluwrap.v" "icswap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319552369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cswap.v(63) " "Verilog HDL assignment warning at cswap.v(63): truncated value with size 32 to match size of target (1)" {  } { { "rtl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cswap.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673319552375 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|cswap:icswap"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset inv_ctrl " "Port \"reset\" does not exist in macrofunction \"inv_ctrl\"" {  } { { "rtl/e_mod_inv.v" "inv_ctrl" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv.v" 141 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673319555345 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673319556237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 77 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673319557916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 09:59:17 2023 " "Processing ended: Tue Jan 10 09:59:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673319557916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673319557916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673319557916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319557916 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 77 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 77 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673319558686 ""}
