$date
	Wed Sep 04 05:59:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_pc $end
$scope module pc $end
$var wire 1 ! CLK $end
$var wire 32 " D [31:0] $end
$var wire 1 # RST $end
$var reg 32 $ Q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
b0 "
0!
$end
#50
b0 $
1!
#100
0!
b100 "
#150
b100 $
1!
#200
0!
b1000 "
#250
b1000 $
1!
#300
0!
b1100 "
#350
b1100 $
1!
#400
0!
b10000000000 "
#450
b10000000000 $
1!
#500
b0 $
0!
1#
b1000000000 "
#510
0#
b100 "
#550
b100 $
1!
#600
0!
b1000 "
#650
b1000 $
1!
#700
0!
