{
  "module_name": "tpc5_qm_regs.h",
  "hash_id": "b65bfac13c5591805057af502e4f6ddae4d6f8bfb84883c020ec7c9e6af3e7fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc5_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC5_QM_REGS_H_\n#define ASIC_REG_TPC5_QM_REGS_H_\n\n \n\n#define mmTPC5_QM_GLBL_CFG0                                          0xF48000\n\n#define mmTPC5_QM_GLBL_CFG1                                          0xF48004\n\n#define mmTPC5_QM_GLBL_PROT                                          0xF48008\n\n#define mmTPC5_QM_GLBL_ERR_CFG                                       0xF4800C\n\n#define mmTPC5_QM_GLBL_ERR_ADDR_LO                                   0xF48010\n\n#define mmTPC5_QM_GLBL_ERR_ADDR_HI                                   0xF48014\n\n#define mmTPC5_QM_GLBL_ERR_WDATA                                     0xF48018\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS                                  0xF4801C\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS                              0xF48020\n\n#define mmTPC5_QM_GLBL_STS0                                          0xF48024\n\n#define mmTPC5_QM_GLBL_STS1                                          0xF48028\n\n#define mmTPC5_QM_PQ_BASE_LO                                         0xF48060\n\n#define mmTPC5_QM_PQ_BASE_HI                                         0xF48064\n\n#define mmTPC5_QM_PQ_SIZE                                            0xF48068\n\n#define mmTPC5_QM_PQ_PI                                              0xF4806C\n\n#define mmTPC5_QM_PQ_CI                                              0xF48070\n\n#define mmTPC5_QM_PQ_CFG0                                            0xF48074\n\n#define mmTPC5_QM_PQ_CFG1                                            0xF48078\n\n#define mmTPC5_QM_PQ_ARUSER                                          0xF4807C\n\n#define mmTPC5_QM_PQ_PUSH0                                           0xF48080\n\n#define mmTPC5_QM_PQ_PUSH1                                           0xF48084\n\n#define mmTPC5_QM_PQ_PUSH2                                           0xF48088\n\n#define mmTPC5_QM_PQ_PUSH3                                           0xF4808C\n\n#define mmTPC5_QM_PQ_STS0                                            0xF48090\n\n#define mmTPC5_QM_PQ_STS1                                            0xF48094\n\n#define mmTPC5_QM_PQ_RD_RATE_LIM_EN                                  0xF480A0\n\n#define mmTPC5_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xF480A4\n\n#define mmTPC5_QM_PQ_RD_RATE_LIM_SAT                                 0xF480A8\n\n#define mmTPC5_QM_PQ_RD_RATE_LIM_TOUT                                0xF480AC\n\n#define mmTPC5_QM_CQ_CFG0                                            0xF480B0\n\n#define mmTPC5_QM_CQ_CFG1                                            0xF480B4\n\n#define mmTPC5_QM_CQ_ARUSER                                          0xF480B8\n\n#define mmTPC5_QM_CQ_PTR_LO                                          0xF480C0\n\n#define mmTPC5_QM_CQ_PTR_HI                                          0xF480C4\n\n#define mmTPC5_QM_CQ_TSIZE                                           0xF480C8\n\n#define mmTPC5_QM_CQ_CTL                                             0xF480CC\n\n#define mmTPC5_QM_CQ_PTR_LO_STS                                      0xF480D4\n\n#define mmTPC5_QM_CQ_PTR_HI_STS                                      0xF480D8\n\n#define mmTPC5_QM_CQ_TSIZE_STS                                       0xF480DC\n\n#define mmTPC5_QM_CQ_CTL_STS                                         0xF480E0\n\n#define mmTPC5_QM_CQ_STS0                                            0xF480E4\n\n#define mmTPC5_QM_CQ_STS1                                            0xF480E8\n\n#define mmTPC5_QM_CQ_RD_RATE_LIM_EN                                  0xF480F0\n\n#define mmTPC5_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xF480F4\n\n#define mmTPC5_QM_CQ_RD_RATE_LIM_SAT                                 0xF480F8\n\n#define mmTPC5_QM_CQ_RD_RATE_LIM_TOUT                                0xF480FC\n\n#define mmTPC5_QM_CQ_IFIFO_CNT                                       0xF48108\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO                               0xF48120\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI                               0xF48124\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO                               0xF48128\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI                               0xF4812C\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO                               0xF48130\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI                               0xF48134\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO                               0xF48138\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI                               0xF4813C\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET                               0xF48140\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xF48144\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xF48148\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xF4814C\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xF48150\n\n#define mmTPC5_QM_CP_LDMA_COMMIT_OFFSET                              0xF48154\n\n#define mmTPC5_QM_CP_FENCE0_RDATA                                    0xF48158\n\n#define mmTPC5_QM_CP_FENCE1_RDATA                                    0xF4815C\n\n#define mmTPC5_QM_CP_FENCE2_RDATA                                    0xF48160\n\n#define mmTPC5_QM_CP_FENCE3_RDATA                                    0xF48164\n\n#define mmTPC5_QM_CP_FENCE0_CNT                                      0xF48168\n\n#define mmTPC5_QM_CP_FENCE1_CNT                                      0xF4816C\n\n#define mmTPC5_QM_CP_FENCE2_CNT                                      0xF48170\n\n#define mmTPC5_QM_CP_FENCE3_CNT                                      0xF48174\n\n#define mmTPC5_QM_CP_STS                                             0xF48178\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO                                 0xF4817C\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI                                 0xF48180\n\n#define mmTPC5_QM_CP_BARRIER_CFG                                     0xF48184\n\n#define mmTPC5_QM_CP_DBG_0                                           0xF48188\n\n#define mmTPC5_QM_PQ_BUF_ADDR                                        0xF48300\n\n#define mmTPC5_QM_PQ_BUF_RDATA                                       0xF48304\n\n#define mmTPC5_QM_CQ_BUF_ADDR                                        0xF48308\n\n#define mmTPC5_QM_CQ_BUF_RDATA                                       0xF4830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}