static void F_1 ( T_1 * V_1 , T_2 V_2 , struct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nstruct V_7 * V_8 = F_3 ( V_6 ) ;\r\nstruct V_9 * V_10 = V_8 -> V_11 ;\r\nT_2 V_12 ;\r\nif ( ~ V_10 -> V_13 -> V_14 & V_15 ) {\r\nF_4 ( V_6 , V_16 , & V_12 ) ;\r\nV_12 = ( V_12 & ~ ( 3 << ( ( 3 - V_2 ) << 1 ) ) ) | ( ( F_5 ( V_4 -> V_17 , 1 , 4 ) - 1 ) << ( ( 3 - V_2 ) << 1 ) ) ;\r\nF_6 ( V_6 , V_16 , V_12 ) ;\r\n}\r\nF_6 ( V_6 , V_18 + ( 1 - ( V_2 >> 1 ) ) ,\r\n( ( F_5 ( V_4 -> V_19 , 1 , 16 ) - 1 ) << 4 ) | ( F_5 ( V_4 -> V_20 , 1 , 16 ) - 1 ) ) ;\r\nF_6 ( V_6 , V_21 + ( 3 - V_2 ) ,\r\n( ( F_5 ( V_4 -> V_22 , 1 , 16 ) - 1 ) << 4 ) | ( F_5 ( V_4 -> V_23 , 1 , 16 ) - 1 ) ) ;\r\nswitch ( V_10 -> V_13 -> V_24 ) {\r\ncase V_25 : V_12 = V_4 -> V_26 ? ( 0xe0 | ( F_5 ( V_4 -> V_26 , 2 , 5 ) - 2 ) ) : 0x03 ; break;\r\ncase V_27 : V_12 = V_4 -> V_26 ? ( 0xe8 | ( F_5 ( V_4 -> V_26 , 2 , 9 ) - 2 ) ) : 0x0f ; break;\r\ncase V_28 : V_12 = V_4 -> V_26 ? ( 0xe0 | ( F_5 ( V_4 -> V_26 , 2 , 9 ) - 2 ) ) : 0x07 ; break;\r\ncase V_29 : V_12 = V_4 -> V_26 ? ( 0xe0 | ( F_5 ( V_4 -> V_26 , 2 , 9 ) - 2 ) ) : 0x07 ; break;\r\n}\r\nif ( V_10 -> V_13 -> V_24 ) {\r\nT_2 V_30 ;\r\nF_4 ( V_6 , V_31 + 3 - V_2 , & V_30 ) ;\r\nV_30 &= ~ 0x20 ;\r\nif ( V_4 -> V_26 ) {\r\nV_30 &= 0x10 ;\r\nV_30 |= V_12 ;\r\n}\r\nF_6 ( V_6 , V_31 + 3 - V_2 , V_30 ) ;\r\n}\r\n}\r\nstatic void F_7 ( T_1 * V_1 , T_3 * V_32 )\r\n{\r\nT_3 * V_33 = F_8 ( V_32 ) ;\r\nstruct V_5 * V_6 = F_2 ( V_1 -> V_6 ) ;\r\nstruct V_7 * V_8 = F_3 ( V_6 ) ;\r\nstruct V_9 * V_10 = V_8 -> V_11 ;\r\nstruct V_3 V_12 , V_34 ;\r\nunsigned int V_35 , V_36 ;\r\nconst T_2 V_37 = V_32 -> V_38 ;\r\nV_35 = 1000000000 / V_39 ;\r\nswitch ( V_10 -> V_13 -> V_24 ) {\r\ncase V_25 : V_36 = V_35 ; break;\r\ncase V_27 : V_36 = V_35 / 2 ; break;\r\ncase V_28 : V_36 = V_35 / 3 ; break;\r\ncase V_29 : V_36 = V_35 / 4 ; break;\r\ndefault: V_36 = V_35 ;\r\n}\r\nF_9 ( V_32 , V_37 , & V_12 , V_35 , V_36 ) ;\r\nif ( V_33 ) {\r\nF_9 ( V_33 , V_33 -> V_40 , & V_34 , V_35 , V_36 ) ;\r\nF_10 ( & V_34 , & V_12 , & V_12 , V_41 ) ;\r\n}\r\nF_1 ( V_1 , V_32 -> V_2 , & V_12 ) ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , T_3 * V_32 )\r\n{\r\nV_32 -> V_38 = V_32 -> V_40 ;\r\nF_7 ( V_1 , V_32 ) ;\r\n}\r\nstatic struct V_42 * F_12 ( struct V_5 * * V_43 )\r\n{\r\nstruct V_42 * V_13 ;\r\nfor ( V_13 = V_44 ;\r\nV_13 -> V_45 != V_46 ; V_13 ++ )\r\nif ( ( * V_43 = F_13 ( V_47 +\r\n! ! ( V_13 -> V_14 & V_48 ) ,\r\nV_13 -> V_45 , NULL ) ) ) {\r\nif ( ( * V_43 ) -> V_49 >= V_13 -> V_50 &&\r\n( * V_43 ) -> V_49 <= V_13 -> V_51 )\r\nbreak;\r\nF_14 ( * V_43 ) ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic void F_15 ( struct V_9 * V_10 , T_4 V_52 )\r\n{\r\nint V_53 ;\r\nswitch ( V_10 -> V_13 -> V_24 ) {\r\ncase V_27 :\r\nfor ( V_53 = 24 ; V_53 >= 0 ; V_53 -= 8 )\r\nif ( ( ( V_52 >> ( V_53 & 16 ) ) & 8 ) &&\r\n( ( V_52 >> V_53 ) & 0x20 ) &&\r\n( ( ( V_52 >> V_53 ) & 7 ) < 2 ) ) {\r\nV_10 -> V_54 |= ( 1 << ( 1 - ( V_53 >> 4 ) ) ) ;\r\n}\r\nbreak;\r\ncase V_28 :\r\nfor ( V_53 = 24 ; V_53 >= 0 ; V_53 -= 8 )\r\nif ( ( ( V_52 >> V_53 ) & 0x10 ) ||\r\n( ( ( V_52 >> V_53 ) & 0x20 ) &&\r\n( ( ( V_52 >> V_53 ) & 7 ) < 4 ) ) ) {\r\nV_10 -> V_54 |= ( 1 << ( 1 - ( V_53 >> 4 ) ) ) ;\r\n}\r\nbreak;\r\ncase V_29 :\r\nfor ( V_53 = 24 ; V_53 >= 0 ; V_53 -= 8 )\r\nif ( ( ( V_52 >> V_53 ) & 0x10 ) ||\r\n( ( ( V_52 >> V_53 ) & 0x20 ) &&\r\n( ( ( V_52 >> V_53 ) & 7 ) < 6 ) ) ) {\r\nV_10 -> V_54 |= ( 1 << ( 1 - ( V_53 >> 4 ) ) ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\nstatic int F_16 ( struct V_5 * V_6 )\r\n{\r\nstruct V_7 * V_8 = F_3 ( V_6 ) ;\r\nstruct V_9 * V_10 = V_8 -> V_11 ;\r\nstruct V_42 * V_13 = V_10 -> V_13 ;\r\nT_2 V_12 , V_55 ;\r\nT_4 V_52 ;\r\nF_17 ( V_6 , V_31 , & V_52 ) ;\r\nF_15 ( V_10 , V_52 ) ;\r\nif ( V_13 -> V_24 == V_27 ) {\r\nF_18 ( V_6 , V_31 , V_52 | 0x80008 ) ;\r\n} else if ( V_13 -> V_14 & V_56 ) {\r\nF_18 ( V_6 , V_31 , V_52 & ~ 0x80008 ) ;\r\n}\r\nF_4 ( V_6 , V_57 , & V_55 ) ;\r\nF_4 ( V_6 , V_58 , & V_12 ) ;\r\nif ( V_13 -> V_14 & V_59 ) {\r\nV_12 &= 0x7f ;\r\n}\r\nif ( V_13 -> V_14 & V_60 ) {\r\nV_12 &= ( V_12 & 0x9f ) ;\r\nswitch ( V_55 & 3 ) {\r\ncase 2 : V_12 |= 0x00 ; break;\r\ncase 1 : V_12 |= 0x60 ; break;\r\ncase 3 : V_12 |= 0x20 ; break;\r\n}\r\n}\r\nF_6 ( V_6 , V_58 , V_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_5 * V_61 )\r\n{\r\nif ( F_20 ( V_62 ) )\r\nreturn 1 ;\r\nif ( V_61 -> V_63 == 0x161F &&\r\nV_61 -> V_64 == 0x2032 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_21 ( T_1 * V_1 )\r\n{\r\nstruct V_5 * V_61 = F_2 ( V_1 -> V_6 ) ;\r\nstruct V_7 * V_8 = F_3 ( V_61 ) ;\r\nstruct V_9 * V_10 = V_8 -> V_11 ;\r\nif ( F_19 ( V_61 ) )\r\nreturn V_65 ;\r\nif ( ( V_10 -> V_13 -> V_14 & V_66 ) && V_1 -> V_67 == 0 )\r\nreturn V_68 ;\r\nif ( ( V_10 -> V_54 >> V_1 -> V_67 ) & 1 )\r\nreturn V_69 ;\r\nelse\r\nreturn V_70 ;\r\n}\r\nstatic int T_5 F_22 ( struct V_5 * V_6 , const struct V_71 * V_45 )\r\n{\r\nstruct V_5 * V_43 = NULL ;\r\nstruct V_42 * V_13 ;\r\nstruct V_9 * V_10 ;\r\nint V_72 ;\r\nT_2 V_73 = V_45 -> V_74 ;\r\nstruct V_75 V_76 ;\r\nV_76 = V_77 ;\r\nV_13 = F_12 ( & V_43 ) ;\r\nF_23 (KERN_INFO DRV_NAME L_1 ,\r\npci_name(dev), via_config->name, isa->revision,\r\nvia_config->udma_mask ? L_2 : L_3 ,\r\nvia_dma[via_config->udma_mask ?\r\n(fls(via_config->udma_mask) - 1) : 0]) ;\r\nF_14 ( V_43 ) ;\r\nV_39 = ( V_78 ? V_78 : 33 ) * 1000 ;\r\nswitch ( V_39 ) {\r\ncase 33000 : V_39 = 33333 ; break;\r\ncase 37000 : V_39 = 37500 ; break;\r\ncase 41000 : V_39 = 41666 ; break;\r\n}\r\nif ( V_39 < 20000 || V_39 > 50000 ) {\r\nF_23 (KERN_WARNING DRV_NAME L_4\r\nL_5 , via_clock) ;\r\nV_39 = 33333 ;\r\n}\r\nif ( V_73 == 1 )\r\nV_76 . V_79 [ 1 ] . V_80 = V_76 . V_79 [ 0 ] . V_80 = 0 ;\r\nelse\r\nV_76 . V_81 |= V_82 ;\r\nif ( V_73 == V_83 )\r\nV_76 . V_81 |= V_84 ;\r\nif ( ( V_13 -> V_14 & V_85 ) == 0 )\r\nV_76 . V_81 |= V_86 ;\r\nV_76 . V_24 = V_13 -> V_24 ;\r\nV_10 = F_24 ( sizeof( * V_10 ) , V_87 ) ;\r\nif ( ! V_10 ) {\r\nF_23 (KERN_ERR DRV_NAME L_6 ,\r\npci_name(dev)) ;\r\nreturn - V_88 ;\r\n}\r\nV_10 -> V_13 = V_13 ;\r\nV_72 = F_25 ( V_6 , & V_76 , V_10 ) ;\r\nif ( V_72 )\r\nF_26 ( V_10 ) ;\r\nreturn V_72 ;\r\n}\r\nstatic void T_6 F_27 ( struct V_5 * V_6 )\r\n{\r\nstruct V_7 * V_8 = F_3 ( V_6 ) ;\r\nstruct V_9 * V_10 = V_8 -> V_11 ;\r\nF_28 ( V_6 ) ;\r\nF_26 ( V_10 ) ;\r\n}\r\nstatic int T_7 F_29 ( void )\r\n{\r\nreturn F_30 ( & V_89 ) ;\r\n}\r\nstatic void T_8 F_31 ( void )\r\n{\r\nF_32 ( & V_89 ) ;\r\n}
