// Seed: 4042244527
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri id_2,
    output tri0 id_3
    , id_14,
    input tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input tri0 id_12
);
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  logic id_3;
  ;
  final $clog2(89);
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_11 = 0;
  logic [-1 : -1] id_4;
  assign id_3 = -1;
  logic id_5 = id_3;
  initial begin : LABEL_0
    id_5 = -1;
  end
  assign id_1 = 1;
endmodule
