# hagent/step/v2chisel_pass1/tests/bad_input.yaml

verilog_original: |
  module Foo(
    input  [7:0] in,
    output [7:0] out
  );
    assign out = in;
  endmodule

verilog_fixed: |
  module Foo(
    input  [7:0] in,
    output [7:0] out
  );
    // Modified logic: inversion
    assign out = ~in;
  endmodule

chisel_original: |
  package example
  import chisel3._
  class Foo extends Module {
    val io = IO(new Bundle {
      val in  = Input(UInt(8.W))
      val out = Output(UInt(8.W))
    })
    io.out := io.in
  }
