// Seed: 4008635117
`timescale 1ps / 1ps `timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output reg id_0,
    output id_1,
    output reg id_2
);
  type_8(
      id_1, id_0, 1 - id_1
  ); type_9(
      id_0, id_2, 1'b0
  );
  assign id_2 = id_3;
  always @(*) begin
    id_2 <= 1'd0;
    id_0 <= id_3;
  end
  reg id_4;
  assign id_3 = 1'h0 == 1'b0;
  assign id_0 = id_4;
  logic id_5;
endmodule
