---
permalink: "/expedu/"
layout: page
title: "Exp & Edu"
sidebar_link: true
order: 2
---


<style>
  table {
    margin-bottom: 1rem;
    width: 100%;
    font-size: 85%;
    border: 0px solid $border-color;
    border-collapse: collapse;
  }

  td,
  th {
    padding: 1rem .25rem;
    border: 0px solid $border-color;
  }

  th {
    text-align: left;
  }

  tbody tr:nth-child(odd) td,
  tbody tr:nth-child(odd) th {
    background-color: transparent;
  }

  paper {
    color: #;
    font-weight: bold;
  }
</style>

#### 2024 - Present

<table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td width="14%" valign="top">
      <img src="/images/work/arista.png" alt="Arista Networks" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Technical Solutions Engineer at Arista Networks</paper>
        <details>
          <summary>Details</summary>
          <p class="message">
            Extensive industrial experience as a Technical Solutions Engineer at Arista Networks, with 3.5 years of experience. Profound interest in the hardware architecture of Arista’s data center switches and routers.
          </p>
        </details>
      </p>
    </td>
  </tr>
  <tr>
    <td width="14%" valign="top">
      <img src="/images/education/tudelft.png" alt="TU Delft" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Master’s Degree in Computer Engineering</paper>
        <details>
          <summary>Details</summary>
          <p class="message">
            Pursued a Master’s degree in Computer Engineering at TU Delft, focusing on systems research and cutting-edge hardware design.
          </p>
        </details>
      </p>
    </td>
  </tr>
</table>

#### 2022 - 2024

<table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td width="14%" valign="top">
      <img src="/images/internships/imec.png" alt="IMEC" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Intern at Interuniversity Microelectronics Center (IMEC)</paper>
        <details>
          <summary>Details</summary>
          <p class="message">
            Gained expertise in low-power RISC-V processors and ISA, optimization techniques, graph theory, spiking and deep neural networks, quantization, event-based simulator design, energy modeling, heterogeneous system design, data-driven systems, and synchronous-asynchronous distributed system design.
          </p>
        </details>
      </p>
    </td>
  </tr>
  <tr>
    <td width="14%" valign="top">
      <img src="/images/internships/bsc.png" alt="Barcelona Supercomputing Center" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Intern at Barcelona Supercomputing Center</paper>
        <details>
          <summary>Details</summary>
          <p class="message">
              Engaged in a project involving microsatellite benchmarks acceleration on a ZYNQ UltraScale+ MPSoC.
          </p>
        </details>
      </p>
    </td>
  </tr>
</table>
```