import "primitives/std.lib";
component main() -> () {
  cells {
    a0 = prim std_reg(32);
    add0 = prim std_add(32);
    add1 = prim std_add(32);
    b0 = prim std_reg(32);
    const0 = prim std_const(32,1);
    const1 = prim std_const(32,0);
    const2 = prim std_const(32,1);
    const3 = prim std_const(32,10);
    const4 = prim std_const(32,1);
    i0 = prim std_reg(32);
    lt0 = prim std_lt(32);
    tmp0 = prim std_reg(32);
  }
  wires {
    group cond0<"static"=0> {
      cond0[done] = 1'd1;
      lt0.left = i0.out;
      lt0.right = const3.out;
    }
    group let0<"static"=1> {
      a0.in = const0.out;
      a0.write_en = 1'd1;
      let0[done] = a0.done;
    }
    group let1<"static"=1> {
      i0.in = const1.out;
      i0.write_en = 1'd1;
      let1[done] = i0.done;
    }
    group let2<"static"=1> {
      b0.in = const2.out;
      b0.write_en = 1'd1;
      let2[done] = b0.done;
    }
    group let3<"static"=1> {
      tmp0.in = b0.out;
      tmp0.write_en = 1'd1;
      let3[done] = tmp0.done;
    }
    group upd0<"static"=1> {
      i0.write_en = 1'd1;
      add0.left = i0.out;
      add0.right = const4.out;
      i0.in = 1'd1 ? add0.out;
      upd0[done] = i0.done ? 1'd1;
    }
    group upd1<"static"=1> {
      b0.write_en = 1'd1;
      add1.left = a0.out;
      add1.right = tmp0.out;
      b0.in = 1'd1 ? add1.out;
      upd1[done] = b0.done ? 1'd1;
    }
    group upd2<"static"=1> {
      a0.write_en = 1'd1;
      a0.in = 1'd1 ? tmp0.out;
      upd2[done] = a0.done ? 1'd1;
    }
  }
  control {
    seq {
      seq {
        let0;
        let1;
      }
      let2;
      while lt0.out with cond0 {
        seq {
          seq {
            let3;
            upd0;
          }
          upd1;
          upd2;
        }
      }
    }
  }
}
