// This is a simple code snippet in VERILOG that creates a 4-bit comparator

module comparator(x, y, output);

// Define inputs as vectors with 4 bits each
input [3:0] x;
input [3:0] y;

// Define output as single bit
output [1:0] output;

// Create a 4-bit comparator using built-in function $bitreduce
assign output = $bitreduce(&, x == y);

endmodule