// Seed: 557848677
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3
);
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2;
  logic [7:0][~  1] id_1;
  ;
  assign id_1 = 1;
  logic id_2;
  ;
  parameter id_3 = 1;
  parameter id_4 = id_3 || 1'b0;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output logic id_3,
    output tri id_4,
    input tri id_5,
    output logic id_6
);
  assign id_6 = -1'h0;
  assign id_3 = id_5.id_0;
  logic [7:0] id_8, id_9, id_10;
  assign id_9 = id_9;
  assign id_3 = id_10;
  module_2 modCall_1 ();
  id_11 :
  assert property (@(negedge 1 - id_5 or posedge id_11 or posedge ~id_9 or 1) 1)
    foreach (id_12)
      if (1) id_6 = 1;
      else;
  assign id_12 = -1 != -1;
  final
    if (1)
      @(posedge -1'b0, posedge 1)
        if (~1'd0) begin : LABEL_0
          id_3 = 1;
          @(-1) $clog2(85);
          ;
        end
  parameter id_13 = "";
endmodule
