---
structs:
  gpdma1:
    description: General Purpose DMA Unit 1
    instances:
      - name: GPDMA1
        address: '0x500182C0'
    fields:
      - name: RAWTFR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Raw IntTfr Status
        fields:
          - name: CH3
            description: Raw Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Raw Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Raw Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Raw Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: RAWBLOCK
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) Raw IntBlock Status
        fields:
          - name: CH3
            description: Raw Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Raw Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Raw Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Raw Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: RAWSRCTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Raw IntSrcTran Status
        fields:
          - name: CH3
            description: Raw Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Raw Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Raw Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Raw Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: RAWDSTTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) Raw IntBlock Status
        fields:
          - name: CH3
            description: Raw Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Raw Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Raw Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Raw Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: RAWERR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) Raw IntErr Status
        fields:
          - name: CH3
            description: Raw Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Raw Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Raw Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Raw Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: STATUSTFR
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        const: true
        description: (read-only) IntTfr Status
        fields:
          - name: CH3
            description: Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: CH2
            description: Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: CH1
            description: Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: CH0
            description: Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: STATUSBLOCK
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        const: true
        description: (read-only) IntBlock Status
        fields:
          - name: CH3
            description: Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: CH2
            description: Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: CH1
            description: Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: CH0
            description: Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: STATUSSRCTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        const: true
        description: (read-only) IntSrcTran Status
        fields:
          - name: CH3
            description: Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: CH2
            description: Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: CH1
            description: Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: CH0
            description: Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: STATUSDSTTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        const: true
        description: (read-only) IntBlock Status
        fields:
          - name: CH3
            description: Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: CH2
            description: Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: CH1
            description: Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: CH0
            description: Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: STATUSERR
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        const: true
        description: (read-only) IntErr Status
        fields:
          - name: CH3
            description: Interrupt Status for channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: CH2
            description: Interrupt Status for channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: CH1
            description: Interrupt Status for channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: CH0
            description: Interrupt Status for channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: MASKTFR
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (read-write) Mask for Raw IntTfr Status
        fields:
          - name: CH3
            description: Mask bit for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH2
            description: Mask bit for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH1
            description: Mask bit for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH0
            description: Mask bit for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: WE_CH3
            description: Write enable for mask bit of channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Write enable for mask bit of channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Write enable for mask bit of channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Write enable for mask bit of channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: MASKBLOCK
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        description: (read-write) Mask for Raw IntBlock Status
        fields:
          - name: CH3
            description: Mask bit for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH2
            description: Mask bit for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH1
            description: Mask bit for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH0
            description: Mask bit for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: WE_CH3
            description: Write enable for mask bit of channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Write enable for mask bit of channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Write enable for mask bit of channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Write enable for mask bit of channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: MASKSRCTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        description: (read-write) Mask for Raw IntSrcTran Status
        fields:
          - name: CH3
            description: Mask bit for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH2
            description: Mask bit for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH1
            description: Mask bit for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH0
            description: Mask bit for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: WE_CH3
            description: Write enable for mask bit of channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Write enable for mask bit of channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Write enable for mask bit of channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Write enable for mask bit of channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: MASKDSTTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 104
        description: (read-write) Mask for Raw IntBlock Status
        fields:
          - name: CH3
            description: Mask bit for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH2
            description: Mask bit for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH1
            description: Mask bit for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH0
            description: Mask bit for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: WE_CH3
            description: Write enable for mask bit of channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Write enable for mask bit of channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Write enable for mask bit of channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Write enable for mask bit of channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: MASKERR
        type: uint32_t
        expected_size: 4
        expected_offset: 112
        description: (read-write) Mask for Raw IntErr Status
        fields:
          - name: CH3
            description: Mask bit for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH2
            description: Mask bit for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH1
            description: Mask bit for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: CH0
            description: Mask bit for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_CH3
          - name: WE_CH3
            description: Write enable for mask bit of channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Write enable for mask bit of channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Write enable for mask bit of channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Write enable for mask bit of channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: CLEARTFR
        type: uint32_t
        expected_size: 4
        expected_offset: 120
        description: (write-only) IntTfr Status
        fields:
          - name: CH3
            description: Clear Interrupt Status and Raw Status for channel 3
            index: 3
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH2
            description: Clear Interrupt Status and Raw Status for channel 2
            index: 2
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH1
            description: Clear Interrupt Status and Raw Status for channel 1
            index: 1
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH0
            description: Clear Interrupt Status and Raw Status for channel 0
            index: 0
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
      - name: CLEARBLOCK
        type: uint32_t
        expected_size: 4
        expected_offset: 128
        description: (write-only) IntBlock Status
        fields:
          - name: CH3
            description: Clear Interrupt Status and Raw Status for channel 3
            index: 3
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH2
            description: Clear Interrupt Status and Raw Status for channel 2
            index: 2
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH1
            description: Clear Interrupt Status and Raw Status for channel 1
            index: 1
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH0
            description: Clear Interrupt Status and Raw Status for channel 0
            index: 0
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
      - name: CLEARSRCTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 136
        description: (write-only) IntSrcTran Status
        fields:
          - name: CH3
            description: Clear Interrupt Status and Raw Status for channel 3
            index: 3
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH2
            description: Clear Interrupt Status and Raw Status for channel 2
            index: 2
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH1
            description: Clear Interrupt Status and Raw Status for channel 1
            index: 1
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH0
            description: Clear Interrupt Status and Raw Status for channel 0
            index: 0
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
      - name: CLEARDSTTRAN
        type: uint32_t
        expected_size: 4
        expected_offset: 144
        description: (write-only) IntBlock Status
        fields:
          - name: CH3
            description: Clear Interrupt Status and Raw Status for channel 3
            index: 3
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH2
            description: Clear Interrupt Status and Raw Status for channel 2
            index: 2
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH1
            description: Clear Interrupt Status and Raw Status for channel 1
            index: 1
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH0
            description: Clear Interrupt Status and Raw Status for channel 0
            index: 0
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
      - name: CLEARERR
        type: uint32_t
        expected_size: 4
        expected_offset: 152
        description: (write-only) IntErr Status
        fields:
          - name: CH3
            description: Clear Interrupt Status and Raw Status for channel 3
            index: 3
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH2
            description: Clear Interrupt Status and Raw Status for channel 2
            index: 2
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH1
            description: Clear Interrupt Status and Raw Status for channel 1
            index: 1
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
          - name: CH0
            description: Clear Interrupt Status and Raw Status for channel 0
            index: 0
            width: 1
            read: false
            write: true
            type: GPDMA1_CLEARTFR_CH3
      - name: STATUSINT
        type: uint32_t
        expected_size: 4
        expected_offset: 160
        const: true
        description: (read-only) Combined Interrupt Status Register
        fields:
          - name: TFR
            description: OR of the contents of STATUSTFR register
            index: 0
            width: 1
            read: true
            write: false
          - name: BLOCK
            description: OR of the contents of STATUSBLOCK register
            index: 1
            width: 1
            read: true
            write: false
          - name: SRCT
            description: OR of the contents of STATUSSRCTRAN register
            index: 2
            width: 1
            read: true
            write: false
          - name: DSTT
            description: OR of the contents of STATUSDSTTRAN register
            index: 3
            width: 1
            read: true
            write: false
          - name: ERR
            description: OR of the contents of STATUSERR register
            index: 4
            width: 1
            read: true
            write: false
      - name: REQSRCREG
        type: uint32_t
        expected_size: 4
        expected_offset: 168
        description: (read-write) Source Software Transaction Request Register
        fields:
          - name: CH3
            description: Source request for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Source request for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Source request for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Source request for channel 0
            index: 0
            width: 1
            read: true
            write: true
          - name: WE_CH3
            description: Source request write enable for channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Source request write enable for channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Source request write enable for channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Source request write enable for channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: REQDSTREG
        type: uint32_t
        expected_size: 4
        expected_offset: 176
        description: (read-write) Destination Software Transaction Request Register
        fields:
          - name: CH3
            description: Source request for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Source request for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Source request for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Source request for channel 0
            index: 0
            width: 1
            read: true
            write: true
          - name: WE_CH3
            description: Source request write enable for channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Source request write enable for channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Source request write enable for channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Source request write enable for channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: SGLREQSRCREG
        type: uint32_t
        expected_size: 4
        expected_offset: 184
        description: (read-write) Single Source Transaction Request Register
        fields:
          - name: CH3
            description: Source request for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Source request for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Source request for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Source request for channel 0
            index: 0
            width: 1
            read: true
            write: true
          - name: WE_CH3
            description: Source request write enable for channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Source request write enable for channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Source request write enable for channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Source request write enable for channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: SGLREQDSTREG
        type: uint32_t
        expected_size: 4
        expected_offset: 192
        description: (read-write) Single Destination Transaction Request Register
        fields:
          - name: CH3
            description: Source request for channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CH2
            description: Source request for channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CH1
            description: Source request for channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CH0
            description: Source request for channel 0
            index: 0
            width: 1
            read: true
            write: true
          - name: WE_CH3
            description: Source request write enable for channel 3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Source request write enable for channel 2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Source request write enable for channel 1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Source request write enable for channel 0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: LSTSRCREG
        type: uint32_t
        expected_size: 4
        expected_offset: 200
        description: (read-write) Last Source Transaction Request Register
        fields:
          - name: CH3
            description: Source last request for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH2
            description: Source last request for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH1
            description: Source last request for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH0
            description: Source last request for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: WE_CH3
            description: Source last transaction request write enable for channel
              3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Source last transaction request write enable for channel
              2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Source last transaction request write enable for channel
              1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Source last transaction request write enable for channel
              0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: LSTDSTREG
        type: uint32_t
        expected_size: 4
        expected_offset: 208
        description: (read-write) Last Destination Transaction Request Register
        fields:
          - name: CH3
            description: Destination last request for channel 3
            index: 3
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH2
            description: Destination last request for channel 2
            index: 2
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH1
            description: Destination last request for channel 1
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: CH0
            description: Destination last request for channel 0
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_LSTSRCREG_CH3
          - name: WE_CH3
            description: Destination last transaction request write enable for channel
              3
            index: 11
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH2
            description: Destination last transaction request write enable for channel
              2
            index: 10
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH1
            description: Destination last transaction request write enable for channel
              1
            index: 9
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
          - name: WE_CH0
            description: Destination last transaction request write enable for channel
              0
            index: 8
            width: 1
            read: false
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: DMACFGREG
        type: uint32_t
        expected_size: 4
        expected_offset: 216
        description: (read-write) GPDMA Configuration Register
        fields:
          - name: DMA_EN
            description: GPDMA Enable bit.
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA1_MASKTFR_WE_CH3
      - name: CHENREG
        type: uint32_t
        expected_size: 4
        expected_offset: 224
        description: (read-write) GPDMA Channel Enable Register
        fields:
          - name: CH
            description: Enables/Disables the channel
            index: 0
            width: 4
            read: true
            write: true
            type: GPDMA1_CHENREG_CH
          - name: WE_CH
            description: Channel enable write enable
            index: 8
            width: 4
            read: false
            write: true
      - name: ID
        type: uint32_t
        expected_size: 4
        expected_offset: 232
        const: true
        description: (read-only) GPDMA1 ID Register
        fields:
          - name: VALUE
            description: Hardcoded GPDMA Peripheral ID
            index: 0
            width: 32
            read: true
            write: false
      - name: TYPE
        type: uint32_t
        expected_size: 4
        expected_offset: 312
        const: true
        description: (read-only) GPDMA Component Type
        fields:
          - name: VALUE
            description: Component Type
            index: 0
            width: 32
            read: true
            write: false
      - name: VERSION
        type: uint32_t
        expected_size: 4
        expected_offset: 316
        const: true
        description: (read-only) DMA Component Version
        fields:
          - name: VALUE
            description: Version number of the component
            index: 0
            width: 32
            read: true
            write: false
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  GPDMA1_MASKTFR_CH3:
    enum:
      masked:
        description: masked
        value: 0
      unmasked:
        description: unmasked
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA1_MASKTFR_WE_CH3:
    enum:
      disabled:
        description: write disabled
        value: 0
      enabled:
        description: write enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA1_CLEARTFR_CH3:
    enum:
      no_effect:
        description: no effect
        value: 0
      clear_status:
        description: clear status
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA1_LSTSRCREG_CH3:
    enum:
      not_last_transaction_current_block:
        description: Not last transaction in current block
        value: 0
      last_transaction_current_block:
        description: Last transaction in current block
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA1_CHENREG_CH:
    enum:
      disable_channel:
        description: Disable the Channel
        value: 0
      enable_channel:
        description: Enable the Channel
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
