<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element packet_transmitter_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CEBA4U19C8" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="transmitter.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1506363456088" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="packet_transmitter_0_avalon_slave"
   internal="packet_transmitter_0.avalon_slave"
   type="avalon"
   dir="end" />
 <interface
   name="packet_transmitter_0_conduit_end"
   internal="packet_transmitter_0.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="packet_transmitter_0_avalon_streaming_source"
   internal="packet_transmitter_0.avalon_streaming_source"
   type="avalon_streaming"
   dir="start" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="packet_transmitter"
   version="1.0"
   enabled="1"
   name="packet_transmitter_0">
  <parameter name="HEADERLEN" value="48" />
  <parameter name="TIMEIN_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="125000000" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="clk_0.clk"
   end="packet_transmitter_0.clock_sink" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="packet_transmitter_0.reset_sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
