Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 12:52:55 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     52          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: tsg/a_rom/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.266        0.000                      0                  183        0.103        0.000                      0                  183        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.266        0.000                      0                  183        0.103        0.000                      0                  183        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.266%)  route 2.659ns (51.734%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.823    10.227    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436    14.777    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.266%)  route 2.659ns (51.734%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.823    10.227    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436    14.777    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.266%)  route 2.659ns (51.734%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.823    10.227    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436    14.777    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.481ns (48.266%)  route 2.659ns (51.734%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.823    10.227    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.436    14.777    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.481ns (48.135%)  route 2.673ns (51.865%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.837    10.241    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.481ns (48.135%)  route 2.673ns (51.865%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.837    10.241    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.481ns (48.135%)  route 2.673ns (51.865%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.837    10.241    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.481ns (48.135%)  route 2.673ns (51.865%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.837    10.241    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.481ns (48.383%)  route 2.647ns (51.617%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.810    10.214    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 2.481ns (48.383%)  route 2.647ns (51.617%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.565     5.086    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.092    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.672 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.672    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.786    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.900    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.014    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.128    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.242    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     7.356    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.838     8.528    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303     8.831 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.448     9.280    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.404 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.810    10.214    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.446    14.787    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.958    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.589%)  route 0.305ns (68.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.305     1.894    tsg/ram_reg[3]
    SLICE_X9Y49          FDCE                                         r  tsg/pix_x1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    tsg/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.066     1.786    tsg/pix_x1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.958    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.123%)  route 0.192ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.192     1.804    tsg/dp_ram/ram_reg_1[4]
    RAMB36_X0Y10         RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.316%)  route 0.237ns (62.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.237     1.825    tsg/dp_ram/ADDRBWRADDR[0]
    RAMB36_X0Y10         RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.877     2.005    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.690    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.958    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.958    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.412%)  route 0.293ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.293     1.869    tsg/Q[7]
    SLICE_X10Y49         FDCE                                         r  tsg/pix_y1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    tsg/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  tsg/pix_y1_reg_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)        -0.002     1.718    tsg/pix_y1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  tsg/cur_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tsg/cur_y_reg_reg[0]/Q
                         net (fo=8, routed)           0.110     1.700    tsg/cur_y_reg[0]
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.048     1.748 r  tsg/cur_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    tsg/cur_y_next[3]
    SLICE_X10Y50         FDPE                                         r  tsg/cur_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    tsg/clk_IBUF_BUFG
    SLICE_X10Y50         FDPE                                         r  tsg/cur_y_reg_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y50         FDPE (Hold_fdpe_C_D)         0.131     1.592    tsg/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  tsg/cur_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tsg/cur_y_reg_reg[0]/Q
                         net (fo=8, routed)           0.114     1.704    tsg/cur_y_reg[0]
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.048     1.752 r  tsg/cur_y_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.752    tsg/cur_y_next[4]
    SLICE_X10Y50         FDCE                                         r  tsg/cur_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    tsg/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  tsg/cur_y_reg_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.131     1.592    tsg/cur_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10   tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24   tsg/a_rom/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y49    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y52    tsg/FSM_sequential_stage_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y49    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y49    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    tsg/FSM_sequential_stage_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    tsg/FSM_sequential_stage_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y49    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y49    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    tsg/FSM_sequential_stage_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    tsg/FSM_sequential_stage_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.036ns (57.636%)  route 2.966ns (42.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           2.966     3.484    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.002 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.002    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.117ns  (logic 1.456ns (28.458%)  route 3.661ns (71.542%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.661     5.117    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X6Y53          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 1.606ns (31.804%)  route 3.444ns (68.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.444     4.900    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X6Y51          LUT4 (Prop_lut4_I1_O)        0.150     5.050 r  uartMyKeyboardToMyBasys/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     5.050    uartMyKeyboardToMyBasys/receiver/receiving_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.024ns  (logic 1.580ns (31.451%)  route 3.444ns (68.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.444     4.900    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.124     5.024 r  uartMyKeyboardToMyBasys/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     5.024    uartMyKeyboardToMyBasys/receiver/received_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.971ns  (logic 1.456ns (29.291%)  route 3.515ns (70.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.515     4.971    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X7Y52          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.456ns (29.551%)  route 3.472ns (70.449%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.472     4.928    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X7Y53          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.828ns  (logic 1.456ns (30.164%)  route 3.371ns (69.836%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.371     4.828    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X7Y51          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 1.456ns (30.491%)  route 3.320ns (69.509%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.320     4.776    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X7Y49          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 1.456ns (30.491%)  route 3.320ns (69.509%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.320     4.776    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X6Y49          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uartMyKeyboardToMyBasys/receiver/last_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.638ns  (logic 1.456ns (31.395%)  route 3.182ns (68.605%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.182     4.638    uartMyKeyboardToMyBasys/receiver/D[0]
    SLICE_X6Y51          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/en_reg/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/en_reg/Q
                         net (fo=2, routed)           0.130     0.271    uartMyKeyboardToMyBasys/transmitter/en_0
    SLICE_X4Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X4Y56          FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/count_reg[3]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/count_reg[3]/Q
                         net (fo=7, routed)           0.082     0.246    uartMyKeyboardToMyBasys/receiver/count_reg[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I4_O)        0.045     0.291 r  uartMyKeyboardToMyBasys/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.291    uartMyKeyboardToMyBasys/receiver/p_0_in__0[5]
    SLICE_X7Y50          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/count_reg[0]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.139     0.303    uartMyKeyboardToMyBasys/receiver/count_reg[0]
    SLICE_X7Y50          LUT3 (Prop_lut3_I1_O)        0.045     0.348 r  uartMyKeyboardToMyBasys/receiver/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.348    uartMyKeyboardToMyBasys/receiver/p_0_in__0[2]
    SLICE_X7Y50          FDRE                                         r  uartMyKeyboardToMyBasys/receiver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.072%)  route 0.151ns (41.928%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/Q
                         net (fo=7, routed)           0.151     0.315    uartMyKeyboardToMyBasys/transmitter/count_reg[5]
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  uartMyKeyboardToMyBasys/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.360    uartMyKeyboardToMyBasys/transmitter/sending_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.174     0.315    uartMyKeyboardToMyBasys/transmitter/count_reg[0]
    SLICE_X2Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  uartMyKeyboardToMyBasys/transmitter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.360    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[1]
    SLICE_X2Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.187ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.174     0.315    uartMyKeyboardToMyBasys/transmitter/count_reg[0]
    SLICE_X2Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.361 r  uartMyKeyboardToMyBasys/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.361    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[2]
    SLICE_X2Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.307%)  route 0.177ns (48.693%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.177     0.318    uartMyKeyboardToMyBasys/transmitter/count_reg[0]
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.363    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[5]
    SLICE_X2Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.821%)  route 0.180ns (49.179%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[6]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[6]/Q
                         net (fo=6, routed)           0.180     0.321    uartMyKeyboardToMyBasys/transmitter/count_reg[6]
    SLICE_X2Y58          LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  uartMyKeyboardToMyBasys/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.366    uartMyKeyboardToMyBasys/transmitter/bit_out_i_3_n_0
    SLICE_X2Y58          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[4]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[4]/Q
                         net (fo=8, routed)           0.170     0.334    uartMyKeyboardToMyBasys/transmitter/count_reg[4]
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.045     0.379 r  uartMyKeyboardToMyBasys/transmitter/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[6]
    SLICE_X3Y57          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.959ns (59.306%)  route 2.717ns (40.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.558     5.079    vga/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.456     5.535 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.717     8.252    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.755 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.755    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 3.953ns (60.791%)  route 2.549ns (39.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.558     5.079    vga/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.456     5.535 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.549     8.084    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.581 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.581    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 3.985ns (65.834%)  route 2.068ns (34.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.068     7.684    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.214 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.214    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 3.977ns (67.181%)  route 1.943ns (32.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.943     7.559    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.080 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.080    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.961ns (68.020%)  route 1.862ns (31.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.862     7.479    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.984 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.984    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.520ns  (logic 3.986ns (72.224%)  route 1.533ns (27.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.533     7.149    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.680 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.680    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.192ns  (logic 0.704ns (22.054%)  route 2.488ns (77.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           1.451     6.998    vga/v_count_reg_reg[9]_0[5]
    SLICE_X9Y50          LUT5 (Prop_lut5_I4_O)        0.124     7.122 r  vga/v_count_next[3]_i_2/O
                         net (fo=4, routed)           1.038     8.159    vga/v_count_next[3]_i_2_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.283 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     8.283    vga/v_count_next[0]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.155ns  (logic 2.454ns (77.789%)  route 0.701ns (22.211%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.598     5.119    tsg/a_rom/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.573 r  tsg/a_rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           0.701     8.274    tsg/a_rom/addr_reg_reg_n_35
    SLICE_X8Y55          LDCE                                         r  tsg/a_rom/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.149ns  (logic 2.454ns (77.937%)  route 0.695ns (22.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.598     5.119    tsg/a_rom/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  tsg/a_rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.695     8.268    tsg/a_rom/addr_reg_reg_n_31
    SLICE_X8Y55          LDCE                                         r  tsg/a_rom/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 2.454ns (77.999%)  route 0.692ns (22.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.598     5.119    tsg/a_rom/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.573 r  tsg/a_rom/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           0.692     8.266    tsg/a_rom/addr_reg_reg_n_29
    SLICE_X8Y55          LDCE                                         r  tsg/a_rom/data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.491%)  route 0.148ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.148     1.760    vga/v_count_reg_reg[9]_0[0]
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    vga/v_count_next[0]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.268%)  route 0.150ns (41.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.150     1.761    vga/v_count_reg_reg[9]_0[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/v_count_next[5]_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.227ns (60.162%)  route 0.150ns (39.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.150     1.727    vga/Q[5]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.099     1.826 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/h_count_next_0[5]
    SLICE_X9Y53          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.226ns (56.537%)  route 0.174ns (43.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.128     1.576 f  vga/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.174     1.750    vga/v_count_reg_reg[9]_0[3]
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.098     1.848 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga/v_count_next[2]_i_1_n_0
    SLICE_X9Y51          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.935%)  route 0.219ns (54.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.219     1.808    vga/v_count_reg_reg[9]_0[9]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.227ns (55.594%)  route 0.181ns (44.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.181     1.758    vga/Q[5]
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.099     1.857 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga/h_count_next_0[9]
    SLICE_X9Y53          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.247ns (57.572%)  route 0.182ns (42.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.148     1.595 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.182     1.777    vga/Q[0]
    SLICE_X9Y53          LUT3 (Prop_lut3_I1_O)        0.099     1.876 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga/h_count_next_0[2]
    SLICE_X9Y53          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.353%)  route 0.243ns (56.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.243     1.834    vga/Q[8]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga/h_count_next_0[8]
    SLICE_X8Y51          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.250ns (57.866%)  route 0.182ns (42.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.148     1.595 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.182     1.777    vga/Q[0]
    SLICE_X9Y53          LUT4 (Prop_lut4_I1_O)        0.102     1.879 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga/h_count_next_0[3]
    SLICE_X9Y53          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.130%)  route 0.266ns (58.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.266     1.855    vga/v_count_reg_reg[9]_0[1]
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.900    vga/v_count_next[9]_i_2_n_0
    SLICE_X9Y51          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tsg/a_rom/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.926ns  (logic 1.121ns (22.757%)  route 3.805ns (77.243%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          LDCE                         0.000     0.000 r  tsg/a_rom/data_reg[7]/G
    SLICE_X8Y57          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tsg/a_rom/data_reg[7]/Q
                         net (fo=1, routed)           0.568     1.193    tsg/a_rom/font_word[7]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  tsg/a_rom/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.567     1.884    tsg/a_rom/rgb_reg[7]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.979     2.988    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.112 r  tsg/a_rom/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.600     3.712    vga/rgb_reg_reg[7]
    SLICE_X9Y50          LUT5 (Prop_lut5_I3_O)        0.124     3.836 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.090     4.926    rgb_next[7]
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    tsg/AR[0]
    SLICE_X8Y49          FDCE                                         f  tsg/cur_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  tsg/cur_x_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    tsg/AR[0]
    SLICE_X8Y49          FDCE                                         f  tsg/cur_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  tsg/cur_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    tsg/AR[0]
    SLICE_X9Y49          FDCE                                         f  tsg/pix_x1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  tsg/pix_x1_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x2_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    tsg/AR[0]
    SLICE_X9Y49          FDCE                                         f  tsg/pix_x2_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  tsg/pix_x2_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    vga/AR[0]
    SLICE_X9Y49          FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    vga/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    vga/AR[0]
    SLICE_X9Y49          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    vga/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  vga/r_25MHz_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.456ns (30.123%)  route 3.378ns (69.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          3.378     4.834    vga/AR[0]
    SLICE_X9Y49          FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.451     4.792    vga/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  vga/r_25MHz_reg[1]/C

Slack:                    inf
  Source:                 tsg/a_rom/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.121ns (23.422%)  route 3.665ns (76.578%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          LDCE                         0.000     0.000 r  tsg/a_rom/data_reg[7]/G
    SLICE_X8Y57          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tsg/a_rom/data_reg[7]/Q
                         net (fo=1, routed)           0.568     1.193    tsg/a_rom/font_word[7]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  tsg/a_rom/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.567     1.884    tsg/a_rom/rgb_reg[7]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.979     2.988    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.112 r  tsg/a_rom/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.600     3.712    vga/rgb_reg_reg[7]
    SLICE_X9Y50          LUT5 (Prop_lut5_I3_O)        0.124     3.836 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.950     4.786    rgb_next[7]
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 tsg/a_rom/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 1.121ns (23.637%)  route 3.622ns (76.363%))
  Logic Levels:           5  (LDCE=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          LDCE                         0.000     0.000 r  tsg/a_rom/data_reg[7]/G
    SLICE_X8Y57          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tsg/a_rom/data_reg[7]/Q
                         net (fo=1, routed)           0.568     1.193    tsg/a_rom/font_word[7]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  tsg/a_rom/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.567     1.884    tsg/a_rom/rgb_reg[7]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.979     2.988    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.124     3.112 r  tsg/a_rom/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.600     3.712    vga/rgb_reg_reg[7]
    SLICE_X9Y50          LUT5 (Prop_lut5_I3_O)        0.124     3.836 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.907     4.743    rgb_next[7]
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next[4]
    SLICE_X8Y53          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.059     0.207    vga/v_count_next[4]
    SLICE_X11Y52         FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next[2]
    SLICE_X9Y50          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.114     0.262    vga/h_count_next[7]
    SLICE_X9Y52          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.120     0.268    vga/v_count_next[8]
    SLICE_X11Y51         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next[0]
    SLICE_X10Y53         FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.115     0.279    vga/v_count_next[3]
    SLICE_X9Y52          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[7]
    SLICE_X11Y51         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.161     0.302    vga/h_count_next[2]
    SLICE_X10Y53         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.164     0.328    vga/v_count_next[6]
    SLICE_X11Y52         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.834     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  vga/v_count_reg_reg[6]/C





