'GCBASIC/GCGB Chip Data File
'Chip: 12LF1612
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=2048

'This constant is exposed as ChipEEPROM
EEPROM=0

'This constant is exposed as ChipRAM
RAM=256

'This constant is exposed as ChipIO
I/O=6

'This constant is exposed as ChipADC
ADC=4

'These constants are the valid ADC constants
ADCConstants=AN{0..4} USAGE:AN0..AN4

'This constant is exposed as ChipMhz
MaxMHz=32

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32, 16, 8, 4, 2, 1, 0.5, 0.25, 0.125

'This constant is exposed as ChipPins
Pins=8

'This constant is exposed as ChipFamily
Family=15

'This constant is exposed as ChipSubFamily
SubFamily=15000

'This constant is exposed as ChipConfWords
ConfigWords=3

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=0

'This constant is exposed as ChipMaxAddress
MaxAddress=4095

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipSMTClockSourceVariant constant is used in smth and provides information for the register used for SMT
SMTClockSourceVariant=1

'ChipHEFMemWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEF operations
HEFMemWords=128

'ChipsEraseRowSizeWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEFSAF operations
EraseRowSizeWords=16

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=16

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=32768

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=4

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=16

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=16

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

'ChipLF constant can be used within the programmer compiler to indicate the chip is a low voltage chip
LF=True

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the GCBASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
CCP2:CCP2IE,CCP2IF
CRCComplete:CRCIE,CRCIF
Comp1Change:C1IE,C1IF
Comp2Change:C2IE,C2IF
ComplementaryGenerator:CWGIE,CWGIF
ExtInt0:INTE,INTF
PORTAChange:IOCIE,IOCIF
PortChange:IOCIE,IOCIF
SMT1Overflow:SMT1IE,SMT1IF
SMT1PeriodAcquired:SMT1PRAIE,SMT1PRAIF
SMT1PulseWidthAcquired:SMT1PWAIE,SMT1PWAIF
SMT2Overflow:SMT2IE,SMT2IF
SMT2PeriodAcquired:SMT2PRAIE,SMT2PRAIF
SMT2PulseWidthAcquired:SMT2PWAIE,SMT2PWAIF
ScanComplete:SCANIE,SCANIF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
Timer4Match:TMR4IE,TMR4IF
Timer6Match:TMR6IE,TMR6IF
ZeroCrossDetect:ZCDIE,ZCDIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the GCBASIC register name used in user code to expose the specific register
INDF0,0
INDF1,1
PCL,2
STATUS,3
FSR0,4
FSR0L,4
FSR0H,5
FSR1,6
FSR1L,6
FSR1H,7
BSR,8
WREG,9
PCLATH,10
INTCON,11
PORTA,12
PIR1,17
PIR2,18
PIR3,19
PIR4,20
TMR0,21
TMR1,22
TMR1L,22
TMR1H,23
T1CON,24
T1GCON,25
T2TMR,26
TMR2,26
PR2,27
T2PR,27
T2CON,28
T2HLT,29
T2CLKCON,30
T2RST,31
TRISA,140
PIE1,145
PIE2,146
PIE3,147
PIE4,148
OPTION_REG,149
PCON,150
OSCTUNE,152
OSCCON,153
OSCSTAT,154
ADRES,155
ADRESL,155
ADRESH,156
ADCON0,157
ADCON1,158
ADCON2,159
LATA,268
CM1CON0,273
CM1CON1,274
CMOUT,277
BORCON,278
FVRCON,279
DAC1CON0,280
DAC1CON1,281
ZCD1CON,284
APFCON,285
ANSELA,396
PMADR,401
PMADRL,401
PMADRH,402
PMDAT,403
PMDATL,403
PMDATH,404
PMCON1,405
PMCON2,406
WPUA,524
ODCONA,652
CCPR1,657
CCPR1L,657
CCPR1H,658
CCP1CON,659
CCP1CAP,660
CCPR2,664
CCPR2L,664
CCPR2H,665
CCP2CON,666
CCP2CAP,667
CCPTMRS,670
SLRCONA,780
INLVLA,908
IOCAP,913
IOCAN,914
IOCAF,915
T4TMR,1043
TMR4,1043
PR4,1044
T4PR,1044
T4CON,1045
T4HLT,1046
T4CLKCON,1047
T4RST,1048
T6TMR,1050
TMR6,1050
PR6,1051
T6PR,1051
T6CON,1052
T6HLT,1053
T6CLKCON,1054
T6RST,1055
CWG1DBR,1681
CWG1DBF,1682
CWG1AS0,1683
CWG1AS1,1684
CWG1OCON0,1685
CWG1CON0,1686
CWG1CON1,1687
CWG1OCON1,1688
CWG1CLKCON,1689
CWG1ISM,1690
WDTCON0,1809
WDTCON1,1810
WDTPSL,1811
WDTPSH,1812
WDTTMR,1813
SCANLADR,1816
SCANLADRL,1816
SCANLADRH,1817
SCANHADR,1818
SCANHADRL,1818
SCANHADRH,1819
SCANCON0,1820
SCANTRIG,1821
CRCDAT,1937
CRCDATL,1937
CRCDATH,1938
CRCACC,1939
CRCACCL,1939
CRCACCH,1940
CRCSHIFT,1941
CRCSHIFTL,1941
CRCSHIFTH,1942
CRCXOR,1943
CRCXORL,1943
CRCXORH,1944
CRCCON0,1945
CRCCON1,1946
SMT1TMR,3468
SMT1TMRL,3468
SMT1TMRH,3469
SMT1TMRU,3470
SMT1CPR,3471
SMT1CPRL,3471
SMT1CPRH,3472
SMT1CPRU,3473
SMT1CPW,3474
SMT1CPWL,3474
SMT1CPWH,3475
SMT1CPWU,3476
SMT1PR,3477
SMT1PRL,3477
SMT1PRH,3478
SMT1PRU,3479
SMT1CON0,3480
SMT1CON1,3481
SMT1STAT,3482
SMT1CLK,3483
SMT1SIG,3484
SMT1WIN,3485
SMT2TMR,3486
SMT2TMRL,3486
SMT2TMRH,3487
SMT2TMRU,3488
SMT2CPR,3489
SMT2CPRL,3489
SMT2CPRH,3490
SMT2CPRU,3491
SMT2CPW,3492
SMT2CPWL,3492
SMT2CPWH,3493
SMT2CPWU,3494
SMT2PR,3495
SMT2PRL,3495
SMT2PRH,3496
SMT2PRU,3497
SMT2CON0,3498
SMT2CON1,3499
SMT2STAT,3500
SMT2CLK,3501
SMT2SIG,3502
SMT2WIN,3503
STATUS_SHAD,4068
WREG_SHAD,4069
BSR_SHAD,4070
PCLATH_SHAD,4071
FSR0L_SHAD,4072
FSR0H_SHAD,4073
FSR1L_SHAD,4074
FSR1H_SHAD,4075
STKPTR,4077
TOSL,4078
TOSH,4079

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the GCBASIC bit name used in user code to expose the specific registerbit
TMR1IF,PIR1,0
TMR2IF,PIR1,1
CCP1IF,PIR1,2
ADIF,PIR1,6
TMR1GIF,PIR1,7
TMR1ON,T1CON,0
NOT_T1SYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
TMR1CS0,T1CON,6
TMR1CS1,T1CON,7
TMR1IE,PIE1,0
TMR2IE,PIE1,1
CCP1IE,PIE1,2
ADIE,PIE1,6
TMR1GIE,PIE1,7
ADFM,ADCON1,7
ADPREF0,ADCON1,0
ADPREF1,ADCON1,1
ADCS0,ADCON1,4
ADCS1,ADCON1,5
ADCS2,ADCON1,6
FMT,CCP1CON,4
OUT,CCP1CON,5
OE,CCP1CON,6
EN,CCP1CON,7
MODE0,CCP1CON,0
MODE1,CCP1CON,1
MODE2,CCP1CON,2
MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1OE,CCP1CON,6
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
SMT1TMR0,SMT1TMRL,0
SMT1TMR1,SMT1TMRL,1
SMT1TMR2,SMT1TMRL,2
SMT1TMR3,SMT1TMRL,3
SMT1TMR4,SMT1TMRL,4
SMT1TMR5,SMT1TMRL,5
SMT1TMR6,SMT1TMRL,6
SMT1TMR7,SMT1TMRL,7
SMT1TMR8,SMT1TMRH,0
SMT1TMR9,SMT1TMRH,1
SMT1TMR10,SMT1TMRH,2
SMT1TMR11,SMT1TMRH,3
SMT1TMR12,SMT1TMRH,4
SMT1TMR13,SMT1TMRH,5
SMT1TMR14,SMT1TMRH,6
SMT1TMR15,SMT1TMRH,7
SMT1TMR16,SMT1TMRU,0
SMT1TMR17,SMT1TMRU,1
SMT1TMR18,SMT1TMRU,2
SMT1TMR19,SMT1TMRU,3
SMT1TMR20,SMT1TMRU,4
SMT1TMR21,SMT1TMRU,5
SMT1TMR22,SMT1TMRU,6
SMT1TMR23,SMT1TMRU,7
SMT1CPR0,SMT1CPRL,0
SMT1CPR1,SMT1CPRL,1
SMT1CPR2,SMT1CPRL,2
SMT1CPR3,SMT1CPRL,3
SMT1CPR4,SMT1CPRL,4
SMT1CPR5,SMT1CPRL,5
SMT1CPR6,SMT1CPRL,6
SMT1CPR7,SMT1CPRL,7
SMT1CPR8,SMT1CPRH,0
SMT1CPR9,SMT1CPRH,1
SMT1CPR10,SMT1CPRH,2
SMT1CPR11,SMT1CPRH,3
SMT1CPR12,SMT1CPRH,4
SMT1CPR13,SMT1CPRH,5
SMT1CPR14,SMT1CPRH,6
SMT1CPR15,SMT1CPRH,7
SMT1CPR16,SMT1CPRU,0
SMT1CPR17,SMT1CPRU,1
SMT1CPR18,SMT1CPRU,2
SMT1CPR19,SMT1CPRU,3
SMT1CPR20,SMT1CPRU,4
SMT1CPR21,SMT1CPRU,5
SMT1CPR22,SMT1CPRU,6
SMT1CPR23,SMT1CPRU,7
SMT1CPW0,SMT1CPWL,0
SMT1CPW1,SMT1CPWL,1
SMT1CPW2,SMT1CPWL,2
SMT1CPW3,SMT1CPWL,3
SMT1CPW4,SMT1CPWL,4
SMT1CPW5,SMT1CPWL,5
SMT1CPW6,SMT1CPWL,6
SMT1CPW7,SMT1CPWL,7
SMT1CPW8,SMT1CPWH,0
SMT1CPW9,SMT1CPWH,1
SMT1CPW10,SMT1CPWH,2
SMT1CPW11,SMT1CPWH,3
SMT1CPW12,SMT1CPWH,4
SMT1CPW13,SMT1CPWH,5
SMT1CPW14,SMT1CPWH,6
SMT1CPW15,SMT1CPWH,7
SMT1CPW16,SMT1CPWU,0
SMT1CPW17,SMT1CPWU,1
SMT1CPW18,SMT1CPWU,2
SMT1CPW19,SMT1CPWU,3
SMT1CPW20,SMT1CPWU,4
SMT1CPW21,SMT1CPWU,5
SMT1CPW22,SMT1CPWU,6
SMT1CPW23,SMT1CPWU,7
SMT1PR0,SMT1PRL,0
SMT1PR1,SMT1PRL,1
SMT1PR2,SMT1PRL,2
SMT1PR3,SMT1PRL,3
SMT1PR4,SMT1PRL,4
SMT1PR5,SMT1PRL,5
SMT1PR6,SMT1PRL,6
SMT1PR7,SMT1PRL,7
SMT1PR8,SMT1PRH,0
SMT1PR9,SMT1PRH,1
SMT1PR10,SMT1PRH,2
SMT1PR11,SMT1PRH,3
SMT1PR12,SMT1PRH,4
SMT1PR13,SMT1PRH,5
SMT1PR14,SMT1PRH,6
SMT1PR15,SMT1PRH,7
SMT1PR16,SMT1PRU,0
SMT1PR17,SMT1PRU,1
SMT1PR18,SMT1PRU,2
SMT1PR19,SMT1PRU,3
SMT1PR20,SMT1PRU,4
SMT1PR21,SMT1PRU,5
SMT1PR22,SMT1PRU,6
SMT1PR23,SMT1PRU,7
CPOL,SMT1CON0,2
SPOL,SMT1CON0,3
WPOL,SMT1CON0,4
STP,SMT1CON0,5
SMT1CON0_EN,SMT1CON0,7
SMT1PS0,SMT1CON0,0
SMT1PS1,SMT1CON0,1
REPEAT,SMT1CON1,6
SMT1GO,SMT1CON1,7
SMT1CON1_MODE0,SMT1CON1,0
SMT1CON1_MODE1,SMT1CON1,1
SMT1CON1_MODE2,SMT1CON1,2
SMT1CON1_MODE3,SMT1CON1,3
SMT1REPEAT,SMT1CON1,6
SMT1MODE0,SMT1CON1,0
SMT1MODE1,SMT1CON1,1
SMT1MODE2,SMT1CON1,2
SMT1MODE3,SMT1CON1,3
AS,SMT1STAT,0
WS,SMT1STAT,1
TS,SMT1STAT,2
RST,SMT1STAT,5
CPWUP,SMT1STAT,6
CPRUP,SMT1STAT,7
SMT1AS,SMT1STAT,0
SMT1WS,SMT1STAT,1
SMT1TS,SMT1STAT,2
SMT1RESET,SMT1STAT,5
SMT1CPWUP,SMT1STAT,6
SMT1CPRUP,SMT1STAT,7
CSEL0,SMT1CLK,0
CSEL1,SMT1CLK,1
CSEL2,SMT1CLK,2
SMT1CSEL0,SMT1CLK,0
SMT1CSEL1,SMT1CLK,1
SMT1CSEL2,SMT1CLK,2
SSEL0,SMT1SIG,0
SSEL1,SMT1SIG,1
SSEL2,SMT1SIG,2
SMT1SSEL0,SMT1SIG,0
SMT1SSEL1,SMT1SIG,1
SMT1SSEL2,SMT1SIG,2
WSEL0,SMT1WIN,0
WSEL1,SMT1WIN,1
WSEL2,SMT1WIN,2
WSEL3,SMT1WIN,3
SMT1WSEL0,SMT1WIN,0
SMT1WSEL1,SMT1WIN,1
SMT1WSEL2,SMT1WIN,2
SMT1WSEL3,SMT1WIN,3
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NOT_PD,STATUS,3
NOT_TO,STATUS,4
BSR0,BSR,0
BSR1,BSR,1
BSR2,BSR,2
BSR3,BSR,3
BSR4,BSR,4
IOCIF,INTCON,0
INTF,INTCON,1
TMR0IF,INTCON,2
IOCIE,INTCON,3
INTE,INTCON,4
TMR0IE,INTCON,5
PEIE,INTCON,6
GIE,INTCON,7
T0IF,INTCON,2
T0IE,INTCON,5
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
CCP2IF,PIR2,0
TMR4IF,PIR2,1
TMR6IF,PIR2,2
C1IF,PIR2,5
C2IF,PIR2,6
ZCDIF,PIR3,4
CWGIF,PIR3,5
SMT1IF,PIR4,0
SMT1PRAIF,PIR4,1
SMT1PWAIF,PIR4,2
SMT2IF,PIR4,3
SMT2PRAIF,PIR4,4
SMT2PWAIF,PIR4,5
CRCIF,PIR4,6
SCANIF,PIR4,7
T1GVAL,T1GCON,2
T1GGO_NOT_DONE,T1GCON,3
T1GSPM,T1GCON,4
T1GTM,T1GCON,5
T1GPOL,T1GCON,6
TMR1GE,T1GCON,7
T1GSS0,T1GCON,0
T1GSS1,T1GCON,1
ON,T2CON,7
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
OUTPS0,T2CON,0
OUTPS1,T2CON,1
OUTPS2,T2CON,2
OUTPS3,T2CON,3
CKPS0,T2CON,4
CKPS1,T2CON,5
CKPS2,T2CON,6
TMR2ON,T2CON,7
CKSYNC,T2HLT,5
CKPOL,T2HLT,6
PSYNC,T2HLT,7
T2HLT_MODE0,T2HLT,0
T2HLT_MODE1,T2HLT,1
T2HLT_MODE2,T2HLT,2
T2HLT_MODE3,T2HLT,3
T2CKSYNC,T2HLT,5
T2CKPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2CS0,T2CLKCON,0
T2CS1,T2CLKCON,1
T2CS2,T2CLKCON,2
RSEL0,T2RST,0
RSEL1,T2RST,1
RSEL2,T2RST,2
RSEL3,T2RST,3
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA3,TRISA,3
TRISA4,TRISA,4
TRISA5,TRISA,5
CCP2IE,PIE2,0
TMR4IE,PIE2,1
TMR6IE,PIE2,2
C1IE,PIE2,5
C2IE,PIE2,6
ZCDIE,PIE3,4
CWGIE,PIE3,5
SMT1IE,PIE4,0
SMT1PRAIE,PIE4,1
SMT1PWAIE,PIE4,2
SMT2IE,PIE4,3
SMT2PRAIE,PIE4,4
SMT2PWAIE,PIE4,5
CRCIE,PIE4,6
SCANIE,PIE4,7
PSA,OPTION_REG,3
TMR0SE,OPTION_REG,4
TMR0CS,OPTION_REG,5
INTEDG,OPTION_REG,6
NOT_WPUEN,OPTION_REG,7
PS0,OPTION_REG,0
PS1,OPTION_REG,1
PS2,OPTION_REG,2
T0SE,OPTION_REG,4
T0CS,OPTION_REG,5
NOT_BOR,PCON,0
NOT_POR,PCON,1
NOT_RI,PCON,2
NOT_RMCLR,PCON,3
NOT_RWDT,PCON,4
NOT_WDTWV,PCON,5
STKUNF,PCON,6
STKOVF,PCON,7
TUN0,OSCTUNE,0
TUN1,OSCTUNE,1
TUN2,OSCTUNE,2
TUN3,OSCTUNE,3
TUN4,OSCTUNE,4
TUN5,OSCTUNE,5
SPLLEN,OSCCON,7
SCS0,OSCCON,0
SCS1,OSCCON,1
IRCF0,OSCCON,3
IRCF1,OSCCON,4
IRCF2,OSCCON,5
IRCF3,OSCCON,6
HFIOFS,OSCSTAT,0
LFIOFR,OSCSTAT,1
MFIOFR,OSCSTAT,2
HFIOFL,OSCSTAT,3
HFIOFR,OSCSTAT,4
PLLR,OSCSTAT,6
ADON,ADCON0,0
GO_DONE,ADCON0,1
GO_NOT_DONE,ADCON0,1
ADGO,ADCON0,1
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6
GO,ADCON0,1
TRIGSEL0,ADCON2,4
TRIGSEL1,ADCON2,5
TRIGSEL2,ADCON2,6
TRIGSEL3,ADCON2,7
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA3,LATA,3
LATA4,LATA,4
LATA5,LATA,5
C1SYNC,CM1CON0,0
C1HYS,CM1CON0,1
C1SP,CM1CON0,2
C1POL,CM1CON0,4
C1OE,CM1CON0,5
C1OUT,CM1CON0,6
C1ON,CM1CON0,7
C1NCH0,CM1CON1,0
C1NCH1,CM1CON1,1
C1NCH2,CM1CON1,2
C1PCH0,CM1CON1,4
C1PCH1,CM1CON1,5
C1INTN,CM1CON1,6
C1INTP,CM1CON1,7
MC1OUT,CMOUT,0
BORRDY,BORCON,0
BORFS,BORCON,6
SBOREN,BORCON,7
TSRNG,FVRCON,4
TSEN,FVRCON,5
FVRRDY,FVRCON,6
FVREN,FVRCON,7
ADFVR0,FVRCON,0
ADFVR1,FVRCON,1
CDAFVR0,FVRCON,2
CDAFVR1,FVRCON,3
DAC1OE,DAC1CON0,5
DAC1EN,DAC1CON0,7
D1PSS0,DAC1CON0,2
D1PSS1,DAC1CON0,3
DAC1R0,DAC1CON1,0
DAC1R1,DAC1CON1,1
DAC1R2,DAC1CON1,2
DAC1R3,DAC1CON1,3
DAC1R4,DAC1CON1,4
DAC1R5,DAC1CON1,5
DAC1R6,DAC1CON1,6
DAC1R7,DAC1CON1,7
ZCD1INTN,ZCD1CON,0
ZCD1INTP,ZCD1CON,1
ZCD1POL,ZCD1CON,4
ZCD1OUT,ZCD1CON,5
ZCD1OE,ZCD1CON,6
ZCD1EN,ZCD1CON,7
CCP1SEL,APFCON,0
T1GSEL,APFCON,3
CWGBSEL,APFCON,5
CWGASEL,APFCON,6
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA4,ANSELA,4
RD,PMCON1,0
WR,PMCON1,1
WREN,PMCON1,2
WRERR,PMCON1,3
FREE,PMCON1,4
LWLO,PMCON1,5
CFGS,PMCON1,6
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
ODA0,ODCONA,0
ODA1,ODCONA,1
ODA2,ODCONA,2
ODA4,ODCONA,4
ODA5,ODCONA,5
CCP2CON_FMT,CCP2CON,4
CCP2CON_OUT,CCP2CON,5
CCP2CON_OE,CCP2CON,6
CCP2CON_EN,CCP2CON,7
CCP2CON_MODE0,CCP2CON,0
CCP2CON_MODE1,CCP2CON,1
CCP2CON_MODE2,CCP2CON,2
CCP2CON_MODE3,CCP2CON,3
CCP2FMT,CCP2CON,4
CCP2OUT,CCP2CON,5
CCP2OE,CCP2CON,6
CCP2EN,CCP2CON,7
CCP2MODE0,CCP2CON,0
CCP2MODE1,CCP2CON,1
CCP2MODE2,CCP2CON,2
CCP2MODE3,CCP2CON,3
CCP2CAP_CTS0,CCP2CAP,0
CCP2CAP_CTS1,CCP2CAP,1
CCP2CTS0,CCP2CAP,0
CCP2CTS1,CCP2CAP,1
CCP1TSEL0,CCPTMRS,0
CCP1TSEL1,CCPTMRS,1
CCP2TSEL0,CCPTMRS,2
CCP2TSEL1,CCPTMRS,3
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
T4CON_ON,T4CON,7
T4ON,T4CON,7
T4OUTPS0,T4CON,0
T4OUTPS1,T4CON,1
T4OUTPS2,T4CON,2
T4OUTPS3,T4CON,3
T4CKPS0,T4CON,4
T4CKPS1,T4CON,5
T4CKPS2,T4CON,6
T4CON_OUTPS0,T4CON,0
T4CON_OUTPS1,T4CON,1
T4CON_OUTPS2,T4CON,2
T4CON_OUTPS3,T4CON,3
T4CON_CKPS0,T4CON,4
T4CON_CKPS1,T4CON,5
T4CON_CKPS2,T4CON,6
TMR4ON,T4CON,7
T4HLT_CKSYNC,T4HLT,5
T4HLT_CKPOL,T4HLT,6
T4HLT_PSYNC,T4HLT,7
T4HLT_MODE0,T4HLT,0
T4HLT_MODE1,T4HLT,1
T4HLT_MODE2,T4HLT,2
T4HLT_MODE3,T4HLT,3
T4CKSYNC,T4HLT,5
T4CKPOL,T4HLT,6
T4PSYNC,T4HLT,7
T4MODE0,T4HLT,0
T4MODE1,T4HLT,1
T4MODE2,T4HLT,2
T4MODE3,T4HLT,3
T4CS0,T4CLKCON,0
T4CS1,T4CLKCON,1
T4CS2,T4CLKCON,2
T4RST_RSEL0,T4RST,0
T4RST_RSEL1,T4RST,1
T4RST_RSEL2,T4RST,2
T4RST_RSEL3,T4RST,3
T4RSEL0,T4RST,0
T4RSEL1,T4RST,1
T4RSEL2,T4RST,2
T4RSEL3,T4RST,3
T6CON_ON,T6CON,7
T6ON,T6CON,7
T6OUTPS0,T6CON,0
T6OUTPS1,T6CON,1
T6OUTPS2,T6CON,2
T6OUTPS3,T6CON,3
T6CKPS0,T6CON,4
T6CKPS1,T6CON,5
T6CKPS2,T6CON,6
T6CON_OUTPS0,T6CON,0
T6CON_OUTPS1,T6CON,1
T6CON_OUTPS2,T6CON,2
T6CON_OUTPS3,T6CON,3
T6CON_CKPS0,T6CON,4
T6CON_CKPS1,T6CON,5
T6CON_CKPS2,T6CON,6
TMR6ON,T6CON,7
T6HLT_CKSYNC,T6HLT,5
T6HLT_CKPOL,T6HLT,6
T6HLT_PSYNC,T6HLT,7
T6HLT_MODE0,T6HLT,0
T6HLT_MODE1,T6HLT,1
T6HLT_MODE2,T6HLT,2
T6HLT_MODE3,T6HLT,3
T6CKSYNC,T6HLT,5
T6CKPOL,T6HLT,6
T6PSYNC,T6HLT,7
T6MODE0,T6HLT,0
T6MODE1,T6HLT,1
T6MODE2,T6HLT,2
T6MODE3,T6HLT,3
T6CS0,T6CLKCON,0
T6CS1,T6CLKCON,1
T6CS2,T6CLKCON,2
T6RST_RSEL0,T6RST,0
T6RST_RSEL1,T6RST,1
T6RST_RSEL2,T6RST,2
T6RST_RSEL3,T6RST,3
T6RSEL0,T6RST,0
T6RSEL1,T6RST,1
T6RSEL2,T6RST,2
T6RSEL3,T6RST,3
DBR0,CWG1DBR,0
DBR1,CWG1DBR,1
DBR2,CWG1DBR,2
DBR3,CWG1DBR,3
DBR4,CWG1DBR,4
DBR5,CWG1DBR,5
CWG1DBR0,CWG1DBR,0
CWG1DBR1,CWG1DBR,1
CWG1DBR2,CWG1DBR,2
CWG1DBR3,CWG1DBR,3
CWG1DBR4,CWG1DBR,4
CWG1DBR5,CWG1DBR,5
DBF0,CWG1DBF,0
DBF1,CWG1DBF,1
DBF2,CWG1DBF,2
DBF3,CWG1DBF,3
DBF4,CWG1DBF,4
DBF5,CWG1DBF,5
CWG1DBF0,CWG1DBF,0
CWG1DBF1,CWG1DBF,1
CWG1DBF2,CWG1DBF,2
CWG1DBF3,CWG1DBF,3
CWG1DBF4,CWG1DBF,4
CWG1DBF5,CWG1DBF,5
REN,CWG1AS0,6
SHUTDOWN,CWG1AS0,7
LSAC0,CWG1AS0,2
LSAC1,CWG1AS0,3
LSBD0,CWG1AS0,4
LSBD1,CWG1AS0,5
CWG1REN,CWG1AS0,6
CWG1SHUTDOWN,CWG1AS0,7
CWG1LSAC0,CWG1AS0,2
CWG1LSAC1,CWG1AS0,3
CWG1LSBD0,CWG1AS0,4
CWG1LSBD1,CWG1AS0,5
INAS,CWG1AS1,0
C1AS,CWG1AS1,1
C2AS,CWG1AS1,2
TMR2AS,CWG1AS1,4
TMR4AS,CWG1AS1,5
TMR6AS,CWG1AS1,6
CWG1INAS,CWG1AS1,0
CWG1C1AS,CWG1AS1,1
CWG1C2AS,CWG1AS1,2
CWG1TMR2AS,CWG1AS1,4
CWG1TMR4AS,CWG1AS1,5
CWG1TMR6AS,CWG1AS1,6
STRA,CWG1OCON0,0
STRB,CWG1OCON0,1
STRC,CWG1OCON0,2
STRD,CWG1OCON0,3
OVRA,CWG1OCON0,4
OVRB,CWG1OCON0,5
OVRC,CWG1OCON0,6
OVRD,CWG1OCON0,7
CWG1STRA,CWG1OCON0,0
CWG1STRB,CWG1OCON0,1
CWG1STRC,CWG1OCON0,2
CWG1STRD,CWG1OCON0,3
CWG1OVRA,CWG1OCON0,4
CWG1OVRB,CWG1OCON0,5
CWG1OVRC,CWG1OCON0,6
CWG1OVRD,CWG1OCON0,7
LD,CWG1CON0,6
CWG1CON0_EN,CWG1CON0,7
CWG1CON0_MODE0,CWG1CON0,0
CWG1CON0_MODE1,CWG1CON0,1
CWG1CON0_MODE2,CWG1CON0,2
G1EN,CWG1CON0,7
CWG1LD,CWG1CON0,6
CWG1EN,CWG1CON0,7
CWG1MODE0,CWG1CON0,0
CWG1MODE1,CWG1CON0,1
CWG1MODE2,CWG1CON0,2
POLA,CWG1CON1,0
POLB,CWG1CON1,1
POLC,CWG1CON1,2
POLD,CWG1CON1,3
IN,CWG1CON1,5
CWG1POLA,CWG1CON1,0
CWG1POLB,CWG1CON1,1
CWG1POLC,CWG1CON1,2
CWG1POLD,CWG1CON1,3
CWG1IN,CWG1CON1,5
OEA,CWG1OCON1,0
OEB,CWG1OCON1,1
OEC,CWG1OCON1,2
OED,CWG1OCON1,3
CWG1OEA,CWG1OCON1,0
CWG1OEB,CWG1OCON1,1
CWG1OEC,CWG1OCON1,2
CWG1OED,CWG1OCON1,3
CS,CWG1CLKCON,0
CWG1CS,CWG1CLKCON,0
IS0,CWG1ISM,0
IS1,CWG1ISM,1
IS2,CWG1ISM,2
CWG1IS0,CWG1ISM,0
CWG1IS1,CWG1ISM,1
CWG1IS2,CWG1ISM,2
SEN,WDTCON0,0
SWDTEN,WDTCON0,0
WDTSEN,WDTCON0,0
WDTPS0,WDTCON0,1
WDTPS1,WDTCON0,2
WDTPS2,WDTCON0,3
WDTPS3,WDTCON0,4
WDTPS4,WDTCON0,5
WINDOW0,WDTCON1,0
WINDOW1,WDTCON1,1
WINDOW2,WDTCON1,2
WDTWINDOW0,WDTCON1,0
WDTWINDOW1,WDTCON1,1
WDTWINDOW2,WDTCON1,2
WDTCS0,WDTCON1,4
WDTCS1,WDTCON1,5
WDTCS2,WDTCON1,6
PSCNT0,WDTPSL,0
PSCNT1,WDTPSL,1
PSCNT2,WDTPSL,2
PSCNT3,WDTPSL,3
PSCNT4,WDTPSL,4
PSCNT5,WDTPSL,5
PSCNT6,WDTPSL,6
PSCNT7,WDTPSL,7
WDTPSCNT0,WDTPSL,0
WDTPSCNT1,WDTPSL,1
WDTPSCNT2,WDTPSL,2
WDTPSCNT3,WDTPSL,3
WDTPSCNT4,WDTPSL,4
WDTPSCNT5,WDTPSL,5
WDTPSCNT6,WDTPSL,6
WDTPSCNT7,WDTPSL,7
PSCNT8,WDTPSH,0
PSCNT9,WDTPSH,1
PSCNT10,WDTPSH,2
PSCNT11,WDTPSH,3
PSCNT12,WDTPSH,4
PSCNT13,WDTPSH,5
PSCNT14,WDTPSH,6
PSCNT15,WDTPSH,7
WDTPSCNT8,WDTPSH,0
WDTPSCNT9,WDTPSH,1
WDTPSCNT10,WDTPSH,2
WDTPSCNT11,WDTPSH,3
WDTPSCNT12,WDTPSH,4
WDTPSCNT13,WDTPSH,5
WDTPSCNT14,WDTPSH,6
WDTPSCNT15,WDTPSH,7
PSCNT16,WDTTMR,0
PSCNT17,WDTTMR,1
STATE,WDTTMR,2
WDTPSCNT16,WDTTMR,0
WDTPSCNT17,WDTTMR,1
WDTSTATE,WDTTMR,2
WDTTMR0,WDTTMR,3
WDTTMR1,WDTTMR,4
WDTTMR2,WDTTMR,5
WDTTMR3,WDTTMR,6
WDTTMR4,WDTTMR,7
LDAR0,SCANLADRL,0
LDAR1,SCANLADRL,1
LADR2,SCANLADRL,2
LADR3,SCANLADRL,3
LADR4,SCANLADRL,4
LADR5,SCANLADRL,5
LADR6,SCANLADRL,6
LADR7,SCANLADRL,7
SCANLADR0,SCANLADRL,0
SCANLADR1,SCANLADRL,1
SCANLADR2,SCANLADRL,2
SCANLADR3,SCANLADRL,3
SCANLADR4,SCANLADRL,4
SCANLADR5,SCANLADRL,5
SCANLADR6,SCANLADRL,6
SCANLADR7,SCANLADRL,7
LADR8,SCANLADRH,0
LADR9,SCANLADRH,1
LADR10,SCANLADRH,2
LADR11,SCANLADRH,3
LADR12,SCANLADRH,4
LADR13,SCANLADRH,5
LADR14,SCANLADRH,6
LADR15,SCANLADRH,7
SCANLADR8,SCANLADRH,0
SCANLADR9,SCANLADRH,1
SCANLADR10,SCANLADRH,2
SCANLADR11,SCANLADRH,3
SCANLADR12,SCANLADRH,4
SCANLADR13,SCANLADRH,5
SCANLADR14,SCANLADRH,6
SCANLADR15,SCANLADRH,7
HADR0,SCANHADRL,0
HADR1,SCANHADRL,1
HARD2,SCANHADRL,2
HADR3,SCANHADRL,3
HADR4,SCANHADRL,4
HADR5,SCANHADRL,5
HADR6,SCANHADRL,6
HADR7,SCANHADRL,7
SCANHADR0,SCANHADRL,0
SCANHADR1,SCANHADRL,1
SCANHADR2,SCANHADRL,2
SCANHADR3,SCANHADRL,3
SCANHADR4,SCANHADRL,4
SCANHADR5,SCANHADRL,5
SCANHADR6,SCANHADRL,6
SCANHADR7,SCANHADRL,7
HADR8,SCANHADRH,0
HADR9,SCANHADRH,1
HADR10,SCANHADRH,2
HADR11,SCANHADRH,3
HADR12,SCANHADRH,4
HADR13,SCANHADRH,5
HADR14,SCANHADRH,6
HADR15,SCANHADRH,7
SCANHADR8,SCANHADRH,0
SCANHADR9,SCANHADRH,1
SCANHADR10,SCANHADRH,2
SCANHADR11,SCANHADRH,3
SCANHADR12,SCANHADRH,4
SCANHADR13,SCANHADRH,5
SCANHADR14,SCANHADRH,6
SCANHADR15,SCANHADRH,7
INTM,SCANCON0,3
INVALID,SCANCON0,4
BUSY,SCANCON0,5
SCANGO,SCANCON0,6
SCANCON0_EN,SCANCON0,7
SCANCON0_MODE0,SCANCON0,0
SCANCON0_MODE1,SCANCON0,1
SCANINTM,SCANCON0,3
SCANINVALID,SCANCON0,4
SCANBUSY,SCANCON0,5
SCANEN,SCANCON0,7
SCANMODE0,SCANCON0,0
SCANMODE1,SCANCON0,1
TSEL0,SCANTRIG,0
TSEL1,SCANTRIG,1
SCANTSEL0,SCANTRIG,0
SCANTSEL1,SCANTRIG,1
DAT0,CRCDATL,0
DAT1,CRCDATL,1
DAT2,CRCDATL,2
DAT3,CRCDATL,3
DAT4,CRCDATL,4
DAT5,CRCDATL,5
DAT6,CRCDATL,6
DAT7,CRCDATL,7
CRCDAT0,CRCDATL,0
CRCDAT1,CRCDATL,1
CRCDAT2,CRCDATL,2
CRCDAT3,CRCDATL,3
CRCDAT4,CRCDATL,4
CRCDAT5,CRCDATL,5
CRCDAT6,CRCDATL,6
CRDCDAT7,CRCDATL,7
DAT8,CRCDATH,0
DAT9,CRCDATH,1
DAT10,CRCDATH,2
DAT11,CRCDATH,3
DAT12,CRCDATH,4
DAT13,CRCDATH,5
DAT14,CRCDATH,6
DAT15,CRCDATH,7
CRCDAT8,CRCDATH,0
CRCDAT9,CRCDATH,1
CRCDAT10,CRCDATH,2
CRCDAT11,CRCDATH,3
CRCDAT12,CRCDATH,4
CRCDAT13,CRCDATH,5
CRCDAT14,CRCDATH,6
CRCDAT15,CRCDATH,7
ACC0,CRCACCL,0
ACC1,CRCACCL,1
ACC2,CRCACCL,2
ACC3,CRCACCL,3
ACC4,CRCACCL,4
ACC5,CRCACCL,5
ACC6,CRCACCL,6
ACC7,CRCACCL,7
CRCACC0,CRCACCL,0
CRCACC1,CRCACCL,1
CRCACC2,CRCACCL,2
CRCACC3,CRCACCL,3
CRCACC4,CRCACCL,4
CRCACC5,CRCACCL,5
CRCACC6,CRCACCL,6
CRCACC7,CRCACCL,7
ACC8,CRCACCH,0
ACC9,CRCACCH,1
ACC10,CRCACCH,2
ACC11,CRCACCH,3
ACC12,CRCACCH,4
ACC13,CRCACCH,5
ACC14,CRCACCH,6
ACC15,CRCACCH,7
CRCACC8,CRCACCH,0
CRCACC9,CRCACCH,1
CRCACC10,CRCACCH,2
CRCACC11,CRCACCH,3
CRCACC12,CRCACCH,4
CRCACC13,CRCACCH,5
CRCACC14,CRCACCH,6
CRCACC15,CRCACCH,7
SHIFT0,CRCSHIFTL,0
SHIFT1,CRCSHIFTL,1
SHIFT2,CRCSHIFTL,2
SHIFT3,CRCSHIFTL,3
SHIFT4,CRCSHIFTL,4
SHIFT5,CRCSHIFTL,5
SHIFT6,CRCSHIFTL,6
SHIFT7,CRCSHIFTL,7
CRCSHIFT0,CRCSHIFTL,0
CRCSHIFT1,CRCSHIFTL,1
CRCSHIFT2,CRCSHIFTL,2
CRCSHIFT3,CRCSHIFTL,3
CRCSHIFT4,CRCSHIFTL,4
CRCSHIFT5,CRCSHIFTL,5
CRCSHIFT6,CRCSHIFTL,6
CRCSHIFT7,CRCSHIFTL,7
SHIFT8,CRCSHIFTH,0
SHIFT9,CRCSHIFTH,1
SHIFT10,CRCSHIFTH,2
SHIFT11,CRCSHIFTH,3
SHIFT12,CRCSHIFTH,4
SHIFT13,CRCSHIFTH,5
SHIFT14,CRCSHIFTH,6
SHIFT15,CRCSHIFTH,7
CRCSHIFT8,CRCSHIFTH,0
CRCSHIFT9,CRCSHIFTH,1
CRCSHIFT10,CRCSHIFTH,2
CRCSHIFT11,CRCSHIFTH,3
CRCSHIFT12,CRCSHIFTH,4
CRCSHIFT13,CRCSHIFTH,5
CRCSHIFT14,CRCSHIFTH,6
CRCSHIFT15,CRCSHIFTH,7
XOR1,CRCXORL,1
XOR2,CRCXORL,2
XOR3,CRCXORL,3
XOR4,CRCXORL,4
XOR5,CRCXORL,5
XOR6,CRCXORL,6
XOR7,CRCXORL,7
CRCXOR1,CRCXORL,1
CRCXOR2,CRCXORL,2
CRCXOR3,CRCXORL,3
CRCXOR4,CRCXORL,4
CRCXOR5,CRCXORL,5
CRCXOR6,CRCXORL,6
CRCXOR7,CRCXORL,7
XOR8,CRCXORH,0
XOR9,CRCXORH,1
XOR10,CRCXORH,2
XOR11,CRCXORH,3
XOR12,CRCXORH,4
XOR13,CRCXORH,5
XOR14,CRCXORH,6
XOR15,CRCXORH,7
CRCXOR8,CRCXORH,0
CRCXOR9,CRCXORH,1
CRCXOR10,CRCXORH,2
CRCXOR11,CRCXORH,3
CRCXOR12,CRCXORH,4
CRCXOR13,CRCXORH,5
CRCXOR14,CRCXORH,6
CRCXOR15,CRCXORH,7
FULL,CRCCON0,0
SHIFTM,CRCCON0,1
ACCM,CRCCON0,4
CRCCON0_BUSY,CRCCON0,5
CRCGO,CRCCON0,6
CRCCON0_EN,CRCCON0,7
CRCFULL,CRCCON0,0
CRCSHIFTM,CRCCON0,1
CRCACCM,CRCCON0,4
CRCBUSY,CRCCON0,5
CRCEN,CRCCON0,7
PLEN0,CRCCON1,0
PLEN1,CRCCON1,1
PLEN2,CRCCON1,2
PLEN3,CRCCON1,3
DLEN0,CRCCON1,4
DLEN1,CRCCON1,5
DLEN2,CRCCON1,6
DLEN3,CRCCON1,7
CRCPLEN0,CRCCON1,0
CRCPLEN1,CRCCON1,1
CRCPLEN2,CRCCON1,2
CRCPLEN3,CRCCON1,3
CRCDLEN0,CRCCON1,4
CRCDLEN1,CRCCON1,5
CRCDLEN2,CRCCON1,6
CRCDLEN3,CRCCON1,7
SMT2TMR0,SMT2TMRL,0
SMT2TMR1,SMT2TMRL,1
SMT2TMR2,SMT2TMRL,2
SMT2TMR3,SMT2TMRL,3
SMT2TMR4,SMT2TMRL,4
SMT2TMR5,SMT2TMRL,5
SMT2TMR6,SMT2TMRL,6
SMT2TMR7,SMT2TMRL,7
SMT2TMR8,SMT2TMRH,0
SMT2TMR9,SMT2TMRH,1
SMT2TMR10,SMT2TMRH,2
SMT2TMR11,SMT2TMRH,3
SMT2TMR12,SMT2TMRH,4
SMT2TMR13,SMT2TMRH,5
SMT2TMR14,SMT2TMRH,6
SMT2TMR15,SMT2TMRH,7
SMT2TMR16,SMT2TMRU,0
SMT2TMR17,SMT2TMRU,1
SMT2TMR18,SMT2TMRU,2
SMT2TMR19,SMT2TMRU,3
SMT2TMR20,SMT2TMRU,4
SMT2TMR21,SMT2TMRU,5
SMT2TMR22,SMT2TMRU,6
SMT2TMR23,SMT2TMRU,7
SMT2CPR0,SMT2CPRL,0
SMT2CPR1,SMT2CPRL,1
SMT2CPR2,SMT2CPRL,2
SMT2CPR3,SMT2CPRL,3
SMT2CPR4,SMT2CPRL,4
SMT2CPR5,SMT2CPRL,5
SMT2CPR6,SMT2CPRL,6
SMT2CPR7,SMT2CPRL,7
SMT2CPR8,SMT2CPRH,0
SMT2CPR9,SMT2CPRH,1
SMT2CPR10,SMT2CPRH,2
SMT2CPR11,SMT2CPRH,3
SMT2CPR12,SMT2CPRH,4
SMT2CPR13,SMT2CPRH,5
SMT2CPR14,SMT2CPRH,6
SMT2CPR15,SMT2CPRH,7
SMT2CPR16,SMT2CPRU,0
SMT2CPR17,SMT2CPRU,1
SMT2CPR18,SMT2CPRU,2
SMT2CPR19,SMT2CPRU,3
SMT2CPR20,SMT2CPRU,4
SMT2CPR21,SMT2CPRU,5
SMT2CPR22,SMT2CPRU,6
SMT2CPR23,SMT2CPRU,7
SMT2CPW0,SMT2CPWL,0
SMT2CPW1,SMT2CPWL,1
SMT2CPW2,SMT2CPWL,2
SMT2CPW3,SMT2CPWL,3
SMT2CPW4,SMT2CPWL,4
SMT2CPW5,SMT2CPWL,5
SMT2CPW6,SMT2CPWL,6
SMT2CPW7,SMT2CPWL,7
SMT2CPW8,SMT2CPWH,0
SMT2CPW9,SMT2CPWH,1
SMT2CPW10,SMT2CPWH,2
SMT2CPW11,SMT2CPWH,3
SMT2CPW12,SMT2CPWH,4
SMT2CPW13,SMT2CPWH,5
SMT2CPW14,SMT2CPWH,6
SMT2CPW15,SMT2CPWH,7
SMT2CPW16,SMT2CPWU,0
SMT2CPW17,SMT2CPWU,1
SMT2CPW18,SMT2CPWU,2
SMT2CPW19,SMT2CPWU,3
SMT2CPW20,SMT2CPWU,4
SMT2CPW21,SMT2CPWU,5
SMT2CPW22,SMT2CPWU,6
SMT2CPW23,SMT2CPWU,7
SMT2PR0,SMT2PRL,0
SMT2PR1,SMT2PRL,1
SMT2PR2,SMT2PRL,2
SMT2PR3,SMT2PRL,3
SMT2PR4,SMT2PRL,4
SMT2PR5,SMT2PRL,5
SMT2PR6,SMT2PRL,6
SMT2PR7,SMT2PRL,7
SMT2PR8,SMT2PRH,0
SMT2PR9,SMT2PRH,1
SMT2PR10,SMT2PRH,2
SMT2PR11,SMT2PRH,3
SMT2PR12,SMT2PRH,4
SMT2PR13,SMT2PRH,5
SMT2PR14,SMT2PRH,6
SMT2PR15,SMT2PRH,7
SMT2PR16,SMT2PRU,0
SMT2PR17,SMT2PRU,1
SMT2PR18,SMT2PRU,2
SMT2PR19,SMT2PRU,3
SMT2PR20,SMT2PRU,4
SMT2PR21,SMT2PRU,5
SMT2PR22,SMT2PRU,6
SMT2PR23,SMT2PRU,7
SMT2CON0_CPOL,SMT2CON0,2
SMT2CON0_SPOL,SMT2CON0,3
SMT2CON0_WPOL,SMT2CON0,4
SMT2CON0_STP,SMT2CON0,5
SMT2CON0_EN,SMT2CON0,7
SMT2PS0,SMT2CON0,0
SMT2PS1,SMT2CON0,1
SMT2CON1_REPEAT,SMT2CON1,6
SMT2GO,SMT2CON1,7
SMT2CON1_MODE0,SMT2CON1,0
SMT2CON1_MODE1,SMT2CON1,1
SMT2CON1_MODE2,SMT2CON1,2
SMT2CON1_MODE3,SMT2CON1,3
SMT2REPEAT,SMT2CON1,6
SMT2MODE0,SMT2CON1,0
SMT2MODE1,SMT2CON1,1
SMT2MODE2,SMT2CON1,2
SMT2MODE3,SMT2CON1,3
SMT2STAT_AS,SMT2STAT,0
SMT2STAT_WS,SMT2STAT,1
SMT2STAT_TS,SMT2STAT,2
SMT2STAT_RST,SMT2STAT,5
SMT2STAT_CPWUP,SMT2STAT,6
SMT2STAT_CPRUP,SMT2STAT,7
SMT2AS,SMT2STAT,0
SMT2WS,SMT2STAT,1
SMT2TS,SMT2STAT,2
SMT2RESET,SMT2STAT,5
SMT2CPWUP,SMT2STAT,6
SMT2CPRUP,SMT2STAT,7
SMT2CLK_CSEL0,SMT2CLK,0
SMT2CLK_CSEL1,SMT2CLK,1
SMT2CLK_CSEL2,SMT2CLK,2
CSEL3,SMT2CLK,3
CSEL4,SMT2CLK,4
CSEL5,SMT2CLK,5
CSEL6,SMT2CLK,6
CSEL7,SMT2CLK,7
SMT2CSEL0,SMT2CLK,0
SMT2CSEL1,SMT2CLK,1
SMT2CSEL2,SMT2CLK,2
SMT2CSEL3,SMT2CLK,3
SMT2CSEL4,SMT2CLK,4
SMT2CSEL5,SMT2CLK,5
SMT2CSEL6,SMT2CLK,6
SMT2CSEL7,SMT2CLK,7
SMT2SIG_SSEL0,SMT2SIG,0
SMT2SIG_SSEL1,SMT2SIG,1
SMT2SIG_SSEL2,SMT2SIG,2
SSEL3,SMT2SIG,3
SSEL4,SMT2SIG,4
SSEL5,SMT2SIG,5
SSEL6,SMT2SIG,6
SSEL7,SMT2SIG,7
SMT2SSEL0,SMT2SIG,0
SMT2SSEL1,SMT2SIG,1
SMT2SSEL2,SMT2SIG,2
SMT2SSEL3,SMT2SIG,3
SMT2SSEL4,SMT2SIG,4
SMT2SSEL5,SMT2SIG,5
SMT2SSEL6,SMT2SIG,6
SMT2SSEL7,SMT2SIG,7
SMT2WIN_WSEL0,SMT2WIN,0
SMT2WIN_WSEL1,SMT2WIN,1
SMT2WIN_WSEL2,SMT2WIN,2
SMT2WIN_WSEL3,SMT2WIN,3
WSEL4,SMT2WIN,4
WSEL5,SMT2WIN,5
WSEL6,SMT2WIN,6
WSEL7,SMT2WIN,7
SMT2WSEL0,SMT2WIN,0
SMT2WSEL1,SMT2WIN,1
SMT2WSEL2,SMT2WIN,2
SMT2WSEL3,SMT2WIN,3
SMT2WSEL4,SMT2WIN,4
SMT2WSEL5,SMT2WIN,5
SMT2WSEL6,SMT2WIN,6
SMT2WSEL7,SMT2WIN,7
C_SHAD,STATUS_SHAD,0
DC_SHAD,STATUS_SHAD,1
Z_SHAD,STATUS_SHAD,2
_BOREN_SBODEN,BORCON,15359

[FreeRAM]
20:7F
A0:EF
120:16F

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-DIP]
7,RA0(IO)
6,RA1(IO)
5,RA2(IO)
4,RA3(IO)
3,RA4(IO)
2,RA5(IO)
8,Vss
1,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
OSC=INTOSC,ECL,ECM,ECH
PWRTE=ON,OFF
MCLRE=OFF,ON
CP=ON,OFF
BOREN=OFF,SBODEN,NSLEEP,ON
CLKOUTEN=ON,OFF
WRT=ALL,HALF,BOOT,OFF
ZCD=ON,OFF
PLLEN=OFF,ON
STVREN=OFF,ON
BORV=HI,LO
LPBOR=ON,OFF
LVP=OFF,ON
WDTCPS=WDTCPS0,WDTCPS1,WDTCPS2,WDTCPS3,WDTCPS4,WDTCPS5,WDTCPS6,WDTCPS7,WDTCPS8,WDTCPS9,WDTCPSA,WDTCPSB,WDTCPSC,WDTCPSD,WDTCPSE,WDTCPSF,WDTCPS10,WDTCPS11,WDTCPS12,WDTCPS1F
WDTE=OFF,SWDTEN,NSLEEP,ON
WDTCWS=WDTCWS125,WDTCWS25,WDTCWS375,WDTCWS50,WDTCWS625,WDTCWS75,WDTCWS100,WDTCWSSW
WDTCCS=LFINTOSC,MFINTOSC,SWC

[Config]
'For details of the config addresses see the microcontroller datasheet
FOSC_INTOSC,1,16380
FOSC_ECL,1,16381
FOSC_ECM,1,16382
FOSC_ECH,1,16383
PWRTE_ON,1,16351
PWRTE_OFF,1,16383
MCLRE_OFF,1,16319
MCLRE_ON,1,16383
CP_ON,1,16255
CP_OFF,1,16383
BOREN_OFF,1,14847
BOREN_SBODEN,1,15359
BOREN_NSLEEP,1,15871
BOREN_ON,1,16383
CLKOUTEN_ON,1,14335
CLKOUTEN_OFF,1,16383
WRT_ALL,2,16380
WRT_HALF,2,16381
WRT_BOOT,2,16382
WRT_OFF,2,16383
ZCD_ON,2,16255
ZCD_OFF,2,16383
PLLEN_OFF,2,16127
PLLEN_ON,2,16383
STVREN_OFF,2,15871
STVREN_ON,2,16383
BORV_HI,2,15359
BORV_LO,2,16383
LPBOR_ON,2,14335
LPBOR_OFF,2,16383
LVP_OFF,2,8191
LVP_ON,2,16383
WDTCPS_WDTCPS0,3,16352
WDTCPS_WDTCPS1,3,16353
WDTCPS_WDTCPS2,3,16354
WDTCPS_WDTCPS3,3,16355
WDTCPS_WDTCPS4,3,16356
WDTCPS_WDTCPS5,3,16357
WDTCPS_WDTCPS6,3,16358
WDTCPS_WDTCPS7,3,16359
WDTCPS_WDTCPS8,3,16360
WDTCPS_WDTCPS9,3,16361
WDTCPS_WDTCPSA,3,16362
WDTCPS_WDTCPSB,3,16363
WDTCPS_WDTCPSC,3,16364
WDTCPS_WDTCPSD,3,16365
WDTCPS_WDTCPSE,3,16366
WDTCPS_WDTCPSF,3,16367
WDTCPS_WDTCPS10,3,16368
WDTCPS_WDTCPS11,3,16369
WDTCPS_WDTCPS12,3,16370
WDTCPS_WDTCPS1F,3,16383
WDTE_OFF,3,16287
WDTE_SWDTEN,3,16319
WDTE_NSLEEP,3,16351
WDTE_ON,3,16383
WDTCWS_WDTCWS125,3,14591
WDTCWS_WDTCWS25,3,14847
WDTCWS_WDTCWS375,3,15103
WDTCWS_WDTCWS50,3,15359
WDTCWS_WDTCWS625,3,15615
WDTCWS_WDTCWS75,3,15871
WDTCWS_WDTCWS100,3,16127
WDTCWS_WDTCWSSW,3,16383
WDTCCS_LFINTOSC,3,2047
WDTCCS_MFINTOSC,3,4095
WDTCCS_SWC,3,16383
DEVID1,3,32774
IDLOC0,3,32768
IDLOC1,3,32769
IDLOC2,3,32770
IDLOC3,3,32771

