/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~_00_;
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  reg [2:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= { in_data[29:28], celloutsig_0_0z };
  assign { _00_, _01_[1:0] } = _05_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_5z = { in_data[56:53], celloutsig_0_0z } > { celloutsig_0_4z, celloutsig_0_0z, _00_, _01_[1:0] };
  assign celloutsig_1_2z = { in_data[165], celloutsig_1_0z } > { in_data[134:133], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_3z[9:5] > { celloutsig_1_3z[8:5], celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_9z[12:2], celloutsig_1_15z, _02_, celloutsig_1_15z } > { _02_[2:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[81:75] * { in_data[17:14], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[110:107] * in_data[106:103];
  assign celloutsig_1_7z = celloutsig_1_3z[9:3] * in_data[106:100];
  assign celloutsig_1_3z = { in_data[186:181], celloutsig_1_0z } | { in_data[149:148], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } | in_data[109:103];
  assign celloutsig_1_9z = { celloutsig_1_8z[5:0], celloutsig_1_7z } | { in_data[167:166], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_0z = & in_data[20:15];
  assign celloutsig_1_18z = & { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[102] & in_data[171];
  assign celloutsig_0_4z = ~^ in_data[61:53];
  assign celloutsig_1_5z = ~^ { in_data[115:107], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ celloutsig_1_8z[4:1];
  assign celloutsig_1_15z = ~^ in_data[138:126];
  assign celloutsig_1_19z = ~^ { celloutsig_1_3z[1:0], celloutsig_1_16z, celloutsig_1_1z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
