|part2
SW[1] => D_latch:stage0.Clk
SW[1] => LEDR[1].DATAIN
SW[0] => D_latch:stage0.D
SW[0] => LEDR[0].DATAIN
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= <GND>
LEDG[0] <= D_latch:stage0.Q


|part2|D_latch:stage0
Clk => S_g.IN0
D => S_g.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


