===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.4414 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.6576 ( 18.6%)    4.6576 ( 24.0%)  FIR Parser
   12.3601 ( 49.3%)    8.2980 ( 42.7%)  'firrtl.circuit' Pipeline
    2.2318 (  8.9%)    1.1173 (  5.7%)    'firrtl.module' Pipeline
    2.0370 (  8.1%)    1.0196 (  5.2%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1897 (  0.8%)    0.0952 (  0.5%)      LowerCHIRRTL
    0.1554 (  0.6%)    0.1554 (  0.8%)    InferWidths
    0.8777 (  3.5%)    0.8777 (  4.5%)    InferResets
    0.0582 (  0.2%)    0.0582 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.7470 (  3.0%)    0.7470 (  3.8%)    LowerFIRRTLTypes
    4.2297 ( 16.9%)    2.1188 ( 10.9%)    'firrtl.module' Pipeline
    2.1692 (  8.7%)    1.0958 (  5.6%)      ExpandWhens
    2.0542 (  8.2%)    1.0426 (  5.4%)      Canonicalizer
    0.5928 (  2.4%)    0.5928 (  3.0%)    Inliner
    1.8474 (  7.4%)    1.8474 (  9.5%)    IMConstProp
    0.0501 (  0.2%)    0.0501 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.6650 (  6.6%)    0.8339 (  4.3%)    'firrtl.module' Pipeline
    1.6620 (  6.6%)    0.8324 (  4.3%)      Canonicalizer
    1.1132 (  4.4%)    1.1132 (  5.7%)  LowerFIRRTLToHW
    0.2669 (  1.1%)    0.2669 (  1.4%)  HWMemSimImpl
    2.6406 ( 10.5%)    1.3207 (  6.8%)  'hw.module' Pipeline
    0.0732 (  0.3%)    0.0383 (  0.2%)    HWCleanup
    0.8572 (  3.4%)    0.4418 (  2.3%)    CSE
    0.0016 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.6873 (  6.7%)    0.8551 (  4.4%)    Canonicalizer
    0.0125 (  0.0%)    0.0064 (  0.0%)    HWLegalizeModules
    0.4880 (  1.9%)    0.4880 (  2.5%)  HWLegalizeNames
    0.5054 (  2.0%)    0.2531 (  1.3%)  'hw.module' Pipeline
    0.5016 (  2.0%)    0.2512 (  1.3%)    PrettifyVerilog
    3.0285 ( 12.1%)    3.0285 ( 15.6%)  ExportVerilog emission
    0.0093 (  0.0%)    0.0093 (  0.0%)  Rest
   25.0773 (100.0%)   19.4414 (100.0%)  Total

{
  totalTime: 19.482,
  maxMemory: 848834560
}
