
*** Running vivado
    with args -log hex_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hex_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hex_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brennan/Documents/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/brennan/Vivado/Vivado/2017.4/data/ip'.
Command: link_design -top hex_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_arduinoGpioBreakout_0/hex_arduinoGpioBreakout_0.dcp' for cell 'hex_i/arduinoGpioBreakout'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoop_0/hex_ctrlLoop_0.dcp' for cell 'hex_i/ctrlLoop'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoopUart_0/hex_ctrlLoopUart_0.dcp' for cell 'hex_i/ctrlLoopUart'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0.dcp' for cell 'hex_i/plClk'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIntrController_0/hex_plIntrController_0.dcp' for cell 'hex_i/plIntrController'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIrqConcat_0/hex_plIrqConcat_0.dcp' for cell 'hex_i/plIrqConcat'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_processing_system7_0_0/hex_processing_system7_0_0.dcp' for cell 'hex_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userReset_0/hex_userReset_0.dcp' for cell 'hex_i/userReset'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userResetSlice_0/hex_userResetSlice_0.dcp' for cell 'hex_i/userResetSlice'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_auto_pc_0/hex_auto_pc_0.dcp' for cell 'hex_i/ctrlLoopInterconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_xbar_0/hex_xbar_0.dcp' for cell 'hex_i/psInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_auto_pc_1/hex_auto_pc_1.dcp' for cell 'hex_i/psInterconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hex_i/plClk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hex_i/plClk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/.Xil/Vivado-20598-apple/dcp6/hex_plClk_0.edf:303]
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoopUart_0/hex_ctrlLoopUart_0_board.xdc] for cell 'hex_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoopUart_0/hex_ctrlLoopUart_0_board.xdc] for cell 'hex_i/ctrlLoopUart/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoopUart_0/hex_ctrlLoopUart_0.xdc] for cell 'hex_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_ctrlLoopUart_0/hex_ctrlLoopUart_0.xdc] for cell 'hex_i/ctrlLoopUart/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0_board.xdc] for cell 'hex_i/plClk/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0_board.xdc] for cell 'hex_i/plClk/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0.xdc] for cell 'hex_i/plClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2018.430 ; gain = 500.508 ; free physical = 1098 ; free virtual = 11386
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plClk_0/hex_plClk_0.xdc] for cell 'hex_i/plClk/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIntrController_0/hex_plIntrController_0.xdc] for cell 'hex_i/plIntrController/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIntrController_0/hex_plIntrController_0.xdc] for cell 'hex_i/plIntrController/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_processing_system7_0_0/hex_processing_system7_0_0.xdc] for cell 'hex_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_processing_system7_0_0/hex_processing_system7_0_0.xdc] for cell 'hex_i/processing_system7_0/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userReset_0/hex_userReset_0_board.xdc] for cell 'hex_i/userReset/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userReset_0/hex_userReset_0_board.xdc] for cell 'hex_i/userReset/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userReset_0/hex_userReset_0.xdc] for cell 'hex_i/userReset/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_userReset_0/hex_userReset_0.xdc] for cell 'hex_i/userReset/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduinotri_io[*]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/design.xdc]
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIntrController_0/hex_plIntrController_0_clocks.xdc] for cell 'hex_i/plIntrController/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/ip/hex_plIntrController_0/hex_plIntrController_0_clocks.xdc] for cell 'hex_i/plIntrController/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

24 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2019.438 ; gain = 840.898 ; free physical = 1064 ; free virtual = 11343
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.445 ; gain = 32.008 ; free physical = 1103 ; free virtual = 11379
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb8c19c5

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11397
INFO: [Opt 31-389] Phase Retarget created 119 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 286d7b05a

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11397
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 648 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20fe16419

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1116 ; free virtual = 11394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 742 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20fe16419

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1116 ; free virtual = 11394
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 20fe16419

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11394
Ending Logic Optimization Task | Checksum: 1fdb78832

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2064.445 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11394

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.575 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1b8ead1fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1112 ; free virtual = 11388
Ending Power Optimization Task | Checksum: 1b8ead1fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.621 ; gain = 182.176 ; free physical = 1117 ; free virtual = 11393
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1114 ; free virtual = 11392
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hex_wrapper_drc_opted.rpt -pb hex_wrapper_drc_opted.pb -rpx hex_wrapper_drc_opted.rpx
Command: report_drc -file hex_wrapper_drc_opted.rpt -pb hex_wrapper_drc_opted.pb -rpx hex_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1108 ; free virtual = 11384
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a4ba9dec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1108 ; free virtual = 11384
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1108 ; free virtual = 11385

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1471fa81c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1104 ; free virtual = 11380

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 112d65045

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1100 ; free virtual = 11377

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 112d65045

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1100 ; free virtual = 11377
Phase 1 Placer Initialization | Checksum: 112d65045

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1100 ; free virtual = 11377

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10c07fa9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1088 ; free virtual = 11365

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10c07fa9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1088 ; free virtual = 11365

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 133b97698

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1087 ; free virtual = 11364

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13773e2dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1087 ; free virtual = 11364

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13773e2dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1087 ; free virtual = 11364

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13a1c3f30

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1085 ; free virtual = 11362

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c5b83cf1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1085 ; free virtual = 11362

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c5b83cf1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1085 ; free virtual = 11362
Phase 3 Detail Placement | Checksum: 1c5b83cf1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1085 ; free virtual = 11362

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19a1d676f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19a1d676f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.066. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 130cc6fa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363
Phase 4.1 Post Commit Optimization | Checksum: 130cc6fa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 130cc6fa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 130cc6fa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bcb02b30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bcb02b30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1086 ; free virtual = 11363
Ending Placer Task | Checksum: 17230d944

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1097 ; free virtual = 11373
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1097 ; free virtual = 11373
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1094 ; free virtual = 11375
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hex_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1085 ; free virtual = 11363
INFO: [runtcl-4] Executing : report_utilization -file hex_wrapper_utilization_placed.rpt -pb hex_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1094 ; free virtual = 11372
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hex_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 1094 ; free virtual = 11372
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bed79b18 ConstDB: 0 ShapeSum: b3593e2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 189c73b5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 956 ; free virtual = 11235
Post Restoration Checksum: NetGraph: bca81c65 NumContArr: cd1f1ef6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189c73b5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 956 ; free virtual = 11235

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189c73b5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 941 ; free virtual = 11220

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189c73b5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 941 ; free virtual = 11220
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17876f491

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.112  | TNS=0.000  | WHS=-0.149 | THS=-19.658|

Phase 2 Router Initialization | Checksum: 12d967e66

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 932 ; free virtual = 11211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18ceaf5d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 935 ; free virtual = 11213

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195e4a7a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 932 ; free virtual = 11212

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19271769b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212
Phase 4 Rip-up And Reroute | Checksum: 19271769b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19271769b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19271769b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212
Phase 5 Delay and Skew Optimization | Checksum: 19271769b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ca791e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.173  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c1ce7e6e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212
Phase 6 Post Hold Fix | Checksum: 1c1ce7e6e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.226779 %
  Global Horizontal Routing Utilization  = 0.301217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15fa722ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 11212

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15fa722ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 932 ; free virtual = 11211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1723b9fa1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 932 ; free virtual = 11211

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.173  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1723b9fa1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 932 ; free virtual = 11211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 949 ; free virtual = 11228

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 949 ; free virtual = 11228
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2246.621 ; gain = 0.000 ; free physical = 945 ; free virtual = 11228
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hex_wrapper_drc_routed.rpt -pb hex_wrapper_drc_routed.pb -rpx hex_wrapper_drc_routed.rpx
Command: report_drc -file hex_wrapper_drc_routed.rpt -pb hex_wrapper_drc_routed.pb -rpx hex_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hex_wrapper_methodology_drc_routed.rpt -pb hex_wrapper_methodology_drc_routed.pb -rpx hex_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hex_wrapper_methodology_drc_routed.rpt -pb hex_wrapper_methodology_drc_routed.pb -rpx hex_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/hex_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hex_wrapper_power_routed.rpt -pb hex_wrapper_power_summary_routed.pb -rpx hex_wrapper_power_routed.rpx
Command: report_power -file hex_wrapper_power_routed.rpt -pb hex_wrapper_power_summary_routed.pb -rpx hex_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hex_wrapper_route_status.rpt -pb hex_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hex_wrapper_timing_summary_routed.rpt -rpx hex_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hex_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hex_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force hex_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_14/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_15/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_17/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hex_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/brennan/Documents/pynq-copter/pynqcopter/hex/hex/hex.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jul 20 07:36:28 2018. For additional details about this file, please refer to the WebTalk help file at /home/brennan/Vivado/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 47 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:02:27 . Memory (MB): peak = 2558.492 ; gain = 287.840 ; free physical = 859 ; free virtual = 10695
INFO: [Common 17-206] Exiting Vivado at Fri Jul 20 07:36:28 2018...
