library ieee ;
use ieee.std_logic_1164.all;


entity ElevenCounter is
	port (
		clk: in std_logic ;
		counter : out std_logic_vector( 10 downto 0)
	);
end entity;

architecture Behave of ElevenCounter is
	component DFlipFlop1 is
		port (D, CLK, reset: in std_logic; Q: out std_logic);
	end component;
	signal n0,n1,n2,n3,n4,n5,n6,n7,n8,n9,n10 : std_logic := '1';
	signal reset : std_logic := '0' ;
	begin
		
		
		n0 <= (not counter(0)) ;
		n1 <= (not counter(1)) ;
		n2 <= (not counter(2)) ;
		n3 <= (not counter(3)) ;
		n4 <= (not counter(4)) ;
		n5 <= (not counter(5)) ;
		n6 <= (not counter(6)) ;
		n7 <= (not counter(7)) ;
		n8 <= (not counter(8)) ;
		n9 <= (not counter(9)) ;
		n10 <= (not counter(10)) ;
		dff1 : DFlipFlop1 port map( D=>n0, CLK=>clk, reset=>reset, Q=>counter(0));
		dff2 : DFlipFlop1 port map( D=>n1, CLK=>n0, reset=>reset, Q=>counter(1));
		dff3 : DFlipFlop1 port map( D=>n2, CLK=>n1, reset=>reset, Q=>counter(2));
		dff4 : DFlipFlop1 port map( D=>n3, CLK=>n2, reset=>reset, Q=>counter(3));
		dff5 : DFlipFlop1 port map( D=>n4, CLK=>n3, reset=>reset, Q=>counter(4));
		dff6 : DFlipFlop1 port map( D=>n5, CLK=>n4, reset=>reset, Q=>counter(5));
		dff7 : DFlipFlop1 port map( D=>n6, CLK=>n5, reset=>reset, Q=>counter(6));
		dff8 : DFlipFlop1 port map( D=>n7, CLK=>n6, reset=>reset, Q=>counter(7));
		dff9 : DFlipFlop1 port map( D=>n8, CLK=>n7, reset=>reset, Q=>counter(8));
		dff10 : DFlipFlop1 port map( D=>n9, CLK=>n8, reset=>reset, Q=>counter(9));
		dff11 : DFlipFlop1 port map( D=>n10, CLK=>n9, reset=>reset, Q=>counter(10));
		
end Behave;

		
		
		

		