#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015da6b6bbd0 .scope module, "test_clock_tb" "test_clock_tb" 2 4;
 .timescale -9 -9;
v0000015da6a520a0_0 .net "clk", 0 0, L_0000015da6a52a60;  1 drivers
S_0000015da6b6d680 .scope module, "uut" "test_clock" 2 8, 3 4 0, S_0000015da6b6bbd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v0000015da6a518d0_0 .var "apulse", 0 0;
v0000015da6a51ec0_0 .net "clk", 0 0, L_0000015da6a52a60;  alias, 1 drivers
v0000015da6a51f60_0 .var "hlt", 0 0;
v0000015da6a523c0_0 .var "mpulse", 0 0;
v0000015da6a519c0_0 .var "select", 0 0;
S_0000015da6b6d810 .scope module, "test" "clock" 3 15, 4 14 0, S_0000015da6b6d680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "apulse";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 1 "mpulse";
    .port_info 3 /INPUT 1 "hlt";
    .port_info 4 /OUTPUT 1 "clk";
L_0000015da6a04fc0 .functor AND 1, v0000015da6a518d0_0, v0000015da6a519c0_0, C4<1>, C4<1>;
L_0000015da6a05c40 .functor NOT 1, v0000015da6a519c0_0, C4<0>, C4<0>, C4<0>;
L_0000015da69d3680 .functor AND 1, v0000015da6a523c0_0, L_0000015da6a05c40, C4<1>, C4<1>;
L_0000015da6a52980 .functor OR 1, L_0000015da6a04fc0, L_0000015da69d3680, C4<0>, C4<0>;
L_0000015da6a529f0 .functor NOT 1, v0000015da6a51f60_0, C4<0>, C4<0>, C4<0>;
L_0000015da6a52a60 .functor AND 1, L_0000015da6a52980, L_0000015da6a529f0, C4<1>, C4<1>;
v0000015da6b6baa0_0 .net *"_ivl_1", 0 0, L_0000015da6a04fc0;  1 drivers
v0000015da69d3160_0 .net *"_ivl_2", 0 0, L_0000015da6a05c40;  1 drivers
v0000015da6b6bd60_0 .net *"_ivl_5", 0 0, L_0000015da69d3680;  1 drivers
v0000015da6b6d9a0_0 .net *"_ivl_7", 0 0, L_0000015da6a52980;  1 drivers
v0000015da6b6da40_0 .net *"_ivl_8", 0 0, L_0000015da6a529f0;  1 drivers
v0000015da6a04cb0_0 .net "apulse", 0 0, v0000015da6a518d0_0;  1 drivers
v0000015da6a04d50_0 .net "clk", 0 0, L_0000015da6a52a60;  alias, 1 drivers
v0000015da6a04df0_0 .net "hlt", 0 0, v0000015da6a51f60_0;  1 drivers
v0000015da6a04e90_0 .net "mpulse", 0 0, v0000015da6a523c0_0;  1 drivers
v0000015da6a51830_0 .net "select", 0 0, v0000015da6a519c0_0;  1 drivers
    .scope S_0000015da6b6d680;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015da6a518d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000015da6b6d680;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015da6a519c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000015da6b6d680;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015da6a523c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000015da6b6d680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015da6a51f60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000015da6b6d680;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0000015da6a518d0_0;
    %inv;
    %store/vec4 v0000015da6a518d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000015da6a518d0_0;
    %inv;
    %store/vec4 v0000015da6a518d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015da6b6bbd0;
T_5 ;
    %vpi_call 2 11 "$dumpfile", "test_clock_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015da6b6bbd0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %vpi_call 2 16 "$display", "Test Complete" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_clock_tb.v";
    "./test_clock.v";
    "./clock.v";
