# NASSCOM-VLSI-DESIGN-AND-PLANNING

## Day - 1

L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs <br>
L2 - Introduction to RISC-V <br>
L3 - From Software Applications to Hardware 

L1 - Introduction to all components of open-source digital asic design <br>
L2 - Simplified RTL2GDS flow <br>
L3 - Introduction to OpenLANE and Strive chipsets <br>
L4 - Introduction to OpenLANE detailed ASIC design flow

L1 - OpenLANE Directory structure in detail <br>
L2 - Design Preparation Step <br>
![Alt text]("Day-1/prep.png](https://github.com/tendo14/NASSCOM-VLSI-PLANNING/blob/main/Day-1/prep.png")

