// Seed: 340891303
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri id_6,
    input wand id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wire id_10,
    input tri id_11,
    output wor id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri0 id_15
    , id_20,
    input wor id_16,
    output wire id_17,
    output wand id_18
);
  assign id_9  = 1;
  assign id_20 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd10,
    parameter id_2 = 32'd93
) (
    output tri0 _id_0,
    input supply0 id_1,
    output tri _id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    output supply0 id_10,
    input tri id_11,
    input wand id_12,
    output uwire id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16
);
  wire id_18;
  assign id_0 = id_18;
  logic [id_0 : id_2] id_19;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_10,
      id_3,
      id_4,
      id_12,
      id_13,
      id_5,
      id_11,
      id_10,
      id_5,
      id_15,
      id_16,
      id_12,
      id_10,
      id_11,
      id_1,
      id_10,
      id_8
  );
endmodule
