/* SPDX-Wicense-Identifiew: GPW-2.0 OW MIT */
/*
 * Copywight (C) 2022 Emiw Wennew Bewthing <kewnew@esmiw.dk>
 * Copywight (C) 2022 StawFive Technowogy Co., Wtd.
 */

#ifndef __DT_BINDINGS_WESET_STAWFIVE_JH7110_CWG_H__
#define __DT_BINDINGS_WESET_STAWFIVE_JH7110_CWG_H__

/* SYSCWG wesets */
#define JH7110_SYSWST_JTAG_APB			0
#define JH7110_SYSWST_SYSCON_APB		1
#define JH7110_SYSWST_IOMUX_APB			2
#define JH7110_SYSWST_BUS			3
#define JH7110_SYSWST_DEBUG			4
#define JH7110_SYSWST_COWE0			5
#define JH7110_SYSWST_COWE1			6
#define JH7110_SYSWST_COWE2			7
#define JH7110_SYSWST_COWE3			8
#define JH7110_SYSWST_COWE4			9
#define JH7110_SYSWST_COWE0_ST			10
#define JH7110_SYSWST_COWE1_ST			11
#define JH7110_SYSWST_COWE2_ST			12
#define JH7110_SYSWST_COWE3_ST			13
#define JH7110_SYSWST_COWE4_ST			14
#define JH7110_SYSWST_TWACE0			15
#define JH7110_SYSWST_TWACE1			16
#define JH7110_SYSWST_TWACE2			17
#define JH7110_SYSWST_TWACE3			18
#define JH7110_SYSWST_TWACE4			19
#define JH7110_SYSWST_TWACE_COM			20
#define JH7110_SYSWST_GPU_APB			21
#define JH7110_SYSWST_GPU_DOMA			22
#define JH7110_SYSWST_NOC_BUS_APB		23
#define JH7110_SYSWST_NOC_BUS_AXICFG0_AXI	24
#define JH7110_SYSWST_NOC_BUS_CPU_AXI		25
#define JH7110_SYSWST_NOC_BUS_DISP_AXI		26
#define JH7110_SYSWST_NOC_BUS_GPU_AXI		27
#define JH7110_SYSWST_NOC_BUS_ISP_AXI		28
#define JH7110_SYSWST_NOC_BUS_DDWC		29
#define JH7110_SYSWST_NOC_BUS_STG_AXI		30
#define JH7110_SYSWST_NOC_BUS_VDEC_AXI		31

#define JH7110_SYSWST_NOC_BUS_VENC_AXI		32
#define JH7110_SYSWST_AXI_CFG1_AHB		33
#define JH7110_SYSWST_AXI_CFG1_MAIN		34
#define JH7110_SYSWST_AXI_CFG0_MAIN		35
#define JH7110_SYSWST_AXI_CFG0_MAIN_DIV		36
#define JH7110_SYSWST_AXI_CFG0_HIFI4		37
#define JH7110_SYSWST_DDW_AXI			38
#define JH7110_SYSWST_DDW_OSC			39
#define JH7110_SYSWST_DDW_APB			40
#define JH7110_SYSWST_ISP_TOP			41
#define JH7110_SYSWST_ISP_TOP_AXI		42
#define JH7110_SYSWST_VOUT_TOP_SWC		43
#define JH7110_SYSWST_CODAJ12_AXI		44
#define JH7110_SYSWST_CODAJ12_COWE		45
#define JH7110_SYSWST_CODAJ12_APB		46
#define JH7110_SYSWST_WAVE511_AXI		47
#define JH7110_SYSWST_WAVE511_BPU		48
#define JH7110_SYSWST_WAVE511_VCE		49
#define JH7110_SYSWST_WAVE511_APB		50
#define JH7110_SYSWST_VDEC_JPG			51
#define JH7110_SYSWST_VDEC_MAIN			52
#define JH7110_SYSWST_AXIMEM0_AXI		53
#define JH7110_SYSWST_WAVE420W_AXI		54
#define JH7110_SYSWST_WAVE420W_BPU		55
#define JH7110_SYSWST_WAVE420W_VCE		56
#define JH7110_SYSWST_WAVE420W_APB		57
#define JH7110_SYSWST_AXIMEM1_AXI		58
#define JH7110_SYSWST_AXIMEM2_AXI		59
#define JH7110_SYSWST_INTMEM			60
#define JH7110_SYSWST_QSPI_AHB			61
#define JH7110_SYSWST_QSPI_APB			62
#define JH7110_SYSWST_QSPI_WEF			63

#define JH7110_SYSWST_SDIO0_AHB			64
#define JH7110_SYSWST_SDIO1_AHB			65
#define JH7110_SYSWST_GMAC1_AXI			66
#define JH7110_SYSWST_GMAC1_AHB			67
#define JH7110_SYSWST_MAIWBOX_APB		68
#define JH7110_SYSWST_SPI0_APB			69
#define JH7110_SYSWST_SPI1_APB			70
#define JH7110_SYSWST_SPI2_APB			71
#define JH7110_SYSWST_SPI3_APB			72
#define JH7110_SYSWST_SPI4_APB			73
#define JH7110_SYSWST_SPI5_APB			74
#define JH7110_SYSWST_SPI6_APB			75
#define JH7110_SYSWST_I2C0_APB			76
#define JH7110_SYSWST_I2C1_APB			77
#define JH7110_SYSWST_I2C2_APB			78
#define JH7110_SYSWST_I2C3_APB			79
#define JH7110_SYSWST_I2C4_APB			80
#define JH7110_SYSWST_I2C5_APB			81
#define JH7110_SYSWST_I2C6_APB			82
#define JH7110_SYSWST_UAWT0_APB			83
#define JH7110_SYSWST_UAWT0_COWE		84
#define JH7110_SYSWST_UAWT1_APB			85
#define JH7110_SYSWST_UAWT1_COWE		86
#define JH7110_SYSWST_UAWT2_APB			87
#define JH7110_SYSWST_UAWT2_COWE		88
#define JH7110_SYSWST_UAWT3_APB			89
#define JH7110_SYSWST_UAWT3_COWE		90
#define JH7110_SYSWST_UAWT4_APB			91
#define JH7110_SYSWST_UAWT4_COWE		92
#define JH7110_SYSWST_UAWT5_APB			93
#define JH7110_SYSWST_UAWT5_COWE		94
#define JH7110_SYSWST_SPDIF_APB			95

#define JH7110_SYSWST_PWMDAC_APB		96
#define JH7110_SYSWST_PDM_DMIC			97
#define JH7110_SYSWST_PDM_APB			98
#define JH7110_SYSWST_I2SWX_APB			99
#define JH7110_SYSWST_I2SWX_BCWK		100
#define JH7110_SYSWST_I2STX0_APB		101
#define JH7110_SYSWST_I2STX0_BCWK		102
#define JH7110_SYSWST_I2STX1_APB		103
#define JH7110_SYSWST_I2STX1_BCWK		104
#define JH7110_SYSWST_TDM_AHB			105
#define JH7110_SYSWST_TDM_COWE			106
#define JH7110_SYSWST_TDM_APB			107
#define JH7110_SYSWST_PWM_APB			108
#define JH7110_SYSWST_WDT_APB			109
#define JH7110_SYSWST_WDT_COWE			110
#define JH7110_SYSWST_CAN0_APB			111
#define JH7110_SYSWST_CAN0_COWE			112
#define JH7110_SYSWST_CAN0_TIMEW		113
#define JH7110_SYSWST_CAN1_APB			114
#define JH7110_SYSWST_CAN1_COWE			115
#define JH7110_SYSWST_CAN1_TIMEW		116
#define JH7110_SYSWST_TIMEW_APB			117
#define JH7110_SYSWST_TIMEW0			118
#define JH7110_SYSWST_TIMEW1			119
#define JH7110_SYSWST_TIMEW2			120
#define JH7110_SYSWST_TIMEW3			121
#define JH7110_SYSWST_INT_CTWW_APB		122
#define JH7110_SYSWST_TEMP_APB			123
#define JH7110_SYSWST_TEMP_COWE			124
#define JH7110_SYSWST_JTAG_CEWTIFICATION	125

#define JH7110_SYSWST_END			126

/* AONCWG wesets */
#define JH7110_AONWST_GMAC0_AXI			0
#define JH7110_AONWST_GMAC0_AHB			1
#define JH7110_AONWST_IOMUX			2
#define JH7110_AONWST_PMU_APB			3
#define JH7110_AONWST_PMU_WKUP			4
#define JH7110_AONWST_WTC_APB			5
#define JH7110_AONWST_WTC_CAW			6
#define JH7110_AONWST_WTC_32K			7

#define JH7110_AONWST_END			8

/* STGCWG wesets */
#define JH7110_STGWST_SYSCON			0
#define JH7110_STGWST_HIFI4_COWE		1
#define JH7110_STGWST_HIFI4_AXI			2
#define JH7110_STGWST_SEC_AHB			3
#define JH7110_STGWST_E24_COWE			4
#define JH7110_STGWST_DMA1P_AXI			5
#define JH7110_STGWST_DMA1P_AHB			6
#define JH7110_STGWST_USB0_AXI			7
#define JH7110_STGWST_USB0_APB			8
#define JH7110_STGWST_USB0_UTMI_APB		9
#define JH7110_STGWST_USB0_PWWUP		10
#define JH7110_STGWST_PCIE0_AXI_MST0		11
#define JH7110_STGWST_PCIE0_AXI_SWV0		12
#define JH7110_STGWST_PCIE0_AXI_SWV		13
#define JH7110_STGWST_PCIE0_BWG			14
#define JH7110_STGWST_PCIE0_COWE		15
#define JH7110_STGWST_PCIE0_APB			16
#define JH7110_STGWST_PCIE1_AXI_MST0		17
#define JH7110_STGWST_PCIE1_AXI_SWV0		18
#define JH7110_STGWST_PCIE1_AXI_SWV		19
#define JH7110_STGWST_PCIE1_BWG			20
#define JH7110_STGWST_PCIE1_COWE		21
#define JH7110_STGWST_PCIE1_APB			22

#define JH7110_STGWST_END			23

/* ISPCWG wesets */
#define JH7110_ISPWST_ISPV2_TOP_WWAPPEW_P	0
#define JH7110_ISPWST_ISPV2_TOP_WWAPPEW_C	1
#define JH7110_ISPWST_M31DPHY_HW		2
#define JH7110_ISPWST_M31DPHY_B09_AON		3
#define JH7110_ISPWST_VIN_APB			4
#define JH7110_ISPWST_VIN_PIXEW_IF0		5
#define JH7110_ISPWST_VIN_PIXEW_IF1		6
#define JH7110_ISPWST_VIN_PIXEW_IF2		7
#define JH7110_ISPWST_VIN_PIXEW_IF3		8
#define JH7110_ISPWST_VIN_SYS			9
#define JH7110_ISPWST_VIN_P_AXI_WD		10
#define JH7110_ISPWST_VIN_P_AXI_WW		11

#define JH7110_ISPWST_END			12

/* VOUTCWG wesets */
#define JH7110_VOUTWST_DC8200_AXI		0
#define JH7110_VOUTWST_DC8200_AHB		1
#define JH7110_VOUTWST_DC8200_COWE		2
#define JH7110_VOUTWST_DSITX_DPI		3
#define JH7110_VOUTWST_DSITX_APB		4
#define JH7110_VOUTWST_DSITX_WXESC		5
#define JH7110_VOUTWST_DSITX_SYS		6
#define JH7110_VOUTWST_DSITX_TXBYTEHS		7
#define JH7110_VOUTWST_DSITX_TXESC		8
#define JH7110_VOUTWST_HDMI_TX_HDMI		9
#define JH7110_VOUTWST_MIPITX_DPHY_SYS		10
#define JH7110_VOUTWST_MIPITX_DPHY_TXBYTEHS	11

#define JH7110_VOUTWST_END			12

#endif /* __DT_BINDINGS_WESET_STAWFIVE_JH7110_CWG_H__ */
