library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity creatNum is
port(clk1,clk2: in std_logic;
end creatNum;

architecture oo of creatNum is
signal choose : std_logic;
signal op : std_logic_vector(4 downto 0);
 
begin
process(clk) ---0-9
begin
	if clk'event and clk='1' then
		case op is 
			when "00000" => 
				op <= "00001";
			when "00001" =>
				op <= "00010";
			when "00010" =>
				op <= "00011";
			when "00011" =>
				op <= "00100";
			when "00100" =>
				op <= "00101";
			when "00101" =>
				op <= "00110";
			when "00110" =>
				op <= "00111";
			when "00111" =>
				op <= "01000";
			when "01000" =>
				op <= "01001";
			when "01001" =>
				op <= "00000";
		end case;
	end if;
end process;
process(clk2) ---0.1
begin
	if clk2'event and clk2='1' then
		case od is
			when "0" =>
				od <= "1";
			when others =>
				od <= "0";
		end case;
	end if;
end process;


tmp1 <= to_integer(unsigned(op)) + (25 * to_integer(unsigned(od)));--求範圍

tp <= tmp1 / 10;---十位
up <= tmp1 MOD 10;---個位

tenT <= std_logic_vector(to_unsigned(tp,tenT'length));
unitT <= std_logic_vector(to_unsigned(up,unitT'length));

--unit <= op;
--tmp <= od;

end oo;