{"vcs1":{"timestamp_begin":1731173542.000436630, "rt":2.33, "ut":1.12, "st":0.20}}
{"vcselab":{"timestamp_begin":1731173544.395638793, "rt":0.87, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1731173545.334750783, "rt":0.26, "ut":0.11, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731173541.458133662}
{"VCS_COMP_START_TIME": 1731173541.458133662}
{"VCS_COMP_END_TIME": 1731173723.643123943}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333752}}
{"stitch_vcselab": {"peak_mem": 231548}}
