#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 21 13:08:56 2025
# Process ID: 332560
# Current directory: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_clock_converter_0_2_synth_1
# Command line: vivado -log design_1_axis_clock_converter_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_clock_converter_0_2.tcl
# Log file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_clock_converter_0_2_synth_1/design_1_axis_clock_converter_0_2.vds
# Journal file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_clock_converter_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_clock_converter_0_2.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_clock_converter_0_2, cache-ID = 845adfcb6e35d050.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 13:09:05 2025...
