All exception entry points lie in <FONT class=clozed>untranslated</FONT> regions of the MIPS memory map, in kseg1 for uncached entry points and in kseg0 for cached ones.</SPAN>