{
  "module_name": "vega10_pptable.h",
  "hash_id": "79f661bd6c17049df710467e79dbdbbf716f229d1f938debaa5205283a13351d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_pptable.h",
  "human_readable_source": " \n#ifndef _VEGA10_PPTABLE_H_\n#define _VEGA10_PPTABLE_H_\n\n#pragma pack(push, 1)\n\n#define ATOM_VEGA10_PP_FANPARAMETERS_TACHOMETER_PULSES_PER_REVOLUTION_MASK 0x0f\n#define ATOM_VEGA10_PP_FANPARAMETERS_NOFAN                                 0x80\n\n#define ATOM_VEGA10_PP_THERMALCONTROLLER_NONE      0\n#define ATOM_VEGA10_PP_THERMALCONTROLLER_LM96163   17\n#define ATOM_VEGA10_PP_THERMALCONTROLLER_VEGA10    24\n\n#define ATOM_VEGA10_PP_THERMALCONTROLLER_ADT7473_WITH_INTERNAL   0x89\n#define ATOM_VEGA10_PP_THERMALCONTROLLER_EMC2103_WITH_INTERNAL   0x8D\n\n#define ATOM_VEGA10_PP_PLATFORM_CAP_POWERPLAY                   0x1\n#define ATOM_VEGA10_PP_PLATFORM_CAP_SBIOSPOWERSOURCE            0x2\n#define ATOM_VEGA10_PP_PLATFORM_CAP_HARDWAREDC                  0x4\n#define ATOM_VEGA10_PP_PLATFORM_CAP_BACO                        0x8\n#define ATOM_VEGA10_PP_PLATFORM_COMBINE_PCC_WITH_THERMAL_SIGNAL 0x10\n\n\n \n#define ATOM_PPLIB_CLASSIFICATION_UI_MASK               0x0007\n#define ATOM_PPLIB_CLASSIFICATION_UI_SHIFT              0\n#define ATOM_PPLIB_CLASSIFICATION_UI_NONE               0\n#define ATOM_PPLIB_CLASSIFICATION_UI_BATTERY            1\n#define ATOM_PPLIB_CLASSIFICATION_UI_BALANCED           3\n#define ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE        5\n \n\n#define ATOM_PPLIB_CLASSIFICATION_BOOT                  0x0008\n#define ATOM_PPLIB_CLASSIFICATION_THERMAL               0x0010\n#define ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE    0x0020\n#define ATOM_PPLIB_CLASSIFICATION_REST                  0x0040\n#define ATOM_PPLIB_CLASSIFICATION_FORCED                0x0080\n#define ATOM_PPLIB_CLASSIFICATION_ACPI                  0x1000\n\n \n#define ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2 0x0001\n\n#define ATOM_Vega10_DISALLOW_ON_DC                   0x00004000\n#define ATOM_Vega10_ENABLE_VARIBRIGHT                0x00008000\n\n#define ATOM_Vega10_TABLE_REVISION_VEGA10         8\n\n#define ATOM_Vega10_VoltageMode_AVFS_Interpolate     0\n#define ATOM_Vega10_VoltageMode_AVFS_WorstCase       1\n#define ATOM_Vega10_VoltageMode_Static               2\n\ntypedef struct _ATOM_Vega10_POWERPLAYTABLE {\n\tstruct atom_common_table_header sHeader;\n\tUCHAR  ucTableRevision;\n\tUSHORT usTableSize;                         \n\tULONG  ulGoldenPPID;                        \n\tULONG  ulGoldenRevision;                    \n\tUSHORT usFormatID;                          \n\tULONG  ulPlatformCaps;                      \n\tULONG  ulMaxODEngineClock;                  \n\tULONG  ulMaxODMemoryClock;                  \n\tUSHORT usPowerControlLimit;\n\tUSHORT usUlvVoltageOffset;                  \n\tUSHORT usUlvSmnclkDid;\n\tUSHORT usUlvMp1clkDid;\n\tUSHORT usUlvGfxclkBypass;\n\tUSHORT usGfxclkSlewRate;\n\tUCHAR  ucGfxVoltageMode;\n\tUCHAR  ucSocVoltageMode;\n\tUCHAR  ucUclkVoltageMode;\n\tUCHAR  ucUvdVoltageMode;\n\tUCHAR  ucVceVoltageMode;\n\tUCHAR  ucMp0VoltageMode;\n\tUCHAR  ucDcefVoltageMode;\n\tUSHORT usStateArrayOffset;                  \n\tUSHORT usFanTableOffset;                    \n\tUSHORT usThermalControllerOffset;           \n\tUSHORT usSocclkDependencyTableOffset;       \n\tUSHORT usMclkDependencyTableOffset;         \n\tUSHORT usGfxclkDependencyTableOffset;       \n\tUSHORT usDcefclkDependencyTableOffset;      \n\tUSHORT usVddcLookupTableOffset;             \n\tUSHORT usVddmemLookupTableOffset;           \n\tUSHORT usMMDependencyTableOffset;           \n\tUSHORT usVCEStateTableOffset;               \n\tUSHORT usReserve;                           \n\tUSHORT usPowerTuneTableOffset;              \n\tUSHORT usHardLimitTableOffset;              \n\tUSHORT usVddciLookupTableOffset;            \n\tUSHORT usPCIETableOffset;                   \n\tUSHORT usPixclkDependencyTableOffset;       \n\tUSHORT usDispClkDependencyTableOffset;      \n\tUSHORT usPhyClkDependencyTableOffset;       \n} ATOM_Vega10_POWERPLAYTABLE;\n\ntypedef struct _ATOM_Vega10_State {\n\tUCHAR  ucSocClockIndexHigh;\n\tUCHAR  ucSocClockIndexLow;\n\tUCHAR  ucGfxClockIndexHigh;\n\tUCHAR  ucGfxClockIndexLow;\n\tUCHAR  ucMemClockIndexHigh;\n\tUCHAR  ucMemClockIndexLow;\n\tUSHORT usClassification;\n\tULONG  ulCapsAndSettings;\n\tUSHORT usClassification2;\n} ATOM_Vega10_State;\n\ntypedef struct _ATOM_Vega10_State_Array {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                          \n\tATOM_Vega10_State states[1];                              \n} ATOM_Vega10_State_Array;\n\ntypedef struct _ATOM_Vega10_CLK_Dependency_Record {\n\tULONG  ulClk;                                                \n\tUCHAR  ucVddInd;                                             \n} ATOM_Vega10_CLK_Dependency_Record;\n\ntypedef struct _ATOM_Vega10_GFXCLK_Dependency_Record {\n\tULONG  ulClk;                                                \n\tUCHAR  ucVddInd;                                             \n\tUSHORT usCKSVOffsetandDisable;                               \n\tUSHORT usAVFSOffset;                                         \n} ATOM_Vega10_GFXCLK_Dependency_Record;\n\ntypedef struct _ATOM_Vega10_GFXCLK_Dependency_Record_V2 {\n\tULONG  ulClk;\n\tUCHAR  ucVddInd;\n\tUSHORT usCKSVOffsetandDisable;\n\tUSHORT usAVFSOffset;\n\tUCHAR  ucACGEnable;\n\tUCHAR  ucReserved[3];\n} ATOM_Vega10_GFXCLK_Dependency_Record_V2;\n\ntypedef struct _ATOM_Vega10_MCLK_Dependency_Record {\n\tULONG  ulMemClk;                                             \n\tUCHAR  ucVddInd;                                             \n\tUCHAR  ucVddMemInd;                                          \n\tUCHAR  ucVddciInd;                                           \n} ATOM_Vega10_MCLK_Dependency_Record;\n\ntypedef struct _ATOM_Vega10_GFXCLK_Dependency_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;\t\t\t\t\t \n\tATOM_Vega10_GFXCLK_Dependency_Record entries[];\t\t \n} ATOM_Vega10_GFXCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_MCLK_Dependency_Table {\n    UCHAR ucRevId;\n    UCHAR ucNumEntries;                                          \n    ATOM_Vega10_MCLK_Dependency_Record entries[1];             \n} ATOM_Vega10_MCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_SOCCLK_Dependency_Table {\n    UCHAR ucRevId;\n    UCHAR ucNumEntries;                                          \n    ATOM_Vega10_CLK_Dependency_Record entries[1];             \n} ATOM_Vega10_SOCCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_DCEFCLK_Dependency_Table {\n    UCHAR ucRevId;\n    UCHAR ucNumEntries;                                          \n    ATOM_Vega10_CLK_Dependency_Record entries[1];             \n} ATOM_Vega10_DCEFCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_PIXCLK_Dependency_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                          \n\tATOM_Vega10_CLK_Dependency_Record entries[1];             \n} ATOM_Vega10_PIXCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_DISPCLK_Dependency_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                          \n\tATOM_Vega10_CLK_Dependency_Record entries[1];             \n} ATOM_Vega10_DISPCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_PHYCLK_Dependency_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                          \n\tATOM_Vega10_CLK_Dependency_Record entries[1];             \n} ATOM_Vega10_PHYCLK_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_MM_Dependency_Record {\n    UCHAR  ucVddcInd;                                            \n    ULONG  ulDClk;                                               \n    ULONG  ulVClk;                                               \n    ULONG  ulEClk;                                               \n    ULONG  ulPSPClk;                                             \n} ATOM_Vega10_MM_Dependency_Record;\n\ntypedef struct _ATOM_Vega10_MM_Dependency_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                          \n\tATOM_Vega10_MM_Dependency_Record entries[1];              \n} ATOM_Vega10_MM_Dependency_Table;\n\ntypedef struct _ATOM_Vega10_PCIE_Record {\n\tULONG ulLCLK;                                                \n\tUCHAR ucPCIEGenSpeed;                                        \n\tUCHAR ucPCIELaneWidth;                                       \n} ATOM_Vega10_PCIE_Record;\n\ntypedef struct _ATOM_Vega10_PCIE_Table {\n\tUCHAR  ucRevId;\n\tUCHAR  ucNumEntries;                                         \n\tATOM_Vega10_PCIE_Record entries[1];                       \n} ATOM_Vega10_PCIE_Table;\n\ntypedef struct _ATOM_Vega10_Voltage_Lookup_Record {\n\tUSHORT usVdd;                                                \n} ATOM_Vega10_Voltage_Lookup_Record;\n\ntypedef struct _ATOM_Vega10_Voltage_Lookup_Table {\n\tUCHAR ucRevId;\n\tUCHAR ucNumEntries;                                           \n\tATOM_Vega10_Voltage_Lookup_Record entries[1];              \n} ATOM_Vega10_Voltage_Lookup_Table;\n\ntypedef struct _ATOM_Vega10_Fan_Table {\n\tUCHAR   ucRevId;                          \n\tUSHORT  usFanOutputSensitivity;           \n\tUSHORT  usFanRPMMax;                      \n\tUSHORT  usThrottlingRPM;\n\tUSHORT  usFanAcousticLimit;               \n\tUSHORT  usTargetTemperature;              \n\tUSHORT  usMinimumPWMLimit;                \n\tUSHORT  usTargetGfxClk;                    \n\tUSHORT  usFanGainEdge;\n\tUSHORT  usFanGainHotspot;\n\tUSHORT  usFanGainLiquid;\n\tUSHORT  usFanGainVrVddc;\n\tUSHORT  usFanGainVrMvdd;\n\tUSHORT  usFanGainPlx;\n\tUSHORT  usFanGainHbm;\n\tUCHAR   ucEnableZeroRPM;\n\tUSHORT  usFanStopTemperature;\n\tUSHORT  usFanStartTemperature;\n} ATOM_Vega10_Fan_Table;\n\ntypedef struct _ATOM_Vega10_Fan_Table_V2 {\n\tUCHAR   ucRevId;\n\tUSHORT  usFanOutputSensitivity;\n\tUSHORT  usFanAcousticLimitRpm;\n\tUSHORT  usThrottlingRPM;\n\tUSHORT  usTargetTemperature;\n\tUSHORT  usMinimumPWMLimit;\n\tUSHORT  usTargetGfxClk;\n\tUSHORT  usFanGainEdge;\n\tUSHORT  usFanGainHotspot;\n\tUSHORT  usFanGainLiquid;\n\tUSHORT  usFanGainVrVddc;\n\tUSHORT  usFanGainVrMvdd;\n\tUSHORT  usFanGainPlx;\n\tUSHORT  usFanGainHbm;\n\tUCHAR   ucEnableZeroRPM;\n\tUSHORT  usFanStopTemperature;\n\tUSHORT  usFanStartTemperature;\n\tUCHAR   ucFanParameters;\n\tUCHAR   ucFanMinRPM;\n\tUCHAR   ucFanMaxRPM;\n} ATOM_Vega10_Fan_Table_V2;\n\ntypedef struct _ATOM_Vega10_Fan_Table_V3 {\n\tUCHAR   ucRevId;\n\tUSHORT  usFanOutputSensitivity;\n\tUSHORT  usFanAcousticLimitRpm;\n\tUSHORT  usThrottlingRPM;\n\tUSHORT  usTargetTemperature;\n\tUSHORT  usMinimumPWMLimit;\n\tUSHORT  usTargetGfxClk;\n\tUSHORT  usFanGainEdge;\n\tUSHORT  usFanGainHotspot;\n\tUSHORT  usFanGainLiquid;\n\tUSHORT  usFanGainVrVddc;\n\tUSHORT  usFanGainVrMvdd;\n\tUSHORT  usFanGainPlx;\n\tUSHORT  usFanGainHbm;\n\tUCHAR   ucEnableZeroRPM;\n\tUSHORT  usFanStopTemperature;\n\tUSHORT  usFanStartTemperature;\n\tUCHAR   ucFanParameters;\n\tUCHAR   ucFanMinRPM;\n\tUCHAR   ucFanMaxRPM;\n\tUSHORT  usMGpuThrottlingRPM;\n} ATOM_Vega10_Fan_Table_V3;\n\ntypedef struct _ATOM_Vega10_Thermal_Controller {\n\tUCHAR ucRevId;\n\tUCHAR ucType;            \n\tUCHAR ucI2cLine;         \n\tUCHAR ucI2cAddress;\n\tUCHAR ucFanParameters;   \n\tUCHAR ucFanMinRPM;       \n\tUCHAR ucFanMaxRPM;       \n    UCHAR ucFlags;           \n} ATOM_Vega10_Thermal_Controller;\n\ntypedef struct _ATOM_Vega10_VCE_State_Record {\n    UCHAR  ucVCEClockIndex;          \n    UCHAR  ucFlag;                   \n    UCHAR  ucSCLKIndex;              \n    UCHAR  ucMCLKIndex;              \n} ATOM_Vega10_VCE_State_Record;\n\ntypedef struct _ATOM_Vega10_VCE_State_Table {\n    UCHAR ucRevId;\n    UCHAR ucNumEntries;\n    ATOM_Vega10_VCE_State_Record entries[1];\n} ATOM_Vega10_VCE_State_Table;\n\ntypedef struct _ATOM_Vega10_PowerTune_Table {\n\tUCHAR  ucRevId;\n\tUSHORT usSocketPowerLimit;\n\tUSHORT usBatteryPowerLimit;\n\tUSHORT usSmallPowerLimit;\n\tUSHORT usTdcLimit;\n\tUSHORT usEdcLimit;\n\tUSHORT usSoftwareShutdownTemp;\n\tUSHORT usTemperatureLimitHotSpot;\n\tUSHORT usTemperatureLimitLiquid1;\n\tUSHORT usTemperatureLimitLiquid2;\n\tUSHORT usTemperatureLimitHBM;\n\tUSHORT usTemperatureLimitVrSoc;\n\tUSHORT usTemperatureLimitVrMem;\n\tUSHORT usTemperatureLimitPlx;\n\tUSHORT usLoadLineResistance;\n\tUCHAR  ucLiquid1_I2C_address;\n\tUCHAR  ucLiquid2_I2C_address;\n\tUCHAR  ucVr_I2C_address;\n\tUCHAR  ucPlx_I2C_address;\n\tUCHAR  ucLiquid_I2C_LineSCL;\n\tUCHAR  ucLiquid_I2C_LineSDA;\n\tUCHAR  ucVr_I2C_LineSCL;\n\tUCHAR  ucVr_I2C_LineSDA;\n\tUCHAR  ucPlx_I2C_LineSCL;\n\tUCHAR  ucPlx_I2C_LineSDA;\n\tUSHORT usTemperatureLimitTedge;\n} ATOM_Vega10_PowerTune_Table;\n\ntypedef struct _ATOM_Vega10_PowerTune_Table_V2 {\n\tUCHAR  ucRevId;\n\tUSHORT usSocketPowerLimit;\n\tUSHORT usBatteryPowerLimit;\n\tUSHORT usSmallPowerLimit;\n\tUSHORT usTdcLimit;\n\tUSHORT usEdcLimit;\n\tUSHORT usSoftwareShutdownTemp;\n\tUSHORT usTemperatureLimitHotSpot;\n\tUSHORT usTemperatureLimitLiquid1;\n\tUSHORT usTemperatureLimitLiquid2;\n\tUSHORT usTemperatureLimitHBM;\n\tUSHORT usTemperatureLimitVrSoc;\n\tUSHORT usTemperatureLimitVrMem;\n\tUSHORT usTemperatureLimitPlx;\n\tUSHORT usLoadLineResistance;\n\tUCHAR ucLiquid1_I2C_address;\n\tUCHAR ucLiquid2_I2C_address;\n\tUCHAR ucLiquid_I2C_Line;\n\tUCHAR ucVr_I2C_address;\n\tUCHAR ucVr_I2C_Line;\n\tUCHAR ucPlx_I2C_address;\n\tUCHAR ucPlx_I2C_Line;\n\tUSHORT usTemperatureLimitTedge;\n} ATOM_Vega10_PowerTune_Table_V2;\n\ntypedef struct _ATOM_Vega10_PowerTune_Table_V3 {\n\tUCHAR  ucRevId;\n\tUSHORT usSocketPowerLimit;\n\tUSHORT usBatteryPowerLimit;\n\tUSHORT usSmallPowerLimit;\n\tUSHORT usTdcLimit;\n\tUSHORT usEdcLimit;\n\tUSHORT usSoftwareShutdownTemp;\n\tUSHORT usTemperatureLimitHotSpot;\n\tUSHORT usTemperatureLimitLiquid1;\n\tUSHORT usTemperatureLimitLiquid2;\n\tUSHORT usTemperatureLimitHBM;\n\tUSHORT usTemperatureLimitVrSoc;\n\tUSHORT usTemperatureLimitVrMem;\n\tUSHORT usTemperatureLimitPlx;\n\tUSHORT usLoadLineResistance;\n\tUCHAR  ucLiquid1_I2C_address;\n\tUCHAR  ucLiquid2_I2C_address;\n\tUCHAR  ucLiquid_I2C_Line;\n\tUCHAR  ucVr_I2C_address;\n\tUCHAR  ucVr_I2C_Line;\n\tUCHAR  ucPlx_I2C_address;\n\tUCHAR  ucPlx_I2C_Line;\n\tUSHORT usTemperatureLimitTedge;\n\tUSHORT usBoostStartTemperature;\n\tUSHORT usBoostStopTemperature;\n\tULONG  ulBoostClock;\n\tULONG  Reserved[2];\n} ATOM_Vega10_PowerTune_Table_V3;\n\ntypedef struct _ATOM_Vega10_Hard_Limit_Record {\n    ULONG  ulSOCCLKLimit;\n    ULONG  ulGFXCLKLimit;\n    ULONG  ulMCLKLimit;\n    USHORT usVddcLimit;\n    USHORT usVddciLimit;\n    USHORT usVddMemLimit;\n} ATOM_Vega10_Hard_Limit_Record;\n\ntypedef struct _ATOM_Vega10_Hard_Limit_Table {\n    UCHAR ucRevId;\n    UCHAR ucNumEntries;\n    ATOM_Vega10_Hard_Limit_Record entries[1];\n} ATOM_Vega10_Hard_Limit_Table;\n\ntypedef struct _Vega10_PPTable_Generic_SubTable_Header {\n    UCHAR  ucRevId;\n} Vega10_PPTable_Generic_SubTable_Header;\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}