

================================================================
== Vitis HLS Report for 'dense_4'
================================================================
* Date:           Thu Aug 29 18:13:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.603 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15109|    15109|  0.151 ms|  0.151 ms|  15109|  15109|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2  |    15107|    15107|         5|          1|          1|  15104|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln49 = store i14 0, i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln49 = store i5 0, i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 13 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln49 = store i10 0, i10 %j" [vitis_test/nnet/core.cpp:49]   --->   Operation 14 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body4" [vitis_test/nnet/core.cpp:49]   --->   Operation 16 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.03ns)   --->   "%icmp_ln49 = icmp_eq  i14 %indvar_flatten_load, i14 15104" [vitis_test/nnet/core.cpp:49]   --->   Operation 19 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln49 = add i14 %indvar_flatten_load, i14 1" [vitis_test/nnet/core.cpp:49]   --->   Operation 20 'add' 'add_ln49' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.end, void %for.end15" [vitis_test/nnet/core.cpp:49]   --->   Operation 21 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [vitis_test/nnet/core.cpp:51]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.91ns)   --->   "%icmp_ln51 = icmp_eq  i10 %j_load, i10 944" [vitis_test/nnet/core.cpp:51]   --->   Operation 24 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i10 0, i10 %j_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 25 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %i_load, i5 1" [vitis_test/nnet/core.cpp:49]   --->   Operation 26 'add' 'add_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.41ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i5 %add_ln49_1, i5 %i_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 27 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %select_ln49_1" [vitis_test/nnet/core.cpp:49]   --->   Operation 28 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_cast2 = zext i10 %select_ln49" [vitis_test/nnet/core.cpp:49]   --->   Operation 29 'zext' 'j_cast2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln49, i4 0" [vitis_test/nnet/core.cpp:52]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.83ns)   --->   "%add_ln52 = add i14 %shl_ln, i14 %zext_ln49_1" [vitis_test/nnet/core.cpp:52]   --->   Operation 31 'add' 'add_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i14 %add_ln52"   --->   Operation 32 'zext' 'zext_ln1271' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %j_cast2"   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%r_V = load i10 %input_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 944> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_weights_4_V_addr = getelementptr i7 %dense_weights_4_V, i64 0, i64 %zext_ln1271"   --->   Operation 35 'getelementptr' 'dense_weights_4_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%dense_weights_4_V_load = load i14 %dense_weights_4_V_addr"   --->   Operation 36 'load' 'dense_weights_4_V_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 15104> <ROM>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln51 = add i10 %select_ln49, i10 1" [vitis_test/nnet/core.cpp:51]   --->   Operation 37 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.91ns)   --->   "%ifzero = icmp_eq  i10 %add_ln51, i10 944" [vitis_test/nnet/core.cpp:51]   --->   Operation 38 'icmp' 'ifzero' <Predicate = (!icmp_ln49)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %ifzero, void %ifFalse, void %ifTrue" [vitis_test/nnet/core.cpp:51]   --->   Operation 39 'br' 'br_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln49 = store i14 %add_ln49, i14 %indvar_flatten" [vitis_test/nnet/core.cpp:49]   --->   Operation 40 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln49 = store i5 %select_ln49_1, i5 %i" [vitis_test/nnet/core.cpp:49]   --->   Operation 41 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln51 = store i10 %add_ln51, i10 %j" [vitis_test/nnet/core.cpp:51]   --->   Operation 42 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%r_V = load i10 %input_addr"   --->   Operation 43 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 944> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %r_V"   --->   Operation 44 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%dense_weights_4_V_load = load i14 %dense_weights_4_V_addr"   --->   Operation 45 'load' 'dense_weights_4_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 15104> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i7 %dense_weights_4_V_load"   --->   Operation 46 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 47 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 48 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln49 = store i16 0, i16 %lhs" [vitis_test/nnet/core.cpp:49]   --->   Operation 15 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs" [vitis_test/nnet/core.cpp:49]   --->   Operation 49 'load' 'lhs_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %select_ln49_1" [vitis_test/nnet/core.cpp:49]   --->   Operation 50 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i23 %sext_ln1270, i23 %sext_ln1273"   --->   Operation 51 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.35ns)   --->   "%select_ln49_2 = select i1 %icmp_ln51, i16 0, i16 %lhs_load" [vitis_test/nnet/core.cpp:49]   --->   Operation 52 'select' 'select_ln49_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln49_2, i8 0"   --->   Operation 53 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%sext_ln813 = sext i23 %r_V_4"   --->   Operation 54 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %sext_ln813"   --->   Operation 55 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%dense_biases_4_V_addr = getelementptr i8 %dense_biases_4_V, i64 0, i64 %zext_ln49"   --->   Operation 56 'getelementptr' 'dense_biases_4_V_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.67ns)   --->   "%dense_biases_4_V_load = load i4 %dense_biases_4_V_addr"   --->   Operation 57 'load' 'dense_biases_4_V_load' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [vitis_test/nnet/core.cpp:56]   --->   Operation 77 'ret' 'ret_ln56' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15104, i64 15104, i64 15104"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [vitis_test/nnet/core.cpp:50]   --->   Operation 61 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %sext_ln813"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sum_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 63 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.67ns)   --->   "%dense_biases_4_V_load = load i4 %dense_biases_4_V_addr"   --->   Operation 64 'load' 'dense_biases_4_V_load' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%dense_biases_4_V_load_cast = sext i8 %dense_biases_4_V_load"   --->   Operation 65 'sext' 'dense_biases_4_V_load_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %ret_V, i32 8, i32 22"   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i8 %dense_biases_4_V_load"   --->   Operation 67 'sext' 'sext_ln813_2' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.85ns)   --->   "%x_V = add i16 %sum_V, i16 %dense_biases_4_V_load_cast"   --->   Operation 68 'add' 'x_V' <Predicate = (ifzero)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln7 = add i15 %trunc_ln, i15 %sext_ln813_2" [vitis_test/nnet/core.cpp:7]   --->   Operation 69 'add' 'add_ln7' <Predicate = (ifzero)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %x_V, i16 0"   --->   Operation 70 'icmp' 'icmp_ln1649' <Predicate = (ifzero)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln9 = select i1 %icmp_ln1649, i15 %add_ln7, i15 0" [vitis_test/nnet/core.cpp:9]   --->   Operation 71 'select' 'select_ln9' <Predicate = (ifzero)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %zext_ln49" [vitis_test/nnet/core.cpp:54]   --->   Operation 72 'getelementptr' 'output_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln54 = store i15 %select_ln9, i4 %output_addr" [vitis_test/nnet/core.cpp:54]   --->   Operation 73 'store' 'store_ln54' <Predicate = (ifzero)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 74 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln818 = store i16 %sum_V, i16 %lhs"   --->   Operation 75 'store' 'store_ln818' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.39ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j_load', vitis_test/nnet/core.cpp:51) on local variable 'j' [22]  (0 ns)
	'icmp' operation ('icmp_ln51', vitis_test/nnet/core.cpp:51) [26]  (0.912 ns)
	'select' operation ('select_ln49_1', vitis_test/nnet/core.cpp:49) [29]  (0.414 ns)
	'add' operation ('add_ln52', vitis_test/nnet/core.cpp:52) [36]  (0.831 ns)
	'getelementptr' operation ('dense_weights_4_V_addr') [41]  (0 ns)
	'load' operation ('dense_weights_4_V_load') on array 'dense_weights_4_V' [42]  (1.24 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [39]  (1.24 ns)
	'mul' operation of DSP[48] ('r.V') [44]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[48] ('r.V') [44]  (0.996 ns)

 <State 4>: 1ns
The critical path consists of the following:
	'load' operation ('lhs_load', vitis_test/nnet/core.cpp:49) on local variable 'lhs' [21]  (0 ns)
	'select' operation ('select_ln49_2', vitis_test/nnet/core.cpp:49) [45]  (0.357 ns)
	'add' operation of DSP[48] ('ret.V') [48]  (0.645 ns)

 <State 5>: 3.6ns
The critical path consists of the following:
	'load' operation ('dense_biases_4_V_load') on array 'dense_biases_4_V' [55]  (0.677 ns)
	'add' operation ('x.V') [59]  (0.853 ns)
	'icmp' operation ('icmp_ln1649') [61]  (1.1 ns)
	'select' operation ('select_ln9', vitis_test/nnet/core.cpp:9) [62]  (0.294 ns)
	'store' operation ('store_ln54', vitis_test/nnet/core.cpp:54) of variable 'select_ln9', vitis_test/nnet/core.cpp:9 on array 'output_r' [64]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
