ARM GAS  /tmp/cccVcktY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cccVcktY.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 72 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 72 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 72 3 view .LVU3
ARM GAS  /tmp/cccVcktY.s 			page 3


  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 72 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 73 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 73 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 73 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 75 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 82 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE130:
  88              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_I2C_MspInit
  91              		.syntax unified
ARM GAS  /tmp/cccVcktY.s 			page 4


  92              		.thumb
  93              		.thumb_func
  95              	HAL_I2C_MspInit:
  96              	.LVL1:
  97              	.LFB131:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** /**
  85:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  86:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  88:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f4xx_hal_msp.c **** */
  90:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  91:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 91 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 91 1 is_stmt 0 view .LVU16
 103 0000 30B5     		push	{r4, r5, lr}
 104              		.cfi_def_cfa_offset 12
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              		.cfi_def_cfa_offset 48
  92:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 92 3 is_stmt 1 view .LVU17
 111              		.loc 1 92 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 118              		.loc 1 93 3 is_stmt 1 view .LVU19
 119              		.loc 1 93 10 is_stmt 0 view .LVU20
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 93 5 view .LVU21
 122 0012 144B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL2:
 126              	.L5:
  94:Core/Src/stm32f4xx_hal_msp.c ****   {
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /tmp/cccVcktY.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 112:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 116:Core/Src/stm32f4xx_hal_msp.c ****   }
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 118 1 view .LVU22
 128 0018 09B0     		add	sp, sp, #36
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 001a 30BD     		pop	{r4, r5, pc}
 133              	.LVL3:
 134              	.L8:
 135              		.cfi_restore_state
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136              		.loc 1 99 5 is_stmt 1 view .LVU23
 137              	.LBB4:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 99 5 view .LVU24
 139 001c 0025     		movs	r5, #0
 140 001e 0195     		str	r5, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 99 5 view .LVU25
 142 0020 114C     		ldr	r4, .L9+4
 143 0022 236B     		ldr	r3, [r4, #48]
 144 0024 43F00203 		orr	r3, r3, #2
 145 0028 2363     		str	r3, [r4, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 99 5 view .LVU26
 147 002a 236B     		ldr	r3, [r4, #48]
 148 002c 03F00203 		and	r3, r3, #2
 149 0030 0193     		str	r3, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 99 5 view .LVU27
 151 0032 019B     		ldr	r3, [sp, #4]
 152              	.LBE4:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 99 5 view .LVU28
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 154              		.loc 1 104 5 view .LVU29
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 104 25 is_stmt 0 view .LVU30
 156 0034 4FF44073 		mov	r3, #768
 157 0038 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 105 5 is_stmt 1 view .LVU31
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 105 26 is_stmt 0 view .LVU32
 160 003a 1223     		movs	r3, #18
ARM GAS  /tmp/cccVcktY.s 			page 6


 161 003c 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 106 5 is_stmt 1 view .LVU33
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 163              		.loc 1 107 5 view .LVU34
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 164              		.loc 1 107 27 is_stmt 0 view .LVU35
 165 003e 0323     		movs	r3, #3
 166 0040 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 108 5 is_stmt 1 view .LVU36
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168              		.loc 1 108 31 is_stmt 0 view .LVU37
 169 0042 0423     		movs	r3, #4
 170 0044 0793     		str	r3, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 171              		.loc 1 109 5 is_stmt 1 view .LVU38
 172 0046 03A9     		add	r1, sp, #12
 173 0048 0848     		ldr	r0, .L9+8
 174              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 109 5 is_stmt 0 view .LVU39
 176 004a FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL5:
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 178              		.loc 1 112 5 is_stmt 1 view .LVU40
 179              	.LBB5:
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 112 5 view .LVU41
 181 004e 0295     		str	r5, [sp, #8]
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 112 5 view .LVU42
 183 0050 236C     		ldr	r3, [r4, #64]
 184 0052 43F40013 		orr	r3, r3, #2097152
 185 0056 2364     		str	r3, [r4, #64]
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 112 5 view .LVU43
 187 0058 236C     		ldr	r3, [r4, #64]
 188 005a 03F40013 		and	r3, r3, #2097152
 189 005e 0293     		str	r3, [sp, #8]
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 112 5 view .LVU44
 191 0060 029B     		ldr	r3, [sp, #8]
 192              	.LBE5:
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 112 5 discriminator 1 view .LVU45
 194              		.loc 1 118 1 is_stmt 0 view .LVU46
 195 0062 D9E7     		b	.L5
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0064 00540040 		.word	1073763328
 200 0068 00380240 		.word	1073887232
 201 006c 00040240 		.word	1073873920
 202              		.cfi_endproc
 203              	.LFE131:
 205              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
ARM GAS  /tmp/cccVcktY.s 			page 7


 206              		.align	1
 207              		.global	HAL_I2C_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_I2C_MspDeInit:
 213              	.LVL6:
 214              	.LFB132:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** /**
 121:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 122:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 124:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f4xx_hal_msp.c **** */
 126:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 127:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 127 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 219              		.loc 1 128 3 view .LVU48
 220              		.loc 1 128 10 is_stmt 0 view .LVU49
 221 0000 0268     		ldr	r2, [r0]
 222              		.loc 1 128 5 view .LVU50
 223 0002 0B4B     		ldr	r3, .L18
 224 0004 9A42     		cmp	r2, r3
 225 0006 00D0     		beq	.L17
 226 0008 7047     		bx	lr
 227              	.L17:
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 228              		.loc 1 127 1 view .LVU51
 229 000a 10B5     		push	{r4, lr}
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 4, -8
 232              		.cfi_offset 14, -4
 129:Core/Src/stm32f4xx_hal_msp.c ****   {
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 233              		.loc 1 134 5 is_stmt 1 view .LVU52
 234 000c 094A     		ldr	r2, .L18+4
 235 000e 136C     		ldr	r3, [r2, #64]
 236 0010 23F40013 		bic	r3, r3, #2097152
 237 0014 1364     		str	r3, [r2, #64]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 138:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 139:Core/Src/stm32f4xx_hal_msp.c ****     */
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 238              		.loc 1 140 5 view .LVU53
 239 0016 084C     		ldr	r4, .L18+8
 240 0018 4FF48071 		mov	r1, #256
ARM GAS  /tmp/cccVcktY.s 			page 8


 241 001c 2046     		mov	r0, r4
 242              	.LVL7:
 243              		.loc 1 140 5 is_stmt 0 view .LVU54
 244 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL8:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 246              		.loc 1 142 5 is_stmt 1 view .LVU55
 247 0022 4FF40071 		mov	r1, #512
 248 0026 2046     		mov	r0, r4
 249 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL9:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 147:Core/Src/stm32f4xx_hal_msp.c ****   }
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** }
 251              		.loc 1 149 1 is_stmt 0 view .LVU56
 252 002c 10BD     		pop	{r4, pc}
 253              	.L19:
 254 002e 00BF     		.align	2
 255              	.L18:
 256 0030 00540040 		.word	1073763328
 257 0034 00380240 		.word	1073887232
 258 0038 00040240 		.word	1073873920
 259              		.cfi_endproc
 260              	.LFE132:
 262              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_TIM_Base_MspInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_TIM_Base_MspInit:
 270              	.LVL10:
 271              	.LFB133:
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c **** /**
 152:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 153:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 154:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 155:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f4xx_hal_msp.c **** */
 157:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 158:Core/Src/stm32f4xx_hal_msp.c **** {
 272              		.loc 1 158 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 8
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		@ link register save eliminated.
 277              		.loc 1 158 1 is_stmt 0 view .LVU58
 278 0000 82B0     		sub	sp, sp, #8
 279              		.cfi_def_cfa_offset 8
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 280              		.loc 1 159 3 is_stmt 1 view .LVU59
ARM GAS  /tmp/cccVcktY.s 			page 9


 281              		.loc 1 159 15 is_stmt 0 view .LVU60
 282 0002 0368     		ldr	r3, [r0]
 283              		.loc 1 159 5 view .LVU61
 284 0004 104A     		ldr	r2, .L26
 285 0006 9342     		cmp	r3, r2
 286 0008 04D0     		beq	.L24
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 169:Core/Src/stm32f4xx_hal_msp.c ****   }
 170:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
 287              		.loc 1 170 8 is_stmt 1 view .LVU62
 288              		.loc 1 170 10 is_stmt 0 view .LVU63
 289 000a 104A     		ldr	r2, .L26+4
 290 000c 9342     		cmp	r3, r2
 291 000e 0ED0     		beq	.L25
 292              	.L20:
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 180:Core/Src/stm32f4xx_hal_msp.c ****   }
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c **** }
 293              		.loc 1 182 1 view .LVU64
 294 0010 02B0     		add	sp, sp, #8
 295              		.cfi_remember_state
 296              		.cfi_def_cfa_offset 0
 297              		@ sp needed
 298 0012 7047     		bx	lr
 299              	.L24:
 300              		.cfi_restore_state
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 301              		.loc 1 165 5 is_stmt 1 view .LVU65
 302              	.LBB6:
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 303              		.loc 1 165 5 view .LVU66
 304 0014 0023     		movs	r3, #0
 305 0016 0093     		str	r3, [sp]
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 306              		.loc 1 165 5 view .LVU67
 307 0018 0D4B     		ldr	r3, .L26+8
 308 001a 5A6C     		ldr	r2, [r3, #68]
 309 001c 42F00102 		orr	r2, r2, #1
 310 0020 5A64     		str	r2, [r3, #68]
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /tmp/cccVcktY.s 			page 10


 311              		.loc 1 165 5 view .LVU68
 312 0022 5B6C     		ldr	r3, [r3, #68]
 313 0024 03F00103 		and	r3, r3, #1
 314 0028 0093     		str	r3, [sp]
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 315              		.loc 1 165 5 view .LVU69
 316 002a 009B     		ldr	r3, [sp]
 317              	.LBE6:
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 318              		.loc 1 165 5 view .LVU70
 319 002c F0E7     		b	.L20
 320              	.L25:
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 321              		.loc 1 176 5 view .LVU71
 322              	.LBB7:
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 323              		.loc 1 176 5 view .LVU72
 324 002e 0023     		movs	r3, #0
 325 0030 0193     		str	r3, [sp, #4]
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 326              		.loc 1 176 5 view .LVU73
 327 0032 074B     		ldr	r3, .L26+8
 328 0034 5A6C     		ldr	r2, [r3, #68]
 329 0036 42F00202 		orr	r2, r2, #2
 330 003a 5A64     		str	r2, [r3, #68]
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 331              		.loc 1 176 5 view .LVU74
 332 003c 5B6C     		ldr	r3, [r3, #68]
 333 003e 03F00203 		and	r3, r3, #2
 334 0042 0193     		str	r3, [sp, #4]
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 335              		.loc 1 176 5 view .LVU75
 336 0044 019B     		ldr	r3, [sp, #4]
 337              	.LBE7:
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 338              		.loc 1 176 5 discriminator 1 view .LVU76
 339              		.loc 1 182 1 is_stmt 0 view .LVU77
 340 0046 E3E7     		b	.L20
 341              	.L27:
 342              		.align	2
 343              	.L26:
 344 0048 00000140 		.word	1073807360
 345 004c 00040140 		.word	1073808384
 346 0050 00380240 		.word	1073887232
 347              		.cfi_endproc
 348              	.LFE133:
 350              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_TIM_MspPostInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	HAL_TIM_MspPostInit:
 358              	.LVL11:
 359              	.LFB134:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
ARM GAS  /tmp/cccVcktY.s 			page 11


 185:Core/Src/stm32f4xx_hal_msp.c **** {
 360              		.loc 1 185 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 32
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		.loc 1 185 1 is_stmt 0 view .LVU79
 365 0000 00B5     		push	{lr}
 366              		.cfi_def_cfa_offset 4
 367              		.cfi_offset 14, -4
 368 0002 89B0     		sub	sp, sp, #36
 369              		.cfi_def_cfa_offset 40
 186:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 370              		.loc 1 186 3 is_stmt 1 view .LVU80
 371              		.loc 1 186 20 is_stmt 0 view .LVU81
 372 0004 0023     		movs	r3, #0
 373 0006 0393     		str	r3, [sp, #12]
 374 0008 0493     		str	r3, [sp, #16]
 375 000a 0593     		str	r3, [sp, #20]
 376 000c 0693     		str	r3, [sp, #24]
 377 000e 0793     		str	r3, [sp, #28]
 187:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 378              		.loc 1 187 3 is_stmt 1 view .LVU82
 379              		.loc 1 187 10 is_stmt 0 view .LVU83
 380 0010 0368     		ldr	r3, [r0]
 381              		.loc 1 187 5 view .LVU84
 382 0012 1C4A     		ldr	r2, .L34
 383 0014 9342     		cmp	r3, r2
 384 0016 05D0     		beq	.L32
 188:Core/Src/stm32f4xx_hal_msp.c ****   {
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 193:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 195:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 196:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 197:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 198:Core/Src/stm32f4xx_hal_msp.c ****     */
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = cyl_pwm1_Pin|cyl_pwm2_Pin|cyl_pwm3_Pin|cyl_pwm4_Pin;
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c ****   }
 210:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM8)
 385              		.loc 1 210 8 is_stmt 1 view .LVU85
 386              		.loc 1 210 10 is_stmt 0 view .LVU86
 387 0018 1B4A     		ldr	r2, .L34+4
 388 001a 9342     		cmp	r3, r2
 389 001c 1AD0     		beq	.L33
 390              	.LVL12:
ARM GAS  /tmp/cccVcktY.s 			page 12


 391              	.L28:
 211:Core/Src/stm32f4xx_hal_msp.c ****   {
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 217:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 218:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 219:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> TIM8_CH2
 220:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> TIM8_CH3
 221:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> TIM8_CH4
 222:Core/Src/stm32f4xx_hal_msp.c ****     */
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = cyl_pwm5_Pin|cyl_pwm6_Pin|unused_pwm1_Pin|unused_pwm2_Pin;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c ****   }
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** }
 392              		.loc 1 235 1 view .LVU87
 393 001e 09B0     		add	sp, sp, #36
 394              		.cfi_remember_state
 395              		.cfi_def_cfa_offset 4
 396              		@ sp needed
 397 0020 5DF804FB 		ldr	pc, [sp], #4
 398              	.LVL13:
 399              	.L32:
 400              		.cfi_restore_state
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 401              		.loc 1 192 5 is_stmt 1 view .LVU88
 402              	.LBB8:
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 403              		.loc 1 192 5 view .LVU89
 404 0024 0023     		movs	r3, #0
 405 0026 0193     		str	r3, [sp, #4]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 406              		.loc 1 192 5 view .LVU90
 407 0028 184B     		ldr	r3, .L34+8
 408 002a 1A6B     		ldr	r2, [r3, #48]
 409 002c 42F00102 		orr	r2, r2, #1
 410 0030 1A63     		str	r2, [r3, #48]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 411              		.loc 1 192 5 view .LVU91
 412 0032 1B6B     		ldr	r3, [r3, #48]
 413 0034 03F00103 		and	r3, r3, #1
 414 0038 0193     		str	r3, [sp, #4]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 415              		.loc 1 192 5 view .LVU92
 416 003a 019B     		ldr	r3, [sp, #4]
 417              	.LBE8:
ARM GAS  /tmp/cccVcktY.s 			page 13


 192:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 418              		.loc 1 192 5 view .LVU93
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 419              		.loc 1 199 5 view .LVU94
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 420              		.loc 1 199 25 is_stmt 0 view .LVU95
 421 003c 4FF47063 		mov	r3, #3840
 422 0040 0393     		str	r3, [sp, #12]
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423              		.loc 1 200 5 is_stmt 1 view .LVU96
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 200 26 is_stmt 0 view .LVU97
 425 0042 1223     		movs	r3, #18
 426 0044 0493     		str	r3, [sp, #16]
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 427              		.loc 1 201 5 is_stmt 1 view .LVU98
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 428              		.loc 1 202 5 view .LVU99
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 429              		.loc 1 203 5 view .LVU100
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430              		.loc 1 203 31 is_stmt 0 view .LVU101
 431 0046 0123     		movs	r3, #1
 432 0048 0793     		str	r3, [sp, #28]
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 433              		.loc 1 204 5 is_stmt 1 view .LVU102
 434 004a 03A9     		add	r1, sp, #12
 435 004c 1048     		ldr	r0, .L34+12
 436              	.LVL14:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 437              		.loc 1 204 5 is_stmt 0 view .LVU103
 438 004e FFF7FEFF 		bl	HAL_GPIO_Init
 439              	.LVL15:
 440 0052 E4E7     		b	.L28
 441              	.LVL16:
 442              	.L33:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 443              		.loc 1 216 5 is_stmt 1 view .LVU104
 444              	.LBB9:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 445              		.loc 1 216 5 view .LVU105
 446 0054 0023     		movs	r3, #0
 447 0056 0293     		str	r3, [sp, #8]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 448              		.loc 1 216 5 view .LVU106
 449 0058 0C4B     		ldr	r3, .L34+8
 450 005a 1A6B     		ldr	r2, [r3, #48]
 451 005c 42F00402 		orr	r2, r2, #4
 452 0060 1A63     		str	r2, [r3, #48]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 453              		.loc 1 216 5 view .LVU107
 454 0062 1B6B     		ldr	r3, [r3, #48]
 455 0064 03F00403 		and	r3, r3, #4
 456 0068 0293     		str	r3, [sp, #8]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 457              		.loc 1 216 5 view .LVU108
 458 006a 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/cccVcktY.s 			page 14


 459              	.LBE9:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 460              		.loc 1 216 5 view .LVU109
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 461              		.loc 1 223 5 view .LVU110
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 462              		.loc 1 223 25 is_stmt 0 view .LVU111
 463 006c 4FF47073 		mov	r3, #960
 464 0070 0393     		str	r3, [sp, #12]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 465              		.loc 1 224 5 is_stmt 1 view .LVU112
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 466              		.loc 1 224 26 is_stmt 0 view .LVU113
 467 0072 1223     		movs	r3, #18
 468 0074 0493     		str	r3, [sp, #16]
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 469              		.loc 1 225 5 is_stmt 1 view .LVU114
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 470              		.loc 1 226 5 view .LVU115
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 471              		.loc 1 227 5 view .LVU116
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 472              		.loc 1 227 31 is_stmt 0 view .LVU117
 473 0076 0323     		movs	r3, #3
 474 0078 0793     		str	r3, [sp, #28]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 475              		.loc 1 228 5 is_stmt 1 view .LVU118
 476 007a 03A9     		add	r1, sp, #12
 477 007c 0548     		ldr	r0, .L34+16
 478              	.LVL17:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 479              		.loc 1 228 5 is_stmt 0 view .LVU119
 480 007e FFF7FEFF 		bl	HAL_GPIO_Init
 481              	.LVL18:
 482              		.loc 1 235 1 view .LVU120
 483 0082 CCE7     		b	.L28
 484              	.L35:
 485              		.align	2
 486              	.L34:
 487 0084 00000140 		.word	1073807360
 488 0088 00040140 		.word	1073808384
 489 008c 00380240 		.word	1073887232
 490 0090 00000240 		.word	1073872896
 491 0094 00080240 		.word	1073874944
 492              		.cfi_endproc
 493              	.LFE134:
 495              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 496              		.align	1
 497              		.global	HAL_TIM_Base_MspDeInit
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	HAL_TIM_Base_MspDeInit:
 503              	.LVL19:
 504              	.LFB135:
 236:Core/Src/stm32f4xx_hal_msp.c **** /**
 237:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
ARM GAS  /tmp/cccVcktY.s 			page 15


 238:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 239:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 240:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 241:Core/Src/stm32f4xx_hal_msp.c **** */
 242:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 243:Core/Src/stm32f4xx_hal_msp.c **** {
 505              		.loc 1 243 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509              		@ link register save eliminated.
 244:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 510              		.loc 1 244 3 view .LVU122
 511              		.loc 1 244 15 is_stmt 0 view .LVU123
 512 0000 0368     		ldr	r3, [r0]
 513              		.loc 1 244 5 view .LVU124
 514 0002 0A4A     		ldr	r2, .L41
 515 0004 9342     		cmp	r3, r2
 516 0006 03D0     		beq	.L39
 245:Core/Src/stm32f4xx_hal_msp.c ****   {
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 249:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 250:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c ****   }
 255:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
 517              		.loc 1 255 8 is_stmt 1 view .LVU125
 518              		.loc 1 255 10 is_stmt 0 view .LVU126
 519 0008 094A     		ldr	r2, .L41+4
 520 000a 9342     		cmp	r3, r2
 521 000c 07D0     		beq	.L40
 522              	.L36:
 256:Core/Src/stm32f4xx_hal_msp.c ****   {
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 265:Core/Src/stm32f4xx_hal_msp.c ****   }
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c **** }
 523              		.loc 1 267 1 view .LVU127
 524 000e 7047     		bx	lr
 525              	.L39:
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 526              		.loc 1 250 5 is_stmt 1 view .LVU128
 527 0010 02F59C32 		add	r2, r2, #79872
 528 0014 536C     		ldr	r3, [r2, #68]
 529 0016 23F00103 		bic	r3, r3, #1
 530 001a 5364     		str	r3, [r2, #68]
ARM GAS  /tmp/cccVcktY.s 			page 16


 531 001c 7047     		bx	lr
 532              	.L40:
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 533              		.loc 1 261 5 view .LVU129
 534 001e 02F59A32 		add	r2, r2, #78848
 535 0022 536C     		ldr	r3, [r2, #68]
 536 0024 23F00203 		bic	r3, r3, #2
 537 0028 5364     		str	r3, [r2, #68]
 538              		.loc 1 267 1 is_stmt 0 view .LVU130
 539 002a F0E7     		b	.L36
 540              	.L42:
 541              		.align	2
 542              	.L41:
 543 002c 00000140 		.word	1073807360
 544 0030 00040140 		.word	1073808384
 545              		.cfi_endproc
 546              	.LFE135:
 548              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 549              		.align	1
 550              		.global	HAL_UART_MspInit
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	HAL_UART_MspInit:
 556              	.LVL20:
 557              	.LFB136:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c **** /**
 270:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 271:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 272:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 273:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 274:Core/Src/stm32f4xx_hal_msp.c **** */
 275:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 276:Core/Src/stm32f4xx_hal_msp.c **** {
 558              		.loc 1 276 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 32
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		.loc 1 276 1 is_stmt 0 view .LVU132
 563 0000 00B5     		push	{lr}
 564              		.cfi_def_cfa_offset 4
 565              		.cfi_offset 14, -4
 566 0002 89B0     		sub	sp, sp, #36
 567              		.cfi_def_cfa_offset 40
 277:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 568              		.loc 1 277 3 is_stmt 1 view .LVU133
 569              		.loc 1 277 20 is_stmt 0 view .LVU134
 570 0004 0023     		movs	r3, #0
 571 0006 0393     		str	r3, [sp, #12]
 572 0008 0493     		str	r3, [sp, #16]
 573 000a 0593     		str	r3, [sp, #20]
 574 000c 0693     		str	r3, [sp, #24]
 575 000e 0793     		str	r3, [sp, #28]
 278:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 576              		.loc 1 278 3 is_stmt 1 view .LVU135
 577              		.loc 1 278 11 is_stmt 0 view .LVU136
ARM GAS  /tmp/cccVcktY.s 			page 17


 578 0010 0268     		ldr	r2, [r0]
 579              		.loc 1 278 5 view .LVU137
 580 0012 154B     		ldr	r3, .L47
 581 0014 9A42     		cmp	r2, r3
 582 0016 02D0     		beq	.L46
 583              	.LVL21:
 584              	.L43:
 279:Core/Src/stm32f4xx_hal_msp.c ****   {
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 284:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 287:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 288:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 289:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 290:Core/Src/stm32f4xx_hal_msp.c ****     */
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c ****   }
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c **** }
 585              		.loc 1 303 1 view .LVU138
 586 0018 09B0     		add	sp, sp, #36
 587              		.cfi_remember_state
 588              		.cfi_def_cfa_offset 4
 589              		@ sp needed
 590 001a 5DF804FB 		ldr	pc, [sp], #4
 591              	.LVL22:
 592              	.L46:
 593              		.cfi_restore_state
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 594              		.loc 1 284 5 is_stmt 1 view .LVU139
 595              	.LBB10:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 284 5 view .LVU140
 597 001e 0021     		movs	r1, #0
 598 0020 0191     		str	r1, [sp, #4]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 599              		.loc 1 284 5 view .LVU141
 600 0022 03F5FA33 		add	r3, r3, #128000
 601 0026 1A6C     		ldr	r2, [r3, #64]
 602 0028 42F40032 		orr	r2, r2, #131072
 603 002c 1A64     		str	r2, [r3, #64]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 604              		.loc 1 284 5 view .LVU142
 605 002e 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/cccVcktY.s 			page 18


 606 0030 02F40032 		and	r2, r2, #131072
 607 0034 0192     		str	r2, [sp, #4]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 608              		.loc 1 284 5 view .LVU143
 609 0036 019A     		ldr	r2, [sp, #4]
 610              	.LBE10:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 611              		.loc 1 284 5 view .LVU144
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 612              		.loc 1 286 5 view .LVU145
 613              	.LBB11:
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 614              		.loc 1 286 5 view .LVU146
 615 0038 0291     		str	r1, [sp, #8]
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 616              		.loc 1 286 5 view .LVU147
 617 003a 1A6B     		ldr	r2, [r3, #48]
 618 003c 42F00102 		orr	r2, r2, #1
 619 0040 1A63     		str	r2, [r3, #48]
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 620              		.loc 1 286 5 view .LVU148
 621 0042 1B6B     		ldr	r3, [r3, #48]
 622 0044 03F00103 		and	r3, r3, #1
 623 0048 0293     		str	r3, [sp, #8]
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 624              		.loc 1 286 5 view .LVU149
 625 004a 029B     		ldr	r3, [sp, #8]
 626              	.LBE11:
 286:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 627              		.loc 1 286 5 view .LVU150
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 291 5 view .LVU151
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 629              		.loc 1 291 25 is_stmt 0 view .LVU152
 630 004c 0C23     		movs	r3, #12
 631 004e 0393     		str	r3, [sp, #12]
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 632              		.loc 1 292 5 is_stmt 1 view .LVU153
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 633              		.loc 1 292 26 is_stmt 0 view .LVU154
 634 0050 0223     		movs	r3, #2
 635 0052 0493     		str	r3, [sp, #16]
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 636              		.loc 1 293 5 is_stmt 1 view .LVU155
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 637              		.loc 1 294 5 view .LVU156
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 638              		.loc 1 294 27 is_stmt 0 view .LVU157
 639 0054 0323     		movs	r3, #3
 640 0056 0693     		str	r3, [sp, #24]
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 641              		.loc 1 295 5 is_stmt 1 view .LVU158
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 642              		.loc 1 295 31 is_stmt 0 view .LVU159
 643 0058 0723     		movs	r3, #7
 644 005a 0793     		str	r3, [sp, #28]
 296:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cccVcktY.s 			page 19


 645              		.loc 1 296 5 is_stmt 1 view .LVU160
 646 005c 03A9     		add	r1, sp, #12
 647 005e 0348     		ldr	r0, .L47+4
 648              	.LVL23:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 649              		.loc 1 296 5 is_stmt 0 view .LVU161
 650 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 651              	.LVL24:
 652              		.loc 1 303 1 view .LVU162
 653 0064 D8E7     		b	.L43
 654              	.L48:
 655 0066 00BF     		.align	2
 656              	.L47:
 657 0068 00440040 		.word	1073759232
 658 006c 00000240 		.word	1073872896
 659              		.cfi_endproc
 660              	.LFE136:
 662              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 663              		.align	1
 664              		.global	HAL_UART_MspDeInit
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 669              	HAL_UART_MspDeInit:
 670              	.LVL25:
 671              	.LFB137:
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c **** /**
 306:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 307:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 308:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 309:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 310:Core/Src/stm32f4xx_hal_msp.c **** */
 311:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 312:Core/Src/stm32f4xx_hal_msp.c **** {
 672              		.loc 1 312 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676              		.loc 1 312 1 is_stmt 0 view .LVU164
 677 0000 08B5     		push	{r3, lr}
 678              		.cfi_def_cfa_offset 8
 679              		.cfi_offset 3, -8
 680              		.cfi_offset 14, -4
 313:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 681              		.loc 1 313 3 is_stmt 1 view .LVU165
 682              		.loc 1 313 11 is_stmt 0 view .LVU166
 683 0002 0268     		ldr	r2, [r0]
 684              		.loc 1 313 5 view .LVU167
 685 0004 064B     		ldr	r3, .L53
 686 0006 9A42     		cmp	r2, r3
 687 0008 00D0     		beq	.L52
 688              	.LVL26:
 689              	.L49:
 314:Core/Src/stm32f4xx_hal_msp.c ****   {
 315:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 316:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cccVcktY.s 			page 20


 317:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 318:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 319:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 322:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 323:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 324:Core/Src/stm32f4xx_hal_msp.c ****     */
 325:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 330:Core/Src/stm32f4xx_hal_msp.c ****   }
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c **** }
 690              		.loc 1 332 1 view .LVU168
 691 000a 08BD     		pop	{r3, pc}
 692              	.LVL27:
 693              	.L52:
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 694              		.loc 1 319 5 is_stmt 1 view .LVU169
 695 000c 054A     		ldr	r2, .L53+4
 696 000e 136C     		ldr	r3, [r2, #64]
 697 0010 23F40033 		bic	r3, r3, #131072
 698 0014 1364     		str	r3, [r2, #64]
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 699              		.loc 1 325 5 view .LVU170
 700 0016 0C21     		movs	r1, #12
 701 0018 0348     		ldr	r0, .L53+8
 702              	.LVL28:
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 703              		.loc 1 325 5 is_stmt 0 view .LVU171
 704 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 705              	.LVL29:
 706              		.loc 1 332 1 view .LVU172
 707 001e F4E7     		b	.L49
 708              	.L54:
 709              		.align	2
 710              	.L53:
 711 0020 00440040 		.word	1073759232
 712 0024 00380240 		.word	1073887232
 713 0028 00000240 		.word	1073872896
 714              		.cfi_endproc
 715              	.LFE137:
 717              		.text
 718              	.Letext0:
 719              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 720              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 721              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 722              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 723              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 724              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 725              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 726              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 727              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 728              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cccVcktY.s 			page 21


ARM GAS  /tmp/cccVcktY.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cccVcktY.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cccVcktY.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cccVcktY.s:84     .text.HAL_MspInit:0000003c $d
     /tmp/cccVcktY.s:89     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/cccVcktY.s:95     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/cccVcktY.s:199    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/cccVcktY.s:206    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/cccVcktY.s:212    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/cccVcktY.s:256    .text.HAL_I2C_MspDeInit:00000030 $d
     /tmp/cccVcktY.s:263    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cccVcktY.s:269    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cccVcktY.s:344    .text.HAL_TIM_Base_MspInit:00000048 $d
     /tmp/cccVcktY.s:351    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cccVcktY.s:357    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cccVcktY.s:487    .text.HAL_TIM_MspPostInit:00000084 $d
     /tmp/cccVcktY.s:496    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cccVcktY.s:502    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cccVcktY.s:543    .text.HAL_TIM_Base_MspDeInit:0000002c $d
     /tmp/cccVcktY.s:549    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cccVcktY.s:555    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cccVcktY.s:657    .text.HAL_UART_MspInit:00000068 $d
     /tmp/cccVcktY.s:663    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cccVcktY.s:669    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cccVcktY.s:711    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
