Analysis & Synthesis report for statemachine
Thu May 30 14:21:40 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 30 14:21:40 2019   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; statemachine                            ;
; Top-level Entity Name       ; main                                    ;
; Family                      ; FLEX6000                                ;
; Total logic elements        ; 109                                     ;
; Total pins                  ; 14                                      ;
+-----------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                   ;
+----------------------------------------------------------------+----------------+---------------+
; Option                                                         ; Setting        ; Default Value ;
+----------------------------------------------------------------+----------------+---------------+
; Device                                                         ; EPF6016TC144-2 ;               ;
; Top-level entity name                                          ; main           ; statemachine  ;
; Family name                                                    ; FLEX6000       ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off            ;               ;
; Use smart compilation                                          ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off            ; Off           ;
; Preserve fewer node names                                      ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off            ; Off           ;
; Verilog Version                                                ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93         ; VHDL93        ;
; State Machine Processing                                       ; Auto           ; Auto          ;
; Safe State Machine                                             ; Off            ; Off           ;
; Extract Verilog State Machines                                 ; On             ; On            ;
; Extract VHDL State Machines                                    ; On             ; On            ;
; Ignore Verilog initial constructs                              ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On             ; On            ;
; Parallel Synthesis                                             ; Off            ; Off           ;
; NOT Gate Push-Back                                             ; On             ; On            ;
; Power-Up Don't Care                                            ; On             ; On            ;
; Remove Redundant Logic Cells                                   ; Off            ; Off           ;
; Remove Duplicate Registers                                     ; On             ; On            ;
; Ignore CARRY Buffers                                           ; Off            ; Off           ;
; Ignore CASCADE Buffers                                         ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off            ; Off           ;
; Ignore LCELL Buffers                                           ; Off            ; Off           ;
; Ignore SOFT Buffers                                            ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off            ; Off           ;
; Optimization Technique                                         ; Area           ; Area          ;
; Carry Chain Length                                             ; 32             ; 32            ;
; Cascade Chain Length                                           ; 2              ; 2             ;
; Auto Carry Chains                                              ; On             ; On            ;
; Auto Resource Sharing                                          ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On             ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On             ; On            ;
; HDL message level                                              ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100            ; 100           ;
; Block Design Naming                                            ; Auto           ; Auto          ;
; Synthesis Effort                                               ; Auto           ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On             ; On            ;
; Analysis & Synthesis Message Level                             ; Medium         ; Medium        ;
+----------------------------------------------------------------+----------------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path   ;
+----------------------------------+-----------------+------------------------+--------------------------------+
; dim.v                            ; yes             ; User Verilog HDL File  ; X:/ece152a/lab5/dim.v          ;
; main.v                           ; yes             ; User Verilog HDL File  ; X:/ece152a/lab5/main.v         ;
; statemachine.v                   ; yes             ; User Verilog HDL File  ; X:/ece152a/lab5/statemachine.v ;
+----------------------------------+-----------------+------------------------+--------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 109        ;
; Total combinational functions  ; 109        ;
;     -- Total 4-input functions ; 74         ;
;     -- Total 3-input functions ; 24         ;
;     -- Total 2-input functions ; 10         ;
;     -- Total 1-input functions ; 1          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 6          ;
; I/O pins                       ; 14         ;
; Maximum fan-out node           ; brake      ;
; Maximum fan-out                ; 31         ;
; Total fan-out                  ; 408        ;
; Average fan-out                ; 3.32       ;
+--------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name      ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------+--------------+
; |main                      ; 109 (0)     ; 6            ; 0           ; 14   ; 103 (0)      ; 0 (0)             ; 6 (0)            ; 0 (0)           ; 0 (0)      ; |main                    ; work         ;
;    |dim:step2|             ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|dim:step2          ; work         ;
;    |statemachine:step1|    ; 103 (103)   ; 6            ; 0           ; 0    ; 97 (97)      ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |main|statemachine:step1 ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 30 14:21:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c statemachine
Info: Found 1 design units, including 1 entities, in source file dim.v
    Info: Found entity 1: dim
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file statemachine_tb.v
    Info: Found entity 1: statemachine_tb
Info: Found 1 design units, including 1 entities, in source file statemachine.v
    Info: Found entity 1: statemachine
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "statemachine" for hierarchy "statemachine:step1"
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(25): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(30): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(33): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(46): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(51): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(52): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(53): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(54): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(55): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(56): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(57): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(58): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at statemachine.v(59): case item expression covers a value already covered by a previous case item
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(61): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(62): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at statemachine.v(63): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10763): Verilog HDL warning at statemachine.v(18): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Info: Elaborating entity "dim" for hierarchy "dim:step2"
Info: Implemented 123 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 6 output pins
    Info: Implemented 109 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Thu May 30 14:21:40 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


