# Homework 4 Timed Counter VHDL

## Overview
In this homework, I got practice creating testbenches, defined functionallity for a arbitrary timer/counter  


## Deliverables
![Screenshot of the ouput transcript showing output of simulator](assets/IanCrittenden_HW-4_outputSC.png)
