# cahp-emerald

5th generation implementation of VSP Processor

# Build
## Dependency
please install below packages.
```
scala
sbt
```
## Procedure
run below command
```
sbt run
```

Then, `VSPCore.v` is created. This file is verilog format.

Next, we need to convert this file to orignal format file for Iyokan-L2 with Iyokan-L1
