/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module black_out (
        input wire clk,
        input wire rst,
        input wire difficulty,
        input wire pulse,
        output reg out
    );
    logic black_out_rate;
    always @* begin
        
        case (difficulty)
            1'h0: begin
                black_out_rate = 1'h0;
            end
            1'h1: begin
                black_out_rate = 1'h1;
            end
            default: begin
                black_out_rate = 1'h0;
            end
        endcase
        out = 1'h0;
        if (black_out_rate) begin
            if (pulse) begin
                out = 1'h1;
            end else begin
                out = 1'h0;
            end
        end else begin
            out = 1'h0;
        end
    end
    
    
endmodule