// Seed: 1530901505
module module_0 (
    input wand id_0
    , id_22,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9,
    output wor id_10,
    input tri0 id_11,
    output wand id_12,
    output wire id_13,
    input uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17,
    output wor id_18,
    input tri0 id_19,
    input uwire id_20
);
  generate
    wire id_23;
  endgenerate
  wire id_24;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output tri  id_2
);
  wire id_4, id_5;
  module_0(
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
