

================================================================
== Vitis HLS Report for 'if_loop_2'
================================================================
* Date:           Wed Apr 19 16:05:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        if_loop_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.129 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 5 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:9]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:9]   --->   Operation 13 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln14 = store i31 0, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 14 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln14 = store i32 0, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 15 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 16 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln14 = icmp_slt  i32 %i_cast, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 20 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%add_ln14 = add i31 %i_1, i31 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 21 'add' 'add_ln14' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.end.loopexit, void %for.body.split" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast1 = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 23 'zext' 'i_cast1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:15]   --->   Operation 24 'getelementptr' 'a_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%tmp = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:15]   --->   Operation 25 'load' 'tmp' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln14 = store i31 %add_ln14, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 26 'store' 'store_ln14' <Predicate = (icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:24]   --->   Operation 35 'load' 'sum_load_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 %sum_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:24]   --->   Operation 36 'ret' 'ret_ln24' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:19]   --->   Operation 27 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:10]   --->   Operation 28 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%tmp = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:15]   --->   Operation 29 'load' 'tmp' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %tmp, i32 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:17]   --->   Operation 30 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln19 = add i32 %tmp, i32 %sum_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%sum_1 = select i1 %icmp_ln17, i32 %add_ln19, i32 %sum_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:17]   --->   Operation 32 'select' 'sum_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln14 = store i32 %sum_1, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 33 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_2/src/if_loop_2.cpp:14]   --->   Operation 34 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum               (alloca       ) [ 011]
i                 (alloca       ) [ 010]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln9 (spectopmodule) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
n_read            (read         ) [ 000]
store_ln14        (store        ) [ 000]
store_ln14        (store        ) [ 000]
br_ln14           (br           ) [ 000]
i_1               (load         ) [ 000]
i_cast            (zext         ) [ 000]
specpipeline_ln0  (specpipeline ) [ 000]
icmp_ln14         (icmp         ) [ 010]
add_ln14          (add          ) [ 000]
br_ln14           (br           ) [ 000]
i_cast1           (zext         ) [ 000]
a_addr            (getelementptr) [ 011]
store_ln14        (store        ) [ 000]
sum_load          (load         ) [ 000]
specloopname_ln10 (specloopname ) [ 000]
tmp               (load         ) [ 000]
icmp_ln17         (icmp         ) [ 000]
add_ln19          (add          ) [ 000]
sum_1             (select       ) [ 000]
store_ln14        (store        ) [ 000]
br_ln14           (br           ) [ 000]
sum_load_1        (load         ) [ 000]
ret_ln24          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="sum_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="n_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="31" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln14_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="31" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln14_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_1_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="31" slack="0"/>
<pin id="81" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln14_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln14_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_cast1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln14_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="0"/>
<pin id="105" dir="0" index="1" bw="31" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sum_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln17_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln19_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sum_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln14_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sum_load_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="sum_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="a_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="50" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="79" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="79" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="63" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="63" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="108" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="111" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="42" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="46" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="160"><net_src comp="56" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: if_loop_2 : a | {1 2 }
	Port: if_loop_2 : n | {1 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln14 : 1
		i_1 : 1
		i_cast : 2
		icmp_ln14 : 3
		add_ln14 : 2
		br_ln14 : 4
		i_cast1 : 2
		a_addr : 3
		tmp : 4
		store_ln14 : 3
		sum_load_1 : 1
		ret_ln24 : 2
	State 2
		icmp_ln17 : 1
		add_ln19 : 1
		sum_1 : 2
		store_ln14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   add_ln14_fu_92  |    0    |    38   |
|          |  add_ln19_fu_117  |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln14_fu_86  |    0    |    20   |
|          |  icmp_ln17_fu_111 |    0    |    20   |
|----------|-------------------|---------|---------|
|  select  |    sum_1_fu_123   |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | n_read_read_fu_50 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    i_cast_fu_82   |    0    |    0    |
|          |   i_cast1_fu_98   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   149   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|a_addr_reg_157|    7   |
|   i_reg_147  |   31   |
|  sum_reg_139 |   32   |
+--------------+--------+
|     Total    |   70   |
+--------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   158  |
+-----------+--------+--------+--------+
