{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541475357371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541475357387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 22:35:57 2018 " "Processing started: Mon Nov 05 22:35:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541475357387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475357387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fill -c fill " "Command: quartus_map --read_settings_files=on --write_settings_files=off fill -c fill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475357387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541475358108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541475358108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fill.v 4 4 " "Using design file fill.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541475370745 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541475370745 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM_control " "Found entity 3: FSM_control" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541475370745 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM_datapath " "Found entity 4: FSM_datapath" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541475370745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541475370745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDblk fill.v(90) " "Verilog HDL Implicit Net warning at fill.v(90): created implicit net for \"LDblk\"" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541475370761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541475370761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:F1\"" {  } { { "fill.v" "F1" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541475370792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_control FSM:F1\|FSM_control:F1 " "Elaborating entity \"FSM_control\" for hierarchy \"FSM:F1\|FSM_control:F1\"" {  } { { "fill.v" "F1" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541475370864 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state fill.v(130) " "Verilog HDL Always Construct warning at fill.v(130): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541475370895 "|fill|FSM:F1|FSM_control:F1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fill.v(202) " "Verilog HDL Case Statement warning at fill.v(202): incomplete case statement has no default case item" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 202 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fill.v(202) " "Verilog HDL Case Statement information at fill.v(202): all case item expressions in this case statement are onehot" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW_WAIT fill.v(130) " "Inferred latch for \"next_state.DRAW_WAIT\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DRAW fill.v(130) " "Inferred latch for \"next_state.DRAW\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BLACK_WAIT fill.v(130) " "Inferred latch for \"next_state.BLACK_WAIT\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOAD_BLACK fill.v(130) " "Inferred latch for \"next_state.LOAD_BLACK\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Y_WAIT fill.v(130) " "Inferred latch for \"next_state.Y_WAIT\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOAD_Y fill.v(130) " "Inferred latch for \"next_state.LOAD_Y\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.X_WAIT fill.v(130) " "Inferred latch for \"next_state.X_WAIT\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOAD_X fill.v(130) " "Inferred latch for \"next_state.LOAD_X\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT fill.v(130) " "Inferred latch for \"next_state.WAIT\" at fill.v(130)" {  } { { "fill.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475370911 "|fill|FSM:F1|FSM_control:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_datapath FSM:F1\|FSM_datapath:F2 " "Elaborating entity \"FSM_datapath\" for hierarchy \"FSM:F1\|FSM_datapath:F2\"" {  } { { "fill.v" "F2" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541475370996 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fill.v" "VGA" { Text "C:/Users/Prerna/Desktop/CAD/Lab7/part2/fill.v" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1541475371074 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541475371246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 05 22:36:11 2018 " "Processing ended: Mon Nov 05 22:36:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541475371246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541475371246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541475371246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475371246 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541475371950 ""}
