<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>
time_elapsed: 0.091s
</pre>
<pre>

%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;c&#39; generates 4 bits.
%Warning-WIDTH: Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Operator AND expects 5 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 4 bits.
%Warning-WIDTH: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: Operator AND expects 5 bits on the RHS, but RHS&#39;s VARREF &#39;b&#39; generates 4 bits.

</pre>
</body>