

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Tue Aug 28 14:55:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  249|  249|  249|  249|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  234|  234|        13|          -|          -|    18|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!tmp_29)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 29 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [correlation.cpp:52->correlation.cpp:135]   --->   Operation 30 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Repl2_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [correlation.cpp:53->correlation.cpp:135]   --->   Operation 31 'bitselect' 'p_Repl2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [correlation.cpp:54->correlation.cpp:135]   --->   Operation 32 'partselect' 'new_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%new_mant_V_3 = trunc i64 %p_Val2_s to i52" [correlation.cpp:55->correlation.cpp:135]   --->   Operation 33 'trunc' 'new_mant_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)" [correlation.cpp:141]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [correlation.cpp:141]   --->   Operation 35 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 3, i11 2" [correlation.cpp:141]   --->   Operation 36 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [correlation.cpp:151]   --->   Operation 37 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%icmp4 = icmp eq i10 %tmp_27, 0" [correlation.cpp:151]   --->   Operation 38 'icmp' 'icmp4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 39 [1/1] (1.32ns)   --->   "%tmp_11 = icmp eq i11 %new_exp_V_2, 0" [correlation.cpp:147]   --->   Operation 39 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.32ns)   --->   "%tmp_12 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_2" [correlation.cpp:150]   --->   Operation 40 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_2" [correlation.cpp:152]   --->   Operation 41 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_2" [correlation.cpp:154]   --->   Operation 42 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_11, %tmp_12" [correlation.cpp:147]   --->   Operation 43 'or' 'sel_tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [correlation.cpp:147]   --->   Operation 44 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp2" [correlation.cpp:151]   --->   Operation 45 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [correlation.cpp:151]   --->   Operation 46 'select' 'shift_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_11, i11 0, i11 %shift_V_2" [correlation.cpp:147]   --->   Operation 47 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.63>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_11, true" [correlation.cpp:147]   --->   Operation 48 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_12, %sel_tmp6" [correlation.cpp:150]   --->   Operation 49 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [correlation.cpp:150]   --->   Operation 50 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_3 to i56" [correlation.cpp:140]   --->   Operation 51 'zext' 'xf_V' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13 = zext i11 %shift_V_4 to i56" [correlation.cpp:158]   --->   Operation 52 'zext' 'tmp_13' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %shift_V_4 to i52" [correlation.cpp:158]   --->   Operation 53 'zext' 'tmp_15_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_4 : Operation 54 [7/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 54 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [7/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 55 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 56 [6/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 56 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [6/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 57 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 58 [5/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 58 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [5/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 59 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 60 [4/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 60 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [4/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 61 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 62 [3/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 62 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [3/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 63 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 64 [2/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 64 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [2/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 65 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 66 [1/7] (2.29ns)   --->   "%r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast" [correlation.cpp:158]   --->   Operation 66 'lshr' 'r_V_21' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/7] (2.29ns)   --->   "%r_V_22 = shl i56 %xf_V, %tmp_13" [correlation.cpp:160]   --->   Operation 67 'shl' 'r_V_22' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_24_cast = zext i52 %r_V_21 to i56" [correlation.cpp:158]   --->   Operation 68 'zext' 'r_V_24_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.68ns)   --->   "%xf_V_7 = select i1 %icmp4, i56 %r_V_24_cast, i56 %r_V_22" [correlation.cpp:157]   --->   Operation 69 'select' 'xf_V_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)" [correlation.cpp:162]   --->   Operation 70 'bitset' 'p_Result_s' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_11, i56 %xf_V_7, i56 %p_Result_s" [correlation.cpp:147]   --->   Operation 71 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (1.88ns) (out node of the LUT)   --->   "%xf_V_8 = add i56 2, %xf_V_5" [correlation.cpp:163]   --->   Operation 72 'add' 'xf_V_8' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V_8, i32 54, i32 55) nounwind" [correlation.cpp:86->correlation.cpp:98->correlation.cpp:164]   --->   Operation 73 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i3" [correlation.cpp:86->correlation.cpp:98->correlation.cpp:164]   --->   Operation 74 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 0, i3 %d_chunk_V) nounwind" [correlation.cpp:67->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 75 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i_i_i = zext i6 %p_Result_4 to i64" [correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 76 'zext' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i_i_i" [correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 77 'getelementptr' 'r0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [2/2] (1.33ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 78 'load' 'r0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i_i_i" [correlation.cpp:69->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 79 'getelementptr' 'r1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (1.33ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [correlation.cpp:69->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 80 'load' 'r1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i_i_i" [correlation.cpp:70->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 81 'getelementptr' 'r2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [2/2] (1.33ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [correlation.cpp:70->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 82 'load' 'r2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i_i_i" [correlation.cpp:71->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 83 'getelementptr' 'q0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [correlation.cpp:71->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 84 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i_i_i" [correlation.cpp:72->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 85 'getelementptr' 'q1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [correlation.cpp:72->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 86 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 87 [1/2] (1.33ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 87 'load' 'r0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_14 : Operation 88 [1/2] (1.33ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [correlation.cpp:69->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 88 'load' 'r1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_14 : Operation 89 [1/2] (1.33ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [correlation.cpp:70->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 89 'load' 'r2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_14 : Operation 90 [1/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [correlation.cpp:71->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 90 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_14 : Operation 91 [1/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [correlation.cpp:72->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 91 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 92 [1/1] (1.32ns)   --->   "%tmp_s = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_2" [correlation.cpp:143]   --->   Operation 92 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_2, %shift_V_cast_cast" [correlation.cpp:146]   --->   Operation 93 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load, i1 %r1_load, i1 %r0_load) nounwind" [correlation.cpp:70->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164]   --->   Operation 94 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %q1_load, i1 %q0_load)" [correlation.cpp:88->correlation.cpp:98->correlation.cpp:164]   --->   Operation 95 'bitconcatenate' 'p_Result_9_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_6 = call i56 @llvm.part.set.i56.i2(i56 undef, i2 %p_Result_9_i_i, i32 54, i32 55) nounwind" [correlation.cpp:88->correlation.cpp:98->correlation.cpp:164]   --->   Operation 96 'partset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (1.06ns)   --->   "br label %0" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.06>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%p_Repl2_4 = phi i3 [ %p_Result_5, %._crit_edge_ifconv ], [ %p_Result_8, %1 ]"   --->   Operation 98 'phi' 'p_Repl2_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i56 [ %p_Result_6, %._crit_edge_ifconv ], [ %p_Result_10, %1 ]"   --->   Operation 99 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%i_i_i = phi i6 [ 17, %._crit_edge_ifconv ], [ %i, %1 ]"   --->   Operation 100 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%i_i_i_cast = sext i6 %i_i_i to i8" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 101 'sext' 'i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_i_i, i32 5)" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 102 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %operator_int_56_div5.exit, label %1" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i6 %i_i_i to i5" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 105 'trunc' 'tmp_31' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_31, i2 0)" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 106 'bitconcatenate' 'p_shl_i_i' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_i_i_cast = zext i7 %p_shl_i_i to i8" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 107 'zext' 'p_shl_i_i_cast' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.37ns)   --->   "%Lo_assign = sub i8 %p_shl_i_i_cast, %i_i_i_cast" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 108 'sub' 'Lo_assign' <Predicate = (!tmp_29)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i8 %Lo_assign to i6" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 109 'trunc' 'tmp_32' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i8 %Lo_assign to i6" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 110 'trunc' 'tmp_34' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i8 %Lo_assign to i6" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 111 'trunc' 'tmp_43' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (1.35ns)   --->   "%i = add i6 -1, %i_i_i" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 112 'add' 'i' <Predicate = (!tmp_29)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i56 %p_Val2_5 to i52" [correlation.cpp:164]   --->   Operation 113 'trunc' 'new_mant_V' <Predicate = (tmp_29)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (1.32ns)   --->   "%tmp_14 = icmp eq i11 %new_exp_V_2, -1" [correlation.cpp:165]   --->   Operation 114 'icmp' 'tmp_14' <Predicate = (tmp_29)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5)   --->   "%p_s = select i1 %tmp_14, i11 -1, i11 0" [correlation.cpp:165]   --->   Operation 115 'select' 'p_s' <Predicate = (tmp_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5)   --->   "%tmp_10 = or i1 %tmp_14, %tmp_s" [correlation.cpp:165]   --->   Operation 116 'or' 'tmp_10' <Predicate = (tmp_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_5 = select i1 %tmp_10, i11 %p_s, i11 %new_exp_V" [correlation.cpp:165]   --->   Operation 117 'select' 'p_Repl2_5' <Predicate = (tmp_29)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.70ns)   --->   "%p_Repl2_3 = select i1 %tmp_14, i52 %new_mant_V_3, i52 %new_mant_V" [correlation.cpp:165]   --->   Operation 118 'select' 'p_Repl2_3' <Predicate = (tmp_29)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_6, i11 %p_Repl2_5, i52 %p_Repl2_3) nounwind" [correlation.cpp:118->correlation.cpp:169]   --->   Operation 119 'bitconcatenate' 'p_Result_11' <Predicate = (tmp_29)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_11 to double" [correlation.cpp:119->correlation.cpp:169]   --->   Operation 120 'bitcast' 'out' <Predicate = (tmp_29)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "ret double %out" [correlation.cpp:170]   --->   Operation 121 'ret' <Predicate = (tmp_29)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.01>
ST_17 : Operation 122 [1/1] (1.22ns)   --->   "%tmp_33 = icmp ugt i8 %Lo_assign, -3" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 122 'icmp' 'tmp_33' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_35 = call i56 @llvm.part.select.i56(i56 %xf_V_8, i32 55, i32 0)" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 123 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (1.35ns)   --->   "%tmp_36 = sub i6 -9, %tmp_34" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 124 'sub' 'tmp_36' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.68ns)   --->   "%tmp_37 = select i1 %tmp_33, i56 %tmp_35, i56 %xf_V_8" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 125 'select' 'tmp_37' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.65ns)   --->   "%tmp_38 = select i1 %tmp_33, i6 %tmp_36, i6 %tmp_34" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 126 'select' 'tmp_38' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (1.22ns)   --->   "%tmp_42 = icmp ugt i8 %Lo_assign, -3" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 127 'icmp' 'tmp_42' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39 = zext i6 %tmp_38 to i56" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 128 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [7/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 129 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.29>
ST_19 : Operation 130 [6/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 130 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.29>
ST_20 : Operation 131 [5/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 131 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.29>
ST_21 : Operation 132 [4/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 132 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.29>
ST_22 : Operation 133 [3/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 133 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.29>
ST_23 : Operation 134 [2/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 134 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 135 [1/7] (2.29ns)   --->   "%tmp_40 = lshr i56 %tmp_37, %tmp_39" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 135 'lshr' 'tmp_40' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = trunc i56 %tmp_40 to i3" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 136 'trunc' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.35>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_Repl2_4, i3 %d_chunk_V_1) nounwind" [correlation.cpp:67->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 137 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_i13_i_i = zext i6 %p_Result_7 to i64" [correlation.cpp:68->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 138 'zext' 'tmp_i13_i_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%r0_addr_1 = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:68->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 139 'getelementptr' 'r0_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [2/2] (1.33ns)   --->   "%r0_load_1 = load i1* %r0_addr_1, align 1" [correlation.cpp:68->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 140 'load' 'r0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%r1_addr_1 = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:69->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 141 'getelementptr' 'r1_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [2/2] (1.33ns)   --->   "%r1_load_1 = load i1* %r1_addr_1, align 1" [correlation.cpp:69->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 142 'load' 'r1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%r2_addr_1 = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:70->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 143 'getelementptr' 'r2_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [2/2] (1.33ns)   --->   "%r2_load_1 = load i1* %r2_addr_1, align 1" [correlation.cpp:70->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 144 'load' 'r2_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%q0_addr_1 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:71->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 145 'getelementptr' 'q0_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [2/2] (1.33ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [correlation.cpp:71->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 146 'load' 'q0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%q1_addr_1 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:72->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 147 'getelementptr' 'q1_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [2/2] (1.33ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [correlation.cpp:72->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 148 'load' 'q1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i13_i_i" [correlation.cpp:73->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 149 'getelementptr' 'q2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [2/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [correlation.cpp:73->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 150 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_25 : Operation 151 [1/1] (1.35ns)   --->   "%tmp_44 = add i6 2, %tmp_32" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 151 'add' 'tmp_44' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.35>
ST_26 : Operation 152 [1/2] (1.33ns)   --->   "%r0_load_1 = load i1* %r0_addr_1, align 1" [correlation.cpp:68->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 152 'load' 'r0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 153 [1/2] (1.33ns)   --->   "%r1_load_1 = load i1* %r1_addr_1, align 1" [correlation.cpp:69->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 153 'load' 'r1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 154 [1/2] (1.33ns)   --->   "%r2_load_1 = load i1* %r2_addr_1, align 1" [correlation.cpp:70->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 154 'load' 'r2_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_8 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load_1, i1 %r1_load_1, i1 %r0_load_1) nounwind" [correlation.cpp:70->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 155 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/2] (1.33ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [correlation.cpp:71->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 156 'load' 'q0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 157 [1/2] (1.33ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [correlation.cpp:72->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 157 'load' 'q1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 158 [1/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [correlation.cpp:73->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 158 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_26 : Operation 159 [1/1] (1.35ns)   --->   "%tmp_45 = sub i6 -9, %tmp_43" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 159 'sub' 'tmp_45' <Predicate = (tmp_42)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = select i1 %tmp_42, i6 %tmp_43, i6 %tmp_44" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 160 'select' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (1.35ns) (out node of the LUT)   --->   "%tmp_49 = sub i6 -9, %tmp_46" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 161 'sub' 'tmp_49' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.00>
ST_27 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%p_Result_9 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %q2_load, i1 %q1_load_1, i1 %q0_load_1) nounwind" [correlation.cpp:73->correlation.cpp:91->correlation.cpp:98->correlation.cpp:164]   --->   Operation 162 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%loc_V = zext i3 %p_Result_9 to i56" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 163 'zext' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_47 = select i1 %tmp_42, i6 %tmp_44, i6 %tmp_43" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 164 'select' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_48 = select i1 %tmp_42, i6 %tmp_45, i6 %tmp_43" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 165 'select' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_50 = zext i6 %tmp_48 to i56" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 166 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_51 = zext i6 %tmp_47 to i56" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 167 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_52 = zext i6 %tmp_49 to i56" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 168 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (2.00ns) (out node of the LUT)   --->   "%tmp_53 = shl i56 %loc_V, %tmp_50" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 169 'shl' 'tmp_53' <Predicate = true> <Delay = 2.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_56 = shl i56 -1, %tmp_51" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 170 'shl' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_57 = lshr i56 -1, %tmp_52" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 171 'lshr' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [1/1] (2.00ns) (out node of the LUT)   --->   "%p_demorgan = and i56 %tmp_56, %tmp_57" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 172 'and' 'p_demorgan' <Predicate = true> <Delay = 2.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 0.68>
ST_28 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_54 = call i56 @llvm.part.select.i56(i56 %tmp_53, i32 55, i32 0)" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 173 'partselect' 'tmp_54' <Predicate = (tmp_42)> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_55 = select i1 %tmp_42, i56 %tmp_54, i56 %tmp_53" [correlation.cpp:90->correlation.cpp:98->correlation.cpp:164]   --->   Operation 174 'select' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_58 = xor i56 %p_demorgan, -1" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 175 'xor' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_59 = and i56 %p_Val2_5, %tmp_58" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 176 'and' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_60 = and i56 %tmp_55, %p_demorgan" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 177 'and' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.68ns) (out node of the LUT)   --->   "%p_Result_10 = or i56 %tmp_59, %tmp_60" [correlation.cpp:92->correlation.cpp:98->correlation.cpp:164]   --->   Operation 178 'or' 'p_Result_10' <Predicate = true> <Delay = 0.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "br label %0" [correlation.cpp:89->correlation.cpp:98->correlation.cpp:164]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	wire read on port 'in_r' [8]  (0 ns)
	'icmp' operation ('icmp', correlation.cpp:141) [15]  (0.644 ns)
	'select' operation ('shift_V_cast_cast', correlation.cpp:141) [16]  (0.654 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'sub' operation ('shift.V', correlation.cpp:152) [23]  (1.43 ns)
	'select' operation ('shift.V', correlation.cpp:151) [28]  (0 ns)
	'select' operation ('shift.V', correlation.cpp:147) [29]  (0.633 ns)

 <State 3>: 0.633ns
The critical path consists of the following:
	'xor' operation ('sel_tmp6', correlation.cpp:147) [30]  (0 ns)
	'and' operation ('sel_tmp7', correlation.cpp:150) [31]  (0 ns)
	'select' operation ('shift.V', correlation.cpp:150) [32]  (0.633 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'shl' operation ('r.V', correlation.cpp:160) [37]  (2.29 ns)

 <State 5>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 6>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 10>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('r.V', correlation.cpp:158) [35]  (2.29 ns)

 <State 11>: 0.684ns
The critical path consists of the following:
	'select' operation ('xf.V', correlation.cpp:157) [38]  (0.684 ns)

 <State 12>: 1.89ns
The critical path consists of the following:
	'select' operation ('xf.V', correlation.cpp:147) [40]  (0 ns)
	'add' operation ('xf.V', correlation.cpp:163) [41]  (1.89 ns)

 <State 13>: 1.33ns
The critical path consists of the following:
	'getelementptr' operation ('r0_addr', correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164) [46]  (0 ns)
	'load' operation ('r0_load', correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164) on array 'r0' [47]  (1.33 ns)

 <State 14>: 1.33ns
The critical path consists of the following:
	'load' operation ('r0_load', correlation.cpp:68->correlation.cpp:87->correlation.cpp:98->correlation.cpp:164) on array 'r0' [47]  (1.33 ns)

 <State 15>: 1.43ns
The critical path consists of the following:
	'sub' operation ('new_exp.V', correlation.cpp:146) [18]  (1.43 ns)

 <State 16>: 2.03ns
The critical path consists of the following:
	'icmp' operation ('tmp_14', correlation.cpp:165) [125]  (1.33 ns)
	'select' operation ('__Repl2__', correlation.cpp:165) [129]  (0.708 ns)

 <State 17>: 2.01ns
The critical path consists of the following:
	'sub' operation ('tmp_36', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [77]  (1.36 ns)
	'select' operation ('tmp_38', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [79]  (0.656 ns)

 <State 18>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 19>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 20>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 21>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 22>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 23>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 24>: 2.29ns
The critical path consists of the following:
	'lshr' operation ('tmp_40', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [81]  (2.29 ns)

 <State 25>: 1.36ns
The critical path consists of the following:
	'add' operation ('tmp_44', correlation.cpp:92->correlation.cpp:98->correlation.cpp:164) [102]  (1.36 ns)

 <State 26>: 1.36ns
The critical path consists of the following:
	'sub' operation ('tmp_45', correlation.cpp:92->correlation.cpp:98->correlation.cpp:164) [103]  (1.36 ns)

 <State 27>: 2.01ns
The critical path consists of the following:
	'shl' operation ('tmp_53', correlation.cpp:92->correlation.cpp:98->correlation.cpp:164) [111]  (2.01 ns)

 <State 28>: 0.684ns
The critical path consists of the following:
	'select' operation ('tmp_55', correlation.cpp:90->correlation.cpp:98->correlation.cpp:164) [113]  (0 ns)
	'and' operation ('tmp_60', correlation.cpp:92->correlation.cpp:98->correlation.cpp:164) [119]  (0 ns)
	'or' operation ('__Result__', correlation.cpp:92->correlation.cpp:98->correlation.cpp:164) [120]  (0.684 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
