================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |   3,631      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 116,418 *    | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  34,240      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  33,667      | user inline pragmas are applied                                                        |
|               | (4) simplification          |  33,403      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  21,266      | user array partition pragmas are applied                                               |
|               | (2) simplification          |  12,797      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  12,797      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  11,121      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  10,989      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  10,989      | loop and instruction simplification                                                    |
|               | (2) parallelization         |  10,989      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  10,989      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  10,989      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  10,993      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  11,002      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| Function                             | Location                | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| + Topo2A_AD_proj                     | Topo2A_AD_proj.cpp:6    | 3,631        | 33,403        | 10,989       | 10,989      | 11,002        |
|  + dense<ap_fixed<19, 11, AP_TR...   | nnet_dense.h:36         |  605         |               |              |             |               |
|   + dense_latency<ap_fixed<19, 1...  | nnet_dense_latency.h:13 |  603         |               |              |             |               |
|      product                         | nnet_mult.h:70          |  141         |               |              |             |               |
|      cast<ap_fixed<19, 11, AP_TRN... | nnet_mult.h:110         |    3         |               |              |             |               |
|    relu<ap_fixed<19, 11, AP_TRN...   | nnet_activation.h:39    |  765         |   767         |   705        |   673       |   674         |
|  + dense<ap_ufixed<15, 0, AP_RN...   | nnet_dense.h:36         |  650         |               |              |             |               |
|   + dense_latency<ap_ufixed<15, ...  | nnet_dense_latency.h:13 |  648         |               |              |             |               |
|      product                         | nnet_mult.h:70          |  141         |               |              |             |               |
|      cast<ap_ufixed<15, 0, AP_RND... | nnet_mult.h:110         |   48         |               |              |             |               |
|    linear<ap_fixed<14, 6, AP_TR...   | nnet_activation.h:28    |   68         |    79         |    49        |    33       |    34         |
|    relu<ap_fixed<19, 11, AP_TRN...   | nnet_activation.h:39    |  765         |   383         |   353        |   337       |   338         |
|  + dense<ap_ufixed<15, 0, AP_RN...   | nnet_dense.h:36         |  650         |               |              |             |               |
|   + dense_latency<ap_ufixed<15, ...  | nnet_dense_latency.h:13 |  648         |               |              |             |               |
|      product                         | nnet_mult.h:70          |  141         |               |              |             |               |
|      cast<ap_ufixed<15, 0, AP_RND... | nnet_mult.h:110         |   48         |               |              |             |               |
|    linear<ap_fixed<12, 4, AP_TR...   | nnet_activation.h:28    |   68         |    14         |    10        |     7       |     8         |
|    dense_latency<ap_fixed<19, 1...   | nnet_dense_latency.h:13 |              | 22,779        | 5,643        | 5,642       | 5,643         |
|    dense_latency<ap_ufixed<15, ...   | nnet_dense_latency.h:13 |              | 8,426         | 3,589        | 3,557       | 3,558         |
|    dense_latency<ap_ufixed<15, ...   | nnet_dense_latency.h:13 |              |   924         |   513        |   497       |   498         |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


