{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638423966687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638423966696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 21:46:06 2021 " "Processing started: Wed Dec 01 21:46:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638423966696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423966696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423966696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638423967047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638423967047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write Write regfile.v(4) " "Verilog HDL Declaration information at regfile.v(4): object \"write\" differs only in case from object \"Write\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 3 3 " "Found 3 design units, including 3 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""} { "Info" "ISGN_ENTITY_NAME" "3 flip " "Found entity 3: flip" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msel MSEL lab7_top.v(15) " "Verilog HDL Declaration information at lab7_top.v(15): object \"msel\" differs only in case from object \"MSEL\" in the same scope" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mread MREAD lab7_top.v(15) " "Verilog HDL Declaration information at lab7_top.v(15): object \"mread\" differs only in case from object \"MREAD\" in the same scope" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mwrite MWRITE lab7_top.v(15) " "Verilog HDL Declaration information at lab7_top.v(15): object \"mwrite\" differs only in case from object \"MWRITE\" in the same scope" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""} { "Info" "ISGN_ENTITY_NAME" "3 sseg " "Found entity 3: sseg" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""} { "Info" "ISGN_ENTITY_NAME" "4 EqComp " "Found entity 4: EqComp" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loada LoadA datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loada\" differs only in case from object \"LoadA\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadb LoadB datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadb\" differs only in case from object \"LoadB\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadc LoadC datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadc\" differs only in case from object \"LoadC\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loads LoadS datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loads\" differs only in case from object \"LoadS\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift Shift datapath.v(5) " "Verilog HDL Declaration information at datapath.v(5): object \"shift\" differs only in case from object \"Shift\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux datapath.v " "Entity \"mux\" obtained from \"datapath.v\" instead of from Quartus Prime megafunction library" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973737 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973737 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973742 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973742 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decode " "Found entity 3: instruction_decode" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973742 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFF_states " "Found entity 4: vDFF_states" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638423973742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk lab7_top.v(45) " "Verilog HDL Implicit Net warning at lab7_top.v(45): created implicit net for \"clk\"" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] lab7_top.v(4) " "Output port \"LEDR\[7..0\]\" at lab7_top.v(4) has no driver" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqComp EqComp:MSEL " "Elaborating entity \"EqComp\" for hierarchy \"EqComp:MSEL\"" {  } { { "lab7_top.v" "MSEL" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqComp EqComp:MREAD " "Elaborating entity \"EqComp\" for hierarchy \"EqComp:MREAD\"" {  } { { "lab7_top.v" "MREAD" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.v" "CPU" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:Instruction_Register " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:Instruction_Register\"" {  } { { "cpu.v" "Instruction_Register" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:Program_Counter " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:Program_Counter\"" {  } { { "cpu.v" "Program_Counter" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode cpu:CPU\|instruction_decode:Decoder " "Elaborating entity \"instruction_decode\" for hierarchy \"cpu:CPU\|instruction_decode:Decoder\"" {  } { { "cpu.v" "Decoder" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(303) " "Verilog HDL Case Statement information at cpu.v(303): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 303 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(322) " "Verilog HDL Case Statement information at cpu.v(322): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973766 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rn cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"Rn\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "im8 cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"im8\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rm cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"Rm\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readnum cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"readnum\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writenum cpu.v(267) " "Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable \"writenum\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[0\] cpu.v(267) " "Inferred latch for \"writenum\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[1\] cpu.v(267) " "Inferred latch for \"writenum\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[2\] cpu.v(267) " "Inferred latch for \"writenum\[2\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[0\] cpu.v(267) " "Inferred latch for \"readnum\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[1\] cpu.v(267) " "Inferred latch for \"readnum\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[2\] cpu.v(267) " "Inferred latch for \"readnum\[2\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift\[0\] cpu.v(267) " "Inferred latch for \"shift\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift\[1\] cpu.v(267) " "Inferred latch for \"shift\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[0\] cpu.v(267) " "Inferred latch for \"Rn\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[1\] cpu.v(267) " "Inferred latch for \"Rn\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[2\] cpu.v(267) " "Inferred latch for \"Rn\[2\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] cpu.v(267) " "Inferred latch for \"ALUop\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] cpu.v(267) " "Inferred latch for \"ALUop\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] cpu.v(267) " "Inferred latch for \"op\[0\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] cpu.v(267) " "Inferred latch for \"op\[1\]\" at cpu.v(267)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|instruction_decode:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:CPU\|state_machine:Moore " "Elaborating entity \"state_machine\" for hierarchy \"cpu:CPU\|state_machine:Moore\"" {  } { { "cpu.v" "Moore" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 cpu.v(192) " "Verilog HDL assignment warning at cpu.v(192): truncated value with size 7 to match size of target (6)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 cpu.v(203) " "Verilog HDL assignment warning at cpu.v(203): truncated value with size 7 to match size of target (6)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control cpu.v(98) " "Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable \"control\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w cpu.v(98) " "Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_addr cpu.v(98) " "Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable \"load_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nsel cpu.v(98) " "Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable \"nsel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[0\] cpu.v(98) " "Inferred latch for \"nsel\[0\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[1\] cpu.v(98) " "Inferred latch for \"nsel\[1\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[2\] cpu.v(98) " "Inferred latch for \"nsel\[2\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_addr cpu.v(98) " "Inferred latch for \"load_addr\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w cpu.v(98) " "Inferred latch for \"w\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] cpu.v(98) " "Inferred latch for \"control\[0\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] cpu.v(98) " "Inferred latch for \"control\[1\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] cpu.v(98) " "Inferred latch for \"control\[2\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[3\] cpu.v(98) " "Inferred latch for \"control\[3\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[4\] cpu.v(98) " "Inferred latch for \"control\[4\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[5\] cpu.v(98) " "Inferred latch for \"control\[5\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[6\] cpu.v(98) " "Inferred latch for \"control\[6\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[7\] cpu.v(98) " "Inferred latch for \"control\[7\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[8\] cpu.v(98) " "Inferred latch for \"control\[8\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[9\] cpu.v(98) " "Inferred latch for \"control\[9\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[10\] cpu.v(98) " "Inferred latch for \"control\[10\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[11\] cpu.v(98) " "Inferred latch for \"control\[11\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[12\] cpu.v(98) " "Inferred latch for \"control\[12\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[13\] cpu.v(98) " "Inferred latch for \"control\[13\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[14\] cpu.v(98) " "Inferred latch for \"control\[14\]\" at cpu.v(98)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 "|lab7_top|cpu:CPU|state_machine:Moore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_states cpu:CPU\|state_machine:Moore\|vDFF_states:Moore " "Elaborating entity \"vDFF_states\" for hierarchy \"cpu:CPU\|state_machine:Moore\|vDFF_states:Moore\"" {  } { { "cpu.v" "Moore" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:CPU\|datapath:DP\|mux:SelectData " "Elaborating entity \"mux\" for hierarchy \"cpu:CPU\|datapath:DP\|mux:SelectData\"" {  } { { "datapath.v" "SelectData" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:LoadS " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:LoadS\"" {  } { { "datapath.v" "LoadS" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973782 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(25) " "Verilog HDL Case Statement information at regfile.v(25): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638423973786 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip cpu:CPU\|datapath:DP\|regfile:REGFILE\|flip:r0 " "Elaborating entity \"flip\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|flip:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:Write " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:Write\"" {  } { { "regfile.v" "Write" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(58) " "Verilog HDL assignment warning at regfile.v(58): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638423973789 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE|Dec:Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:Shift " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:Shift\"" {  } { { "datapath.v" "Shift" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.v" "MEM" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab7_top.v" "H0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423973806 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[0\] " "Converted tri-state buffer \"out_mem\[0\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[1\] " "Converted tri-state buffer \"out_mem\[1\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[2\] " "Converted tri-state buffer \"out_mem\[2\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[3\] " "Converted tri-state buffer \"out_mem\[3\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[4\] " "Converted tri-state buffer \"out_mem\[4\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[5\] " "Converted tri-state buffer \"out_mem\[5\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[6\] " "Converted tri-state buffer \"out_mem\[6\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[7\] " "Converted tri-state buffer \"out_mem\[7\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[8\] " "Converted tri-state buffer \"out_mem\[8\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[9\] " "Converted tri-state buffer \"out_mem\[9\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[10\] " "Converted tri-state buffer \"out_mem\[10\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[11\] " "Converted tri-state buffer \"out_mem\[11\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[12\] " "Converted tri-state buffer \"out_mem\[12\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[13\] " "Converted tri-state buffer \"out_mem\[13\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[14\] " "Converted tri-state buffer \"out_mem\[14\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_mem\[15\] " "Converted tri-state buffer \"out_mem\[15\]\" feeding internal logic into a wire" {  } { { "lab7_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638423974057 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1638423974057 ""}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "RAM:MEM\|mem " "Cannot synthesize initialized RAM logic \"RAM:MEM\|mem\"" {  } { { "lab7_top.v" "mem" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v" 86 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638423974156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423974190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638423974226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 01 21:46:14 2021 " "Processing ended: Wed Dec 01 21:46:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638423974226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638423974226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638423974226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423974226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638423974806 ""}
